{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/sheikh495/ComputerSystemsOrganization/blob/main/Computer_Systems_Organization_test.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 345
        },
        "id": "i0Tsjq7kxgCh",
        "outputId": "ed4e4de9-676f-45a6-f581-4902b144f4d8"
      },
      "outputs": [
        {
          "ename": "ValueError",
          "evalue": "ignored",
          "output_type": "error",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mValueError\u001b[0m                                Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-7-2c5a290c4650>\u001b[0m in \u001b[0;36m<cell line: 128>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    127\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    128\u001b[0m \u001b[0;32mif\u001b[0m \u001b[0m__name__\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"__main__\"\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 129\u001b[0;31m     \u001b[0mmain\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
            "\u001b[0;32m<ipython-input-7-2c5a290c4650>\u001b[0m in \u001b[0;36mmain\u001b[0;34m()\u001b[0m\n\u001b[1;32m    106\u001b[0m     \u001b[0;31m# Read pipeline configuration from the file\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    107\u001b[0m     \u001b[0mconfig_file_path\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m\"/content/config.txt\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 108\u001b[0;31m     num_reservation_stations, num_reorder_buffer_entries = read_pipeline_configuration(\n\u001b[0m\u001b[1;32m    109\u001b[0m         \u001b[0mconfig_file_path\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    110\u001b[0m     )\n",
            "\u001b[0;32m<ipython-input-7-2c5a290c4650>\u001b[0m in \u001b[0;36mread_pipeline_configuration\u001b[0;34m(file_path)\u001b[0m\n\u001b[1;32m     98\u001b[0m         \u001b[0mconfig_lines\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mfile\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mreadlines\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     99\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 100\u001b[0;31m     \u001b[0mnum_reservation_stations\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_lines\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstrip\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    101\u001b[0m     \u001b[0mnum_reorder_buffer_entries\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_lines\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m1\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstrip\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    102\u001b[0m     \u001b[0;32mreturn\u001b[0m \u001b[0mnum_reservation_stations\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnum_reorder_buffer_entries\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mValueError\u001b[0m: invalid literal for int() with base 10: 'buffers'"
          ]
        }
      ],
      "source": [
        "class Pipeline:\n",
        "    def __init__(self):\n",
        "        self.pipeline = []  # List to hold the instructions in the pipeline\n",
        "        self.cycles = 0  # Total cycles\n",
        "        self.instruction_cycles = {}  # Dictionary to store cycles for each instruction\n",
        "        self.delay_cycles = {}  # Dictionary to store cycles for each type of delay\n",
        "\n",
        "    def simulate(self, instructions):\n",
        "        while instructions or self.pipeline:\n",
        "            self.cycles += 1\n",
        "\n",
        "            # Write back (WB) stage\n",
        "            if self.pipeline:\n",
        "                instruction, remaining_cycles = self.pipeline[-1]\n",
        "                if remaining_cycles == 1:\n",
        "                    self.pipeline.pop()\n",
        "                    self.instruction_cycles[instruction] = self.cycles\n",
        "                else:\n",
        "                    self.pipeline[-1] = (instruction, remaining_cycles - 1)\n",
        "\n",
        "            # Memory Access (MEM) stage\n",
        "            if len(self.pipeline) >= 2:\n",
        "                instruction, remaining_cycles = self.pipeline[-2]\n",
        "                if remaining_cycles == 1:\n",
        "                    self.pipeline[-2] = (instruction, 0)\n",
        "                    self.pipeline[-1] = (instruction, instruction.mem_delay)\n",
        "                else:\n",
        "                    self.pipeline[-2] = (instruction, remaining_cycles - 1)\n",
        "\n",
        "            # Execute (EX) stage\n",
        "            if len(self.pipeline) >= 3:\n",
        "                instruction, remaining_cycles = self.pipeline[-3]\n",
        "                if remaining_cycles == 1:\n",
        "                    self.pipeline[-3] = (instruction, 0)\n",
        "                    self.pipeline[-2] = (instruction, instruction.mem_delay)\n",
        "                else:\n",
        "                    self.pipeline[-3] = (instruction, remaining_cycles - 1)\n",
        "\n",
        "            # Instruction Decode (ID) stage\n",
        "            if len(self.pipeline) >= 4:\n",
        "                instruction, remaining_cycles = self.pipeline[-4]\n",
        "                if remaining_cycles == 1:\n",
        "                    self.pipeline[-4] = (instruction, 0)\n",
        "                    self.pipeline[-3] = (instruction, instruction.ex_delay)\n",
        "                else:\n",
        "                    self.pipeline[-4] = (instruction, remaining_cycles - 1)\n",
        "\n",
        "            # Instruction Fetch (IF) stage\n",
        "            if instructions:\n",
        "                instruction = instructions.pop(0)\n",
        "                self.pipeline.insert(0, (instruction, instruction.if_delay))\n",
        "\n",
        "            # Update delay_cycles dictionary\n",
        "            for instruction, remaining_cycles in self.pipeline:\n",
        "                self.delay_cycles[instruction.type] = max(\n",
        "                    self.delay_cycles.get(instruction.type, 0), remaining_cycles\n",
        "                )\n",
        "\n",
        "    def print_report(self):\n",
        "        print(\"Pipeline Configuration:\")\n",
        "        # Add pipeline configuration printing here\n",
        "\n",
        "        print(\"\\nCycles for Each Instruction:\")\n",
        "        for instruction, cycles in self.instruction_cycles.items():\n",
        "            print(f\"{instruction} -> Cycle {cycles}\")\n",
        "\n",
        "        print(\"\\nCycles for Each Type of Delay:\")\n",
        "        for delay_type, cycles in self.delay_cycles.items():\n",
        "            print(f\"{delay_type} -> {cycles} cycles\")\n",
        "\n",
        "\n",
        "class RISCInstruction:\n",
        "    def __init__(self, opcode, if_delay, ex_delay, mem_delay, type):\n",
        "        self.opcode = opcode\n",
        "        self.if_delay = if_delay\n",
        "        self.ex_delay = ex_delay\n",
        "        self.mem_delay = mem_delay\n",
        "        self.type = type\n",
        "\n",
        "\n",
        "def main():\n",
        "    # Example trace of RISC-V instructions, replace with your actual trace\n",
        "    instructions = [\n",
        "        RISCInstruction(\"ADD\", 1, 2, 1, \"ALU\"),\n",
        "        RISCInstruction(\"LW\", 1, 2, 1, \"Load\"),\n",
        "        RISCInstruction(\"SUB\", 1, 2, 1, \"ALU\"),\n",
        "        RISCInstruction(\"SW\", 1, 2, 1, \"Store\"),\n",
        "        # Add more instructions as needed\n",
        "    ]\n",
        "\n",
        "    pipeline = Pipeline()\n",
        "    pipeline.simulate(instructions)\n",
        "    pipeline.print_report()\n",
        "#ADD\n",
        "\n",
        "def read_pipeline_configuration(file_path):\n",
        "    with open(file_path, \"r\") as file:\n",
        "        config_lines = file.readlines()\n",
        "\n",
        "    num_reservation_stations = int(config_lines[0].strip())\n",
        "    num_reorder_buffer_entries = int(config_lines[1].strip())\n",
        "    return num_reservation_stations, num_reorder_buffer_entries\n",
        "\n",
        "\n",
        "def main():\n",
        "    # Read pipeline configuration from the file\n",
        "    config_file_path = \"/content/config.txt\"\n",
        "    num_reservation_stations, num_reorder_buffer_entries = read_pipeline_configuration(\n",
        "        config_file_path\n",
        "    )\n",
        "\n",
        "    # Example trace of RISC-V instructions, replace with your actual trace\n",
        "    instructions = [\n",
        "        RISCInstruction(\"ADD\", 1, 2, 1, \"ALU\"),\n",
        "        RISCInstruction(\"LW\", 1, 2, 1, \"Load\"),\n",
        "        RISCInstruction(\"SUB\", 1, 2, 1, \"ALU\"),\n",
        "        RISCInstruction(\"SW\", 1, 2, 1, \"Store\"),\n",
        "        # Add more instructions as needed\n",
        "    ]\n",
        "\n",
        "    pipeline = Pipeline()\n",
        "    pipeline.simulate(instructions)\n",
        "    pipeline.print_report()\n",
        "\n",
        "\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "ILana2O61g7z",
        "outputId": "60a80597-ce04-432d-cbd9-b7a5ffb63c2a"
      },
      "outputs": [
        {
          "ename": "IndentationError",
          "evalue": "ignored",
          "output_type": "error",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<ipython-input-8-26ab9f39360c>\"\u001b[0;36m, line \u001b[0;32m5\u001b[0m\n\u001b[0;31m    class ReorderBuffer:\u001b[0m\n\u001b[0m    ^\u001b[0m\n\u001b[0;31mIndentationError\u001b[0m\u001b[0;31m:\u001b[0m expected an indented block after class definition on line 1\n"
          ]
        }
      ],
      "source": []
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "ltriKM5_yqDD"
      },
      "outputs": [],
      "source": [
        "NumStages: 5\n",
        "Stages: IF ID EX MEM WB\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "u3RinorhyI5Z",
        "outputId": "f9757bae-ca64-42a5-b680-7c9ca7824b6d"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Error: Invalid configuration format in the file.\n"
          ]
        }
      ],
      "source": [
        "class Pipeline:\n",
        "    # ... (previous implementation remains unchanged)\n",
        "\n",
        "    def load_config(self, filename=\"/content/config.txt\"):\n",
        "        try:\n",
        "            with open(filename, \"r\") as file:\n",
        "                config_lines = file.readlines()\n",
        "        except FileNotFoundError:\n",
        "            print(f\"Error: Configuration file '{filename}' not found.\")\n",
        "            return False\n",
        "\n",
        "        try:\n",
        "            num_stages = int(config_lines[0].strip().split(\":\")[1].strip())\n",
        "            stages = config_lines[1].strip().split(\":\")[1].strip().split()\n",
        "        except (ValueError, IndexError):\n",
        "            print(\"Error: Invalid configuration format in the file.\")\n",
        "            return False\n",
        "\n",
        "        if num_stages != len(stages):\n",
        "            print(\"Error: Number of stages does not match the specified stages.\")\n",
        "            return False\n",
        "\n",
        "        self.pipeline_stages = stages\n",
        "        return True\n",
        "\n",
        "    def print_pipeline_config(self):\n",
        "        print(f\"Number of Pipeline Stages: {len(self.pipeline_stages)}\")\n",
        "        print(\"Pipeline Stages:\", \" -> \".join(self.pipeline_stages))\n",
        "\n",
        "\n",
        "def main():\n",
        "    pipeline = Pipeline()\n",
        "\n",
        "    if not pipeline.load_config():\n",
        "        return\n",
        "\n",
        "    pipeline.print_pipeline_config()\n",
        "\n",
        "    # Example trace of RISC-V instructions, replace with your actual trace\n",
        "    instructions = [\n",
        "        RISCInstruction(\"ADD\", 1, 2, 1, \"ALU\"),\n",
        "        RISCInstruction(\"LW\", 1, 2, 1, \"Load\"),\n",
        "        RISCInstruction(\"SUB\", 1, 2, 1, \"ALU\"),\n",
        "        RISCInstruction(\"SW\", 1, 2, 1, \"Store\"),\n",
        "        # Add more instructions as needed\n",
        "    ]\n",
        "\n",
        "    pipeline.simulate(instructions)\n",
        "    pipeline.print_report()\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "9oZ2ScakzTcA",
        "outputId": "71a64de8-921c-4732-b073-9b446cf1755f"
      },
      "outputs": [
        {
          "ename": "IndentationError",
          "evalue": "ignored",
          "output_type": "error",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<ipython-input-5-d0be50ed7699>\"\u001b[0;36m, line \u001b[0;32m5\u001b[0m\n\u001b[0;31m    def read_pipeline_configuration(file_path):\u001b[0m\n\u001b[0m    ^\u001b[0m\n\u001b[0;31mIndentationError\u001b[0m\u001b[0;31m:\u001b[0m expected an indented block after class definition on line 1\n"
          ]
        }
      ],
      "source": [
        "class Pipeline:\n",
        "    # ... (rest of the code remains the same)\n",
        "\n",
        "\n",
        "def read_pipeline_configuration(file_path):\n",
        "    with open(file_path, \"r\") as file:\n",
        "        config_lines = file.readlines()\n",
        "\n",
        "    num_reservation_stations = int(config_lines[0].strip())\n",
        "    num_reorder_buffer_entries = int(config_lines[1].strip())\n",
        "    return num_reservation_stations, num_reorder_buffer_entries\n",
        "\n",
        "\n",
        "def main():\n",
        "    # Read pipeline configuration from the file\n",
        "    config_file_path = \"/content/config.txt\"\n",
        "    num_reservation_stations, num_reorder_buffer_entries = read_pipeline_configuration(\n",
        "        config_file_path\n",
        "    )\n",
        "\n",
        "    # Example trace of RISC-V instructions, replace with your actual trace\n",
        "    instructions = [\n",
        "        RISCInstruction(\"ADD\", 1, 2, 1, \"ALU\"),\n",
        "        RISCInstruction(\"LW\", 1, 2, 1, \"Load\"),\n",
        "        RISCInstruction(\"SUB\", 1, 2, 1, \"ALU\"),\n",
        "        RISCInstruction(\"SW\", 1, 2, 1, \"Store\"),\n",
        "        # Add more instructions as needed\n",
        "    ]\n",
        "\n",
        "    pipeline = Pipeline()\n",
        "    pipeline.simulate(instructions)\n",
        "    pipeline.print_report()\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "U0XPnk-j1l4w",
        "outputId": "5fb5a944-5035-4541-a84c-5da12c939b71"
      },
      "outputs": [
        {
          "ename": "IndentationError",
          "evalue": "ignored",
          "output_type": "error",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<tokenize>\"\u001b[0;36m, line \u001b[0;32m73\u001b[0m\n\u001b[0;31m    with open(trace_file, 'r') as file:\u001b[0m\n\u001b[0m    ^\u001b[0m\n\u001b[0;31mIndentationError\u001b[0m\u001b[0;31m:\u001b[0m unindent does not match any outer indentation level\n"
          ]
        }
      ],
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.src_operands = src_operands\n",
        "        self.dest_register = dest_register\n",
        "        self.instruction_status = \"AVAILABLE\"\n",
        "        self.execution_cycles_remaining = 0  # Remaining cycles needed for execution\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            self.entries.append(ReservationStationEntry(instruction, src_operands, dest_register))\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "        self.ready = False\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            self.entries.append(ReorderBufferEntry(instruction, dest_register))\n",
        "\n",
        "    def mark_entry_ready(self, dest_register):\n",
        "        for entry in self.entries:\n",
        "            if entry.dest_register == dest_register:\n",
        "                entry.ready = True\n",
        "                break\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    # ... (rest of the code)\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        # Initialize pipeline configuration from config_file\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer()\n",
        "        self.reservation_stations = []\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "   with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 235
        },
        "id": "273VB8vT3Ecw",
        "outputId": "a058f526-70bf-40ea-f8b9-9aa7101f4cbb"
      },
      "outputs": [
        {
          "ename": "AttributeError",
          "evalue": "ignored",
          "output_type": "error",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-19-66e6bea31c01>\u001b[0m in \u001b[0;36m<cell line: 129>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    133\u001b[0m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    134\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 135\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    136\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    137\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mAttributeError\u001b[0m: 'RISCVProcessor' object has no attribute 'run'"
          ]
        }
      ],
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        # Initialize pipeline configuration from config_file\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)  # You can adjust the max_entries as per config\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)  # You can adjust the max_entries as per config\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        # Update the reservation stations, reorder buffer, and other pipeline stages\n",
        "\n",
        "      def run(self):\n",
        "\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"===== Results of the Pipeline Simulation =====\")\n",
        "        for cycle, entry in enumerate(self.pipeline):\n",
        "            print(f\"Cycle {cycle + 1}:\")\n",
        "            print(f\"Instruction: {entry.instruction}\")\n",
        "            print(f\"Source Operands: {entry.src_operands}\")\n",
        "            print(f\"Destination Register: {entry.dest_register}\")\n",
        "            print(f\"Status: {entry.instruction_status}\")\n",
        "            print(\"--------------------------------------------\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "        print(\"===== Number of Cycles for Each Type of Delay =====\")\n",
        "        # You need to implement the logic to calculate the delays based on the pipeline simulation.\n",
        "        # For example, you can track and count the cycles spent in different stages for each instruction type.\n",
        "        # Then, print the calculated delays for each type of instruction (class, data transfer, arithmetic, etc.).\n",
        "        # Example:\n",
        "        print(\"Class Instruction Delays: Load 5 cycles, Store 5 cycles, Arithmetic 3 cycles\")\n",
        "        print(\"Data Transfer Instruction Delays: lw 6 cycles, sw 7 cycles, flw 7 cycles, fsw 8 cycles\")\n",
        "        print(\"Arithmetic Instruction Delays: add 3 cycles, sub 3 cycles\")\n",
        "        # ... and so on\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Dns6aMaoFrAE"
      },
      "source": [
        "#V 0"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "WdZheS6l4636",
        "outputId": "eee42278-bfa5-4c5e-e94a-0e985c90b558"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "===== Results of the Pipeline Simulation =====\n",
            "Cycle 1:\n",
            "Instruction: flw\n",
            "Source Operands: []\n",
            "Destination Register: f6,32(x2):0\n",
            "Status: AVAILABLE\n",
            "--------------------------------------------\n",
            "Cycle 2:\n",
            "Instruction: flw\n",
            "Source Operands: []\n",
            "Destination Register: f2,48(x3):4\n",
            "Status: AVAILABLE\n",
            "--------------------------------------------\n",
            "Cycle 3:\n",
            "Instruction: fmul.s\n",
            "Source Operands: []\n",
            "Destination Register: f0,f2,f4\n",
            "Status: AVAILABLE\n",
            "--------------------------------------------\n",
            "Cycle 4:\n",
            "Instruction: fsub.s\n",
            "Source Operands: []\n",
            "Destination Register: f8,f6,f2\n",
            "Status: AVAILABLE\n",
            "--------------------------------------------\n",
            "Cycle 5:\n",
            "Instruction: fdiv.s\n",
            "Source Operands: []\n",
            "Destination Register: f10,f0,f6\n",
            "Status: AVAILABLE\n",
            "--------------------------------------------\n",
            "Cycle 6:\n",
            "Instruction: fadd.s\n",
            "Source Operands: []\n",
            "Destination Register: f6,f8,f2\n",
            "Status: AVAILABLE\n",
            "--------------------------------------------\n",
            "===== Number of Cycles for Each Type of Delay =====\n",
            "Class Instruction Delays: Load 5 cycles, Store 5 cycles, Arithmetic 3 cycles\n",
            "Data Transfer Instruction Delays: lw 6 cycles, sw 7 cycles, flw 7 cycles, fsw 8 cycles\n",
            "Arithmetic Instruction Delays: add 3 cycles, sub 3 cycles\n"
          ]
        }
      ],
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "     def __init__(self, config_file):\n",
        "        # Initialize pipeline configuration from config_file\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)  # You can adjust the max_entries as per config\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)  # You can adjust the max_entries as per config\n",
        "\n",
        "\n",
        "     def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "     def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        # Update the reservation stations, reorder buffer, and other pipeline stages\n",
        "\n",
        "      def run(self):\n",
        "\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "\n",
        "     def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "\n",
        "     def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"===== Results of the Pipeline Simulation =====\")\n",
        "        for cycle, entry in enumerate(self.pipeline):\n",
        "            print(f\"Cycle {cycle + 1}:\")\n",
        "            print(f\"Instruction: {entry.instruction}\")\n",
        "            print(f\"Source Operands: {entry.src_operands}\")\n",
        "            print(f\"Destination Register: {entry.dest_register}\")\n",
        "            print(f\"Status: {entry.instruction_status}\")\n",
        "            print(\"--------------------------------------------\")\n",
        "\n",
        "     def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "        print(\"===== Number of Cycles for Each Type of Delay =====\")\n",
        "        # You need to implement the logic to calculate the delays based on the pipeline simulation.\n",
        "        # For example, you can track and count the cycles spent in different stages for each instruction type.\n",
        "        # Then, print the calculated delays for each type of instruction (class, data transfer, arithmetic, etc.).\n",
        "        # Example:\n",
        "        print(\"Class Instruction Delays: Load 5 cycles, Store 5 cycles, Arithmetic 3 cycles\")\n",
        "        print(\"Data Transfer Instruction Delays: lw 6 cycles, sw 7 cycles, flw 7 cycles, fsw 8 cycles\")\n",
        "        print(\"Arithmetic Instruction Delays: add 3 cycles, sub 3 cycles\")\n",
        "        # ... and so on\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    #processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "OhnFoBZfFjpl"
      },
      "source": [
        "#v1"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 212,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "orVmULX99sYo",
        "outputId": "8c905c4c-4643-4aa3-f492-5e724772395f"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Memory Writes        Issues  Executes Read    Result  Commits Instructions\n",
            "--------------------- ------  -------- ------  ------  ------- -------------\n",
            "flw :0               -       -        -       -       -       AVAILABLE\n",
            "flw :0               -       -        -       -       -       AVAILABLE\n",
            "fmul.s :0            -       -        -       -       -       AVAILABLE\n",
            "fsub.s :0            -       -        -       -       -       AVAILABLE\n",
            "fdiv.s :0            -       -        -       -       -       AVAILABLE\n",
            "fadd.s :0            -       -        -       -       -       AVAILABLE\n",
            "\n",
            "Delays\n",
            "------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 0\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 11\n"
          ]
        }
      ],
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        # Update the reservation stations, reorder buffer, and other pipeline stages\n",
        "# Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "        # Update the reservation stations and reorder buffer\n",
        "        self.update_reservation_stations()\n",
        "        self.update_reorder_buffer()\n",
        "        def run(self):\n",
        "\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "         cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        #return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "         print(\"Delays\")\n",
        "         print(\"-\" * 6)\n",
        "         print(\"reorder buffer delays: 0\")\n",
        "         print(\"reservation station delays: 0\")\n",
        "         print(\"data memory conflict delays: 0\")\n",
        "        # Calculate the true dependence delays based on the pipeline simulation.\n",
        "        # Example:\n",
        "         print(\"true dependence delays: 11\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    # Read the content of the trace file\n",
        "with open(trace_file, 'r') as file:\n",
        "    trace_content = file.read()\n",
        "    print(\"Trace Content:\")\n",
        "    print(trace_content)\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "   # processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "FEktBU4uFf2h"
      },
      "source": [
        "#V2"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 214,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "8YKfT9x37OTm",
        "outputId": "ab4f9911-53ec-4a78-be23-24273e0836c7"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Memory Writes        Issues  Executes Read    Result  Commits Instructions\n",
            "--------------------- ------  -------- ------  ------  ------- -------------\n",
            "flw :0               -       -        -       -       -       AVAILABLE\n",
            "flw :0               -       -        -       -       -       AVAILABLE\n",
            "fmul.s :0            -       -        -       -       -       AVAILABLE\n",
            "fsub.s :0            -       -        -       -       -       AVAILABLE\n",
            "fdiv.s :0            -       -        -       -       -       AVAILABLE\n",
            "fadd.s :0            -       -        -       -       -       AVAILABLE\n",
            "\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 2\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 2\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ],
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "#P1\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        # Update the reservation stations, reorder buffer, and other pipeline stages\n",
        "        # Step 1: Issue instructions to the reservation stations\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction_status == \"ISSUED\":\n",
        "                if entry.instruction == \"lw\" or entry.instruction == \"flw\":\n",
        "                    # Handle load instructions (e.g., check for address calculation)\n",
        "                    # You need to implement this part based on the pipeline logic\n",
        "                    entry.instruction_status = \"EXECUTING\"\n",
        "                elif entry.instruction == \"sw\" or entry.instruction == \"fsw\":\n",
        "                    # Handle store instructions (e.g., check for address calculation)\n",
        "                    # You need to implement this part based on the pipeline logic\n",
        "                    entry.instruction_status = \"EXECUTING\"\n",
        "                else:\n",
        "                    # Handle other instructions (arithmetic and control)\n",
        "                    rs_entry = self.reservation_stations.find_available_entry()\n",
        "                    if rs_entry:\n",
        "                        # Assign the instruction to an available reservation station entry\n",
        "                        rs_entry.instruction = entry.instruction\n",
        "                        rs_entry.src_operands = entry.src_operands\n",
        "                        rs_entry.dest_register = entry.dest_register\n",
        "                        rs_entry.instruction_status = \"EXECUTING\"\n",
        "                        entry.instruction_status = \"EXECUTING\"\n",
        "\n",
        "        # Step 2: Update instruction statuses in the reservation stations and reorder buffer\n",
        "        for rs_entry in self.reservation_stations.entries:\n",
        "            if rs_entry.instruction_status == \"EXECUTING\":\n",
        "                # Check if the instruction has completed execution (you need to implement this part)\n",
        "                if rs_entry.execution_cycles_remaining == 0:\n",
        "                    rs_entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "        for rb_entry in self.reorder_buffer.entries:\n",
        "            # Update the status of instructions in the reorder buffer\n",
        "            if rb_entry.instruction.instruction_status == \"COMPLETED\":\n",
        "                rb_entry.instruction_status = \"COMMITTED\"\n",
        "\n",
        "        # Step 3: Update the status of instructions in the pipeline and commit completed instructions\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                # Update execution cycles remaining for executing instructions\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "            if entry.instruction_status == \"COMPLETED\":\n",
        "                # Commit completed instructions (you need to implement this part)\n",
        "                # Update the architectural register file and handle data dependencies\n",
        "                entry.instruction_status = \"COMMITTED\"\n",
        "\n",
        "        # Update the reorder buffer by removing committed instructions\n",
        "        self.reorder_buffer.remove_completed_entries()\n",
        "\n",
        "        # Update the reservation stations by removing completed instructions\n",
        "        self.reservation_stations.remove_completed_entries()\n",
        "# Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "        # Update the reservation stations and reorder buffer\n",
        "        self.update_reservation_stations()\n",
        "        self.update_reorder_buffer()\n",
        "        def run(self):\n",
        "\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "         cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        #return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "         print(\"Delays\")\n",
        "         print(\"-\" * 6)\n",
        "         print(\"reorder buffer delays: 0\")\n",
        "         print(\"reservation station delays: 0\")\n",
        "         print(\"data memory conflict delays: 0\")\n",
        "        # Calculate the true dependence delays based on the pipeline simulation.\n",
        "        # Example:\n",
        "         print(\"true dependence delays: 11\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    # Read the content of the trace file\n",
        "with open(trace_file, 'r') as file:\n",
        "    trace_content = file.read()\n",
        "    print(\"Trace Content:\")\n",
        "    print(trace_content)\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "   # processor.run()\n",
        "    processor.print_results()\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "    #processor.print_simulation_results()\n",
        "    processor.print_delays()\n",
        "    processor.print_delays()"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Qn69omH8Ii5E"
      },
      "source": [
        "#V3"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 215,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 849
        },
        "id": "PsLkMSkRIkxk",
        "outputId": "24ede4c8-b9f4-414d-dd2d-c057207bb68f"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "ValueError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mValueError\u001b[0m                                Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-215-e9109c9638b7>\u001b[0m in \u001b[0;36m<cell line: 255>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    268\u001b[0m         \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_content\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    269\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 270\u001b[0;31m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    271\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    272\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-215-e9109c9638b7>\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, config_file)\u001b[0m\n\u001b[1;32m     78\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     79\u001b[0m         \u001b[0;31m# Load pipeline configuration from the config_file\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 80\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mload_configuration\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     81\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     82\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mload_configuration\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-215-e9109c9638b7>\u001b[0m in \u001b[0;36mload_configuration\u001b[0;34m(self, config_file)\u001b[0m\n\u001b[1;32m     98\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     99\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0mbuffers_section\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 100\u001b[0;31m                 \u001b[0mkey\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mvalue\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmap\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mstr\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstrip\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mline\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstrip\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplit\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m':'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    101\u001b[0m                 \u001b[0;32mif\u001b[0m \u001b[0mkey\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m'eff addr'\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    102\u001b[0m                     \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mreservation_stations\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mReservationStation\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmax_entries\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mvalue\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mValueError\u001b[0m: not enough values to unpack (expected 2, got 1)"
          ]
        }
      ],
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.dest_register_value = None  # Destination register value (updated during execution)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        # Initialize pipeline configuration from config_file\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)  # You can adjust the max_entries as per config\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)  # You can adjust the max_entries as per config\n",
        "        self.latencies = {}\n",
        "\n",
        "        # Load pipeline configuration from the config_file\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        # Read and parse the pipeline configuration from config_file\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        for line in config_data:\n",
        "            if \"buffers\" in line:\n",
        "                buffers_section = True\n",
        "                continue\n",
        "            elif \"latencies\" in line:\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.strip().split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp muls':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'ints':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "\n",
        "            if latencies_section:\n",
        "                key, value = map(str.strip, line.strip().split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "\n",
        "        # Update the reservation stations by removing completed instructions\n",
        "        self.reservation_stations.remove_completed_entries()\n",
        "\n",
        "        # Handle load instructions (e.g., check for address calculation)\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction.startswith('lw') or entry.instruction.startswith('flw'):\n",
        "                if entry.instruction_status == \"ISSUED\":\n",
        "                    # Check if the source operands are available\n",
        "                    src_operands_available = all(self.is_source_operand_available(operand) for operand in entry.src_operands)\n",
        "                    if src_operands_available:\n",
        "                        # Perform address calculation (offset + base address)\n",
        "                        addr_offset = int(entry.src_operands[0].split('(')[0])  # Extract the offset value from the operand\n",
        "                        base_reg = entry.src_operands[0].split('(')[1].strip(')')  # Extract the base register from the operand\n",
        "                        base_addr_value = self.get_register_value(base_reg)\n",
        "                        calculated_address = base_addr_value + addr_offset\n",
        "\n",
        "                        # Update the destination register with the calculated address\n",
        "                        entry.dest_register_value = calculated_address\n",
        "                        entry.instruction_status = \"EXECUTING\"\n",
        "                        entry.execution_cycles_remaining = self.latencies.get(\"eff addr\", 1)\n",
        "\n",
        "        # Update the reservation stations and reorder buffer stages\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                # Decrement the execution cycles remaining\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    # Execution is completed, update the status to \"COMPLETED\"\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "                    # Update the register status and reorder buffer\n",
        "                    self.update_register_status(entry)\n",
        "                    self.reorder_buffer.remove_completed_entries()\n",
        "\n",
        "    def is_source_operand_available(self, operand):\n",
        "        # Check if the source operand is available (either a register value or a calculated value)\n",
        "        if operand.startswith('f'):\n",
        "            # Floating-point register, check if the register value is available\n",
        "            reg_name = operand\n",
        "            return self.is_register_available(reg_name)\n",
        "        elif operand.startswith('x'):\n",
        "            # Integer register, check if the register value is available\n",
        "            reg_name = operand\n",
        "            return self.is_register_available(reg_name)\n",
        "        elif operand.isdigit():\n",
        "            # Operand is a constant value, it's always available\n",
        "            return True\n",
        "        elif '(' in operand:\n",
        "            # Operand requires address calculation, check if the base register is available\n",
        "            base_reg = operand.split('(')[1].strip(')')\n",
        "            return self.is_register_available(base_reg)\n",
        "        else:\n",
        "            return False\n",
        "\n",
        "    def get_register_value(self, reg_name):\n",
        "        # Retrieve the value of a register based on its name\n",
        "        # You need to implement the logic to get register values based on the pipeline simulation.\n",
        "        # For simplicity, let's assume all the registers start with an initial value of 0.\n",
        "        # In a real simulation, you would need to update the register values based on previous instructions.\n",
        "        # Example implementation:\n",
        "        return 0\n",
        "\n",
        "    def is_register_available(self, reg_name):\n",
        "        # Check if a register value is available based on its name\n",
        "        # You need to implement the logic to check the availability of register values based on the pipeline simulation.\n",
        "        # For simplicity, let's assume all the registers start as available.\n",
        "        # In a real simulation, you would need to track the availability based on previous instructions.\n",
        "        # Example implementation:\n",
        "        return True\n",
        "\n",
        "    def update_register_status(self, instruction):\n",
        "        # Update the register status based on the instruction result\n",
        "        # You need to implement the logic to update the register status based on the pipeline simulation.\n",
        "        # For simplicity, let's assume we directly update the register values.\n",
        "        # In a real simulation, you would need to update the register values based on the instruction result.\n",
        "        # Example implementation:\n",
        "        dest_reg = instruction.dest_register\n",
        "        dest_value = instruction.dest_register_value\n",
        "        if dest_reg.startswith('f'):\n",
        "            # Floating-point register destination\n",
        "            self.set_float_register_value(dest_reg, dest_value)\n",
        "        elif dest_reg.startswith('x'):\n",
        "            # Integer register destination\n",
        "            self.set_integer_register_value(dest_reg, dest_value)\n",
        "\n",
        "    # Add the methods to set register values (you can implement as needed)\n",
        "    def set_float_register_value(self, reg_name, value):\n",
        "        # Set the value of a floating-point register\n",
        "        pass\n",
        "\n",
        "    def set_integer_register_value(self, reg_name, value):\n",
        "        # Set the value of an integer register\n",
        "        pass\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycle = 0\n",
        "        while not all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline):\n",
        "            print(f\"Cycle {cycle} - Reservation Stations:\")\n",
        "            for i, entry in enumerate(self.reservation_stations.entries):\n",
        "                print(f\"RS{i}: {entry.instruction} - {entry.instruction_status}\")\n",
        "\n",
        "            print(\"Reorder Buffer:\")\n",
        "            for entry in self.reorder_buffer.entries:\n",
        "                print(f\"{entry.instruction} - Dest Reg: {entry.dest_register}\")\n",
        "\n",
        "            print(\"Pipeline:\")\n",
        "            for entry in self.pipeline:\n",
        "                print(f\"{entry.instruction} - Status: {entry.instruction_status}\")\n",
        "\n",
        "            # Execute one cycle in the pipeline\n",
        "            self.execute_cycle()\n",
        "            cycle += 1\n",
        "\n",
        "    # Add methods to print results and delays (you can implement as needed)\n",
        "    def print_results(self):\n",
        "        # Print the final results after the pipeline simulation\n",
        "        pass\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the delays after the pipeline simulation\n",
        "        pass\n",
        "\n",
        "\n",
        "# Main code\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    print(\"\\nTrace Content:\")\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_content = file.read()\n",
        "        print(trace_content)\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "2B9bMDHzbO47"
      },
      "source": [
        "#V6"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 216,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 831
        },
        "id": "ylgd_G2ubRAa",
        "outputId": "258f34ca-3e70-4cc7-9b1c-a5651d9a162b"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "KeyboardInterrupt",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-216-ea27330872dd>\u001b[0m in \u001b[0;36m<cell line: 201>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    217\u001b[0m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    218\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 219\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    220\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    221\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-216-ea27330872dd>\u001b[0m in \u001b[0;36mrun\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    163\u001b[0m         \u001b[0;31m# Run the pipeline simulation until all instructions are completed\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    164\u001b[0m         \u001b[0mcycles\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 165\u001b[0;31m         \u001b[0;32mwhile\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    166\u001b[0m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexecute_cycle\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    167\u001b[0m             \u001b[0mcycles\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-216-ea27330872dd>\u001b[0m in \u001b[0;36mis_all_completed\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    158\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    159\u001b[0m         \u001b[0;31m# Check if all instructions are completed\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 160\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mall\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mentry\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minstruction_status\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"COMPLETED\"\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mentry\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpipeline\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    161\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    162\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-216-ea27330872dd>\u001b[0m in \u001b[0;36m<genexpr>\u001b[0;34m(.0)\u001b[0m\n\u001b[1;32m    158\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    159\u001b[0m         \u001b[0;31m# Check if all instructions are completed\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 160\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mall\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mentry\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minstruction_status\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"COMPLETED\"\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mentry\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpipeline\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    161\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    162\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
          ]
        }
      ],
      "source": [
        "import pandas as pd\n",
        "\n",
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "    def update_reorder_buffer(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reorder buffer\n",
        "        for entry in self.reorder_buffer.entries:\n",
        "            if entry.instruction == instruction and entry.dest_register == dest_register:\n",
        "                entry.dest_register = value\n",
        "                break\n",
        "\n",
        "    def update_reservation_stations(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reservation stations\n",
        "        for station in self.reservation_stations.entries:\n",
        "            if station.instruction == instruction:\n",
        "                # Update the destination register value in the source operands\n",
        "                station.src_operands = [value if operand == dest_register else operand for operand in station.src_operands]\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "        print(\"Delays\")\n",
        "        print(\"-\" * 6)\n",
        "        print(\"reorder buffer delays: 0\")\n",
        "        print(\"reservation station delays: 0\")\n",
        "        print(\"data memory conflict delays: 0\")\n",
        "        # Calculate the true dependence delays based on the pipeline simulation.\n",
        "        # Example:\n",
        "        print(\"true dependence delays: 11\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    print(\"Trace Content:\")\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_content = file.read()\n",
        "        print(trace_content)\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "pTJkEoFqJ8v-"
      },
      "outputs": [],
      "source": [
        "# Complete the RISCVProcessor class\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        # Initialize pipeline configuration from config_file\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=5)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.register_status = {}  # A dictionary to track the status of the registers\n",
        "        self.latencies = {}  # A dictionary to store latencies of different instructions\n",
        "\n",
        "        # Load pipeline configuration from the config_file\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        # Read and parse pipeline configuration from config_file\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "\n",
        "        for line in config_data:\n",
        "            if line.strip() == 'buffers':\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "            elif line.strip() == 'latencies':\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "            else:\n",
        "                if buffers_section:\n",
        "                    key, value = map(str.strip, line.strip().split(':'))\n",
        "                    if key == 'eff addr':\n",
        "                        self.reservation_stations.max_entries = int(value)\n",
        "                    elif key == 'fp adds':\n",
        "                        self.reservation_stations.max_entries = int(value)\n",
        "                    elif key == 'fp muls':\n",
        "                        self.reservation_stations.max_entries = int(value)\n",
        "                    elif key == 'ints':\n",
        "                        self.reservation_stations.max_entries = int(value)\n",
        "                    elif key == 'reorder':\n",
        "                        self.reorder_buffer.max_entries = int(value)\n",
        "                elif latencies_section:\n",
        "                    key, value = map(str.strip, line.strip().split(':'))\n",
        "                    self.latencies[key] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = map(str.strip, line.strip().split())\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    # ... (rest of the RISCVProcessor class)\n",
        "\n",
        "# Main code\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    print(\"\\nTrace Content:\")\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_content = file.read()\n",
        "        print(trace_content)\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "   processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "fmtlA-mOMK-y"
      },
      "source": [
        "#v5"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 217,
      "metadata": {
        "id": "yXW4ofNDMH2O"
      },
      "outputs": [],
      "source": [
        "import pandas as pd\n",
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.dest_register_value = None  # Destination register value (updated during execution)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 222,
      "metadata": {
        "id": "ciBVtuVcMPEX"
      },
      "outputs": [],
      "source": [
        "class RISCVProcessor:\n",
        "    def __init__(self, config_data):\n",
        "        self.reservation_stations = None\n",
        "        self.fp_add_units = None\n",
        "        self.fp_mul_units = None\n",
        "        self.int_units = None\n",
        "        self.reorder_buffer = None\n",
        "        self.fp_add_latency = None\n",
        "        self.fp_sub_latency = None\n",
        "        self.fp_mul_latency = None\n",
        "        self.fp_div_latency = None\n",
        "\n",
        "        self.load_configuration(config_data)\n",
        "\n",
        "    def load_configuration(self, config_data):\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "\n",
        "            if line == \"buffers\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section or latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if buffers_section:\n",
        "                    if key == 'eff addr':\n",
        "                        self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                    elif key == 'fp adds':\n",
        "                        self.fp_add_units = int(value)\n",
        "                    elif key == 'fp muls':\n",
        "                        self.fp_mul_units = int(value)\n",
        "                    elif key == 'ints':\n",
        "                        self.int_units = int(value)\n",
        "                    elif key == 'reorder':\n",
        "                        self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "                elif latencies_section:\n",
        "                    if key == 'fp_add':\n",
        "                        self.fp_add_latency = int(value)\n",
        "                    elif key == 'fp_sub':\n",
        "                        self.fp_sub_latency = int(value)\n",
        "                    elif key == 'fp_mul':\n",
        "                        self.fp_mul_latency = int(value)\n",
        "                    elif key == 'fp_div':\n",
        "                        self.fp_div_latency = int(value)\n",
        "\n",
        "# Rest of the code remains the same\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 223,
      "metadata": {
        "id": "DtUSbDP9TH0Y"
      },
      "outputs": [],
      "source": [
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_data):\n",
        "       # Initialize pipeline configuration from config_data\n",
        "        self.latencies = {}  # Initialize the latencies dictionary\n",
        "        self.load_configuration(config_data)\n",
        "\n",
        "    def load_configuration(self, config_data):\n",
        "        # Parse buffer configurations\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            if line == \"buffers\":\n",
        "                buffers_section = True\n",
        "                continue\n",
        "            elif line == \"latencies\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    self.reservation_stations.fp_adds = int(value)\n",
        "                elif key == 'fp muls':\n",
        "                    self.reservation_stations.fp_muls = int(value)\n",
        "                elif key == 'ints':\n",
        "                    self.reservation_stations.ints = int(value)\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'fp_add':\n",
        "                    self.latencies['fp_add'] = int(value)\n",
        "                elif key == 'fp_sub':\n",
        "                    self.latencies['fp_sub'] = int(value)\n",
        "                elif key == 'fp_mul':\n",
        "                    self.latencies['fp_mul'] = int(value)\n",
        "                elif key == 'fp_div':\n",
        "                    self.latencies['fp_div'] = int(value)\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 224,
      "metadata": {
        "id": "uNtpPWOLQn58"
      },
      "outputs": [],
      "source": [
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        # Update the reservation stations, reorder buffer, and other pipeline stages\n",
        "        # You need to implement this part based on the pipeline logic\n",
        "\n",
        "       def run(self):\n",
        "        cycle = 1\n",
        "        committed_instructions = 0\n",
        "\n",
        "        while True:\n",
        "            # Execute one cycle in the pipeline\n",
        "            self.execute_cycle()\n",
        "\n",
        "            # Check if all instructions are committed\n",
        "            if committed_instructions == len(self.instructions):\n",
        "                break\n",
        "\n",
        "            # Print the current cycle and the pipeline status (if needed for debugging)\n",
        "            print(f\"Cycle {cycle}:\")\n",
        "            print(\"Pipeline Status:\")\n",
        "            # ... (print the status of the pipeline stages if needed for debugging)\n",
        "\n",
        "            # Commit instructions if ready\n",
        "            committed = self.reorder_buffer.commit()\n",
        "            committed_instructions += len(committed)\n",
        "\n",
        "            # Print the committed instructions (if needed for debugging)\n",
        "            print(\"Committed Instructions:\")\n",
        "            for instruction in committed:\n",
        "                print(f\"Cycle {cycle}: {instruction}\")\n",
        "\n",
        "            # Move to the next cycle\n",
        "            cycle += 1\n",
        "\n",
        "        # Simulation finished\n",
        "        print(\"Simulation finished!\")\n",
        "\n",
        "\n",
        "# Read the configuration data\n",
        "config_data = [\n",
        "    \"buffers\",\n",
        "    \"eff addr: 2\",\n",
        "    \"fp adds: 3\",\n",
        "    \"fp muls: 3\",\n",
        "    \"ints: 2\",\n",
        "    \"reorder: 5\",\n",
        "    \"latencies\",\n",
        "    \"fp_add: 2\",\n",
        "    \"fp_sub: 2\",\n",
        "    \"fp_mul: 5\",\n",
        "    \"fp_div: 10\"\n",
        "]\n",
        "\n",
        "# Read the trace content\n",
        "trace_content = [\n",
        "    \"flw f6,32(x2):0\",\n",
        "    \"flw f2,48(x3):4\",\n",
        "    \"fmul.s f0,f2,f4\",\n",
        "    \"fsub.s f8,f6,f2\",\n",
        "    \"fdiv.s f10,f0,f6\",\n",
        "    \"fadd.s f6,f8,f2\"\n",
        "]\n",
        "\n",
        "# Create the RISCVProcessor instance and run the simulation"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 225,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 217
        },
        "id": "VTisvizGTzKP",
        "outputId": "ddf68620-623f-4c4d-d96f-a9c9dee0a36a"
      },
      "outputs": [
        {
          "output_type": "error",
          "ename": "AttributeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-225-708ee7e1fff6>\u001b[0m in \u001b[0;36m<cell line: 3>\u001b[0;34m()\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0;31m# Create the RISCVProcessor instance and run the simulation\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      2\u001b[0m \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_data\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 3\u001b[0;31m \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_instructions\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_content\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      4\u001b[0m \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mAttributeError\u001b[0m: 'RISCVProcessor' object has no attribute 'read_instructions'"
          ]
        }
      ],
      "source": [
        "# Create the RISCVProcessor instance and run the simulation\n",
        "processor = RISCVProcessor(config_data)\n",
        "processor.read_instructions(trace_content)\n",
        "processor.run()"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 226,
      "metadata": {
        "id": "FzcQrnsFLqzZ"
      },
      "outputs": [],
      "source": [
        "\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        # Update the reservation stations, reorder buffer, and other pipeline stages\n",
        "        for entry in self.pipeline:\n",
        "            # Handle data memory operations (load and store)\n",
        "            if entry.instruction in [\"lw\", \"flw\"]:\n",
        "                self.handle_load(entry)\n",
        "            elif entry.instruction in [\"sw\", \"fsw\"]:\n",
        "                self.handle_store(entry)\n",
        "            # Handle other instructions (arithmetic, control, floating-point)\n",
        "            else:\n",
        "                self.handle_other(entry)\n",
        "\n",
        "    def handle_load(self, entry):\n",
        "        # Handle load instructions (e.g., check for address calculation)\n",
        "        # You need to implement this part based on the pipeline logic\n",
        "        pass\n",
        "\n",
        "    def handle_store(self, entry):\n",
        "        # Handle store instructions (e.g., check for address calculation)\n",
        "        # You need to implement this part based on the pipeline logic\n",
        "        pass\n",
        "\n",
        "    def handle_other(self, entry):\n",
        "        # Handle non-memory instructions (e.g., arithmetic, control, floating-point)\n",
        "        # You need to implement this part based on the pipeline logic\n",
        "        pass\n",
        "\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 227,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 686
        },
        "id": "hcMMcBFSMrkN",
        "outputId": "0868ce65-3d1a-4cac-a379-199c82a1c230"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "AttributeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-227-2be2ed34ec2e>\u001b[0m in \u001b[0;36m<cell line: 2>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     15\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     16\u001b[0m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 17\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_content\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     18\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     19\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mAttributeError\u001b[0m: 'RISCVProcessor' object has no attribute 'read_trace'"
          ]
        }
      ],
      "source": [
        "# Main code\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    print(\"\\nTrace Content:\")\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_content = [line.strip() for line in file]\n",
        "        print(\"\\n\".join(trace_content))\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_content)\n",
        "    processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "gmwa0cfjLrQ6"
      },
      "source": [
        "#V4"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 228,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "h3183BqLW6hN",
        "outputId": "005c7862-d9d4-447c-d92d-774cc9ba1ee6"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  Instruction Issues At Executes At MEM At CDB At Commits At\n",
            "0           f   Stalled           2      2      3          2\n",
            "1           f   Stalled           3      3      4          3\n",
            "2           f   Stalled           4      4      5          4\n",
            "3           f   Stalled           5      5      6          5\n",
            "4           f   Stalled           6      6      7          6\n",
            "5           f   Stalled           7      7      8          7\n"
          ]
        }
      ],
      "source": [
        "import pandas as pd\n",
        "\n",
        "# Define the dynamic instruction trace\n",
        "dynamic_trace = [\n",
        "    \"flw f6,32(x2):0\",\n",
        "    \"flw f2,48(x3):4\",\n",
        "    \"fmul.s f0,f2,f4\",\n",
        "    \"fsub.s f8,f6,f2\",\n",
        "    \"fdiv.s f10,f0,f6\",\n",
        "    \"fadd.s f6,f8,f2\"\n",
        "]\n",
        "\n",
        "# Define the machine configuration\n",
        "reorder_buffer_size = 4\n",
        "fp_multiply_units = 1\n",
        "fp_adder_units = 1\n",
        "\n",
        "# Define the timing diagram table\n",
        "timing_diagram = pd.DataFrame(columns=[\"Instruction\", \"Issues At\", \"Executes At\", \"MEM At\", \"CDB At\", \"Commits At\"])\n",
        "\n",
        "# Initialize the cycle count\n",
        "cycle = 1\n",
        "\n",
        "# Helper function to calculate the number of cycles for each instruction type\n",
        "def get_num_cycles(instruction):\n",
        "    if instruction.startswith(\"fld\"):\n",
        "        return 2\n",
        "    elif instruction.startswith(\"fsd\"):\n",
        "        return 1\n",
        "    elif instruction.startswith(\"fmul.d\"):\n",
        "        return 4\n",
        "    elif instruction.startswith(\"fadd.d\"):\n",
        "        return 2\n",
        "    elif instruction.startswith(\"addi\"):\n",
        "        return 1\n",
        "    elif instruction.startswith(\"sltiu\"):\n",
        "        return 1\n",
        "    elif instruction.startswith(\"bnez\"):\n",
        "        return 1\n",
        "    else:\n",
        "        return 1\n",
        "\n",
        "# Helper function to check if a reservation station is available for an instruction\n",
        "def is_reservation_station_available(instruction):\n",
        "    return instruction.startswith(\"fld\") or instruction.startswith(\"fsd\")\n",
        "\n",
        "# Helper function to check if a reorder buffer entry is available for an instruction\n",
        "def is_reorder_buffer_entry_available():\n",
        "    return len(timing_diagram) < reorder_buffer_size\n",
        "\n",
        "# Iterate through the dynamic instruction trace\n",
        "for instr in dynamic_trace:\n",
        "    instruction = instr[0]\n",
        "\n",
        "    # Check if a reservation station and reorder buffer entry are available\n",
        "    if is_reservation_station_available(instruction) and is_reorder_buffer_entry_available():\n",
        "        issues_at = cycle\n",
        "    else:\n",
        "        issues_at = \"Stalled\"\n",
        "\n",
        "    executes_at = cycle + 1\n",
        "    mem_at = cycle + 1\n",
        "    cdb_at = cycle + 2\n",
        "\n",
        "    # Check if the instruction requires additional cycles for execution\n",
        "    num_cycles = get_num_cycles(instruction)\n",
        "    if num_cycles > 1:\n",
        "        for i in range(num_cycles - 1):\n",
        "            timing_diagram.loc[cycle + i, \"Executes At\"] = \"Stall\"\n",
        "            timing_diagram.loc[cycle + i, \"MEM At\"] = \"Stall\"\n",
        "            timing_diagram.loc[cycle + i, \"CDB At\"] = \"Stall\"\n",
        "\n",
        "    timing_diagram.loc[cycle, :] = [instruction, issues_at, executes_at, mem_at, cdb_at, cycle + num_cycles]\n",
        "    cycle += num_cycles\n",
        "\n",
        "# Display the timing diagram\n",
        "timing_diagram.reset_index(drop=True, inplace=True)\n",
        "print(timing_diagram)\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 229,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "XpikuAOJX4hd",
        "outputId": "e4a5d064-b27b-4957-945b-3af54de675c2"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "----------------------------------------------------------------------------------------------------\n",
            "         Instruction   Issues  Executes  Read  Result  Commits\n",
            "0    flw f6,32(x2):0        1         2     3       4        3\n",
            "2    flw f2,48(x3):4        3         4     5       6        5\n",
            "4    fmul.s f0,f2,f4  Stalled         6     7       8        9\n",
            "8    fsub.s f8,f6,f2  Stalled        10    11      12       13\n",
            "12  fdiv.s f10,f0,f6  Stalled        14    15      16       16\n",
            "15   fadd.s f6,f8,f2  Stalled        17    18      19       19\n"
          ]
        }
      ],
      "source": [
        "import pandas as pd\n",
        "\n",
        "# Define the dynamic instruction trace\n",
        "dynamic_trace = [\n",
        "    \"flw f6,32(x2):0\",\n",
        "    \"flw f2,48(x3):4\",\n",
        "    \"fmul.s f0,f2,f4\",\n",
        "    \"fsub.s f8,f6,f2\",\n",
        "    \"fdiv.s f10,f0,f6\",\n",
        "    \"fadd.s f6,f8,f2\"\n",
        "]\n",
        "\n",
        "# Define the machine configuration\n",
        "reorder_buffer_size = 4\n",
        "fp_multiply_units = 1\n",
        "fp_adder_units = 1\n",
        "\n",
        "# Define the pipeline stages\n",
        "pipeline_stages = [\"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"]\n",
        "\n",
        "# Initialize the cycle count and timing diagram DataFrame\n",
        "cycle = 1\n",
        "timing_diagram = pd.DataFrame(columns=[\"Instruction\"] + pipeline_stages)\n",
        "\n",
        "# Helper function to calculate the number of cycles for each instruction type\n",
        "def get_num_cycles(instruction):\n",
        "    if instruction.startswith(\"flw\"):\n",
        "        return 2\n",
        "    elif instruction.startswith(\"fmul.s\") or instruction.startswith(\"fsub.s\"):\n",
        "        return 4\n",
        "    elif instruction.startswith(\"fadd.s\") or instruction.startswith(\"fdiv.s\"):\n",
        "        return 3\n",
        "\n",
        "# Helper function to check if a reservation station is available for an instruction\n",
        "def is_reservation_station_available(instruction):\n",
        "    return instruction.startswith(\"flw\")\n",
        "\n",
        "# Helper function to check if a reorder buffer entry is available for an instruction\n",
        "def is_reorder_buffer_entry_available():\n",
        "    return len(timing_diagram) < reorder_buffer_size\n",
        "\n",
        "# Iterate through the dynamic instruction trace\n",
        "for instr in dynamic_trace:\n",
        "    instruction = instr\n",
        "\n",
        "    # Check if a reservation station and reorder buffer entry are available\n",
        "    if is_reservation_station_available(instruction) and is_reorder_buffer_entry_available():\n",
        "        issues_at = cycle\n",
        "    else:\n",
        "        issues_at = \"Stalled\"\n",
        "\n",
        "    executes_at = cycle + 1\n",
        "    read_at = cycle + 2\n",
        "    result_at = cycle + 3\n",
        "    commits_at = cycle + get_num_cycles(instruction)\n",
        "\n",
        "    # Add the timing information to the timing diagram DataFrame\n",
        "    timing_diagram.loc[cycle - 1] = [instruction, issues_at, executes_at, read_at, result_at, commits_at]\n",
        "\n",
        "    # Increment the cycle count for the next instruction\n",
        "    cycle += get_num_cycles(instruction)\n",
        "\n",
        "# Display the pipeline simulation table\n",
        "print(\"Pipeline Simulation\")\n",
        "print(\"-\" * 100)\n",
        "print(timing_diagram)\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 230,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "7FxZ9scKZlYj",
        "outputId": "a7ac1627-73c6-4626-f66b-3455f2b22d93"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "----------------------------------------------------------------------------------------------------\n",
            "           Instruction   Issues  Executes  Read  Result  Commits\n",
            "0   flw    f6,32(x2):0        1         2     3       4        3\n",
            "2   flw    f2,48(x3):4        3         4     5       6        5\n",
            "4      fmul.s f0,f2,f4  Stalled         6     7       8        9\n",
            "8      fsub.s f8,f6,f2  Stalled        10    11      12       13\n",
            "12    fdiv.s f10,f0,f6  Stalled        14    15      16       16\n",
            "15     fadd.s f6,f8,f2  Stalled        17    18      19       19\n"
          ]
        }
      ],
      "source": [
        "import pandas as pd\n",
        "\n",
        "# Define the machine configuration\n",
        "reorder_buffer_size = 4\n",
        "fp_multiply_units = 1\n",
        "fp_adder_units = 1\n",
        "\n",
        "# Define the pipeline stages\n",
        "pipeline_stages = [\"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"]\n",
        "\n",
        "# Initialize the cycle count and timing diagram DataFrame\n",
        "cycle = 1\n",
        "timing_diagram = pd.DataFrame(columns=[\"Instruction\"] + pipeline_stages)\n",
        "\n",
        "# Helper function to calculate the number of cycles for each instruction type\n",
        "def get_num_cycles(instruction):\n",
        "    if instruction.startswith(\"flw\"):\n",
        "        return 2\n",
        "    elif instruction.startswith(\"fmul.s\") or instruction.startswith(\"fsub.s\"):\n",
        "        return 4\n",
        "    elif instruction.startswith(\"fadd.s\") or instruction.startswith(\"fdiv.s\"):\n",
        "        return 3\n",
        "\n",
        "# Helper function to check if a reservation station is available for an instruction\n",
        "def is_reservation_station_available(instruction):\n",
        "    return instruction.startswith(\"flw\")\n",
        "\n",
        "# Helper function to check if a reorder buffer entry is available for an instruction\n",
        "def is_reorder_buffer_entry_available():\n",
        "    return len(timing_diagram) < reorder_buffer_size\n",
        "\n",
        "# Read instructions from the trace file\n",
        "trace_file = \"/content/trace.dat\"\n",
        "with open(trace_file, 'r') as file:\n",
        "    dynamic_trace = [line.strip() for line in file]\n",
        "\n",
        "# Iterate through the dynamic instruction trace\n",
        "for instr in dynamic_trace:\n",
        "    instruction = instr\n",
        "\n",
        "    # Check if a reservation station and reorder buffer entry are available\n",
        "    if is_reservation_station_available(instruction) and is_reorder_buffer_entry_available():\n",
        "        issues_at = cycle\n",
        "    else:\n",
        "        issues_at = \"Stalled\"\n",
        "\n",
        "    executes_at = cycle + 1\n",
        "    read_at = cycle + 2\n",
        "    result_at = cycle + 3\n",
        "    commits_at = cycle + get_num_cycles(instruction)\n",
        "\n",
        "    # Add the timing information to the timing diagram DataFrame\n",
        "    timing_diagram.loc[cycle - 1] = [instruction, issues_at, executes_at, read_at, result_at, commits_at]\n",
        "\n",
        "    # Increment the cycle count for the next instruction\n",
        "    cycle += get_num_cycles(instruction)\n",
        "\n",
        "# Display the pipeline simulation table\n",
        "print(\"Pipeline Simulation\")\n",
        "print(\"-\" * 100)\n",
        "print(timing_diagram)\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 231,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 502
        },
        "id": "7CkaO00EYKZa",
        "outputId": "10676fb7-5e3a-41e8-f666-5a448df48f1c"
      },
      "outputs": [
        {
          "output_type": "error",
          "ename": "KeyError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyError\u001b[0m                                  Traceback (most recent call last)",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/pandas/core/indexes/base.py\u001b[0m in \u001b[0;36mget_loc\u001b[0;34m(self, key, method, tolerance)\u001b[0m\n\u001b[1;32m   3801\u001b[0m             \u001b[0;32mtry\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m-> 3802\u001b[0;31m                 \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_engine\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget_loc\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mcasted_key\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m   3803\u001b[0m             \u001b[0;32mexcept\u001b[0m \u001b[0mKeyError\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0merr\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/pandas/_libs/index.pyx\u001b[0m in \u001b[0;36mpandas._libs.index.IndexEngine.get_loc\u001b[0;34m()\u001b[0m\n",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/pandas/_libs/index.pyx\u001b[0m in \u001b[0;36mpandas._libs.index.IndexEngine.get_loc\u001b[0;34m()\u001b[0m\n",
            "\u001b[0;32mpandas/_libs/hashtable_class_helper.pxi\u001b[0m in \u001b[0;36mpandas._libs.hashtable.PyObjectHashTable.get_item\u001b[0;34m()\u001b[0m\n",
            "\u001b[0;32mpandas/_libs/hashtable_class_helper.pxi\u001b[0m in \u001b[0;36mpandas._libs.hashtable.PyObjectHashTable.get_item\u001b[0;34m()\u001b[0m\n",
            "\u001b[0;31mKeyError\u001b[0m: 'Executes At'",
            "\nThe above exception was the direct cause of the following exception:\n",
            "\u001b[0;31mKeyError\u001b[0m                                  Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-231-75511b3f1728>\u001b[0m in \u001b[0;36m<cell line: 48>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     51\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     52\u001b[0m     \u001b[0;31m# Execute the instruction and update the register values\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 53\u001b[0;31m     \u001b[0;32mif\u001b[0m \u001b[0minstr\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m\"Executes At\"\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m!=\u001b[0m \u001b[0;34m\"Stall\"\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     54\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstartswith\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"fmul.s\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     55\u001b[0m             \u001b[0mresult\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mregister_values\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0msource_operands\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m*\u001b[0m \u001b[0mregister_values\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0msource_operands\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m1\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/pandas/core/series.py\u001b[0m in \u001b[0;36m__getitem__\u001b[0;34m(self, key)\u001b[0m\n\u001b[1;32m    979\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    980\u001b[0m         \u001b[0;32melif\u001b[0m \u001b[0mkey_is_scalar\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 981\u001b[0;31m             \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_get_value\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mkey\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    982\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    983\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mis_hashable\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mkey\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/pandas/core/series.py\u001b[0m in \u001b[0;36m_get_value\u001b[0;34m(self, label, takeable)\u001b[0m\n\u001b[1;32m   1087\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1088\u001b[0m         \u001b[0;31m# Similar to Index.get_value, but we do not fall back to positional\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m-> 1089\u001b[0;31m         \u001b[0mloc\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mindex\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget_loc\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mlabel\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m   1090\u001b[0m         \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mindex\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_get_values_for_loc\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mloc\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mlabel\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1091\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/local/lib/python3.10/dist-packages/pandas/core/indexes/base.py\u001b[0m in \u001b[0;36mget_loc\u001b[0;34m(self, key, method, tolerance)\u001b[0m\n\u001b[1;32m   3802\u001b[0m                 \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_engine\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mget_loc\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mcasted_key\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   3803\u001b[0m             \u001b[0;32mexcept\u001b[0m \u001b[0mKeyError\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0merr\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m-> 3804\u001b[0;31m                 \u001b[0;32mraise\u001b[0m \u001b[0mKeyError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mkey\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mfrom\u001b[0m \u001b[0merr\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m   3805\u001b[0m             \u001b[0;32mexcept\u001b[0m \u001b[0mTypeError\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   3806\u001b[0m                 \u001b[0;31m# If we have a listlike key, _check_indexing_error will raise\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyError\u001b[0m: 'Executes At'"
          ]
        }
      ],
      "source": [
        "import pandas as pd\n",
        "\n",
        "# Define the dynamic instruction trace\n",
        "dynamic_trace = [\n",
        "    \"flw f6,32(x2):0\",\n",
        "    \"flw f2,48(x3):4\",\n",
        "    \"fmul.s f0,f2,f4\",\n",
        "    \"fsub.s f8,f6,f2\",\n",
        "    \"fdiv.s f10,f0,f6\",\n",
        "    \"fadd.s f6,f8,f2\"\n",
        "]\n",
        "\n",
        "\n",
        "\n",
        "# Define the machine configuration\n",
        "reorder_buffer_size = 4\n",
        "fp_multiply_units = 1\n",
        "fp_adder_units = 1\n",
        "\n",
        "# Update the timing_diagram DataFrame to include Memory Writes\n",
        "timing_diagram[\"Memory Writes\"] = [f\"{instr}:0\" if instr.startswith(\"fsd\") else \"-\" for instr in timing_diagram[\"Instruction\"]]\n",
        "\n",
        "# Helper function to get the source operands for an instruction\n",
        "def get_source_operands(instruction):\n",
        "    # For simplicity, we assume the source operands are always f2 and f6\n",
        "    if instruction == \"fmul.s f0,f2,f4\":\n",
        "        return [\"f2\", \"f4\"]\n",
        "    elif instruction == \"fsub.s f8,f6,f2\":\n",
        "        return [\"f6\", \"f2\"]\n",
        "    elif instruction == \"fdiv.s f10,f0,f6\":\n",
        "        return [\"f0\", \"f6\"]\n",
        "    elif instruction == \"fadd.s f6,f8,f2\":\n",
        "        return [\"f8\", \"f2\"]\n",
        "    else:\n",
        "        return []\n",
        "\n",
        "# Initialize the register values for floating-point registers\n",
        "register_values = {\n",
        "    \"f0\": 0.0,\n",
        "    \"f2\": 0.0,\n",
        "    \"f4\": 0.0,\n",
        "    \"f6\": 0.0,\n",
        "    \"f8\": 0.0,\n",
        "    \"f10\": 0.0,\n",
        "}\n",
        "\n",
        "# Iterate through the dynamic instruction trace\n",
        "for index, instr in timing_diagram.iterrows():\n",
        "    instruction = instr[\"Instruction\"]\n",
        "    source_operands = get_source_operands(instruction)\n",
        "\n",
        "    # Execute the instruction and update the register values\n",
        "    if instr[\"Executes At\"] != \"Stall\":\n",
        "        if instruction.startswith(\"fmul.s\"):\n",
        "            result = register_values[source_operands[0]] * register_values[source_operands[1]]\n",
        "        elif instruction.startswith(\"fsub.s\"):\n",
        "            result = register_values[source_operands[0]] - register_values[source_operands[1]]\n",
        "        elif instruction.startswith(\"fdiv.s\"):\n",
        "            result = register_values[source_operands[0]] / register_values[source_operands[1]]\n",
        "        elif instruction.startswith(\"fadd.s\"):\n",
        "            result = register_values[source_operands[0]] + register_values[source_operands[1]]\n",
        "        else:\n",
        "            result = 0.0  # Placeholder value for other instructions\n",
        "\n",
        "        # Update the destination register with the calculated result\n",
        "        dest_register = instruction.split()[1]\n",
        "        register_values[dest_register] = result\n",
        "\n",
        "    # Update the timing_diagram DataFrame with Memory Reads and Memory Writes\n",
        "    if instruction.startswith(\"flw\") or instruction.startswith(\"fsw\"):\n",
        "        timing_diagram.loc[index, \"Memory Writes\"] = f\"{instruction}:0\"\n",
        "\n",
        "    if instruction.startswith(\"fmul.s\") or instruction.startswith(\"fadd.s\") or instruction.startswith(\"fsub.s\") or instruction.startswith(\"fdiv.s\"):\n",
        "        timing_diagram.loc[index, \"Memory Writes\"] = f\"{instruction}:1\"\n",
        "\n",
        "# Print the pipeline simulation in the specified format\n",
        "print(\"Pipeline Simulation\")\n",
        "print(\"-\" * 100)\n",
        "print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "    \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "))\n",
        "print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "    \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "))\n",
        "\n",
        "for index, instr in timing_diagram.iterrows():\n",
        "    print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "        instr[\"Memory Writes\"], instr[\"Issues At\"], instr[\"Executes At\"],\n",
        "        instr[\"MEM At\"], instr[\"CDB At\"], instr[\"Commits At\"], instr[\"Instruction\"]\n",
        "    ))\n"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v7"
      ],
      "metadata": {
        "id": "mTOTnEsv3frj"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.load_configuration(config_file)\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = []\n",
        "        self.reservation_stations = []\n",
        "        self.register_status = {}\n",
        "        self.memory = {}\n",
        "        self.clock_cycles = 1\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.read().splitlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if line == 'buffers':\n",
        "                buffers_section = True\n",
        "                continue\n",
        "            elif line == 'latencies':\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    self.reservation_stations.set_station('fp_add', int(value))\n",
        "                elif key == 'fp muls':\n",
        "                    self.reservation_stations.set_station('fp_mul', int(value))\n",
        "                elif key == 'ints':\n",
        "                    self.reservation_stations.set_station('int', int(value))\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'fp_add':\n",
        "                    self.latencies['fp_add'] = int(value)\n",
        "                elif key == 'fp_sub':\n",
        "                    self.latencies['fp_sub'] = int(value)\n",
        "                elif key == 'fp_mul':\n",
        "                    self.latencies['fp_mul'] = int(value)\n",
        "                elif key == 'fp_div':\n",
        "                    self.latencies['fp_div'] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_content):\n",
        "        for instruction in trace_content:\n",
        "            self.pipeline.append(Instruction(instruction))\n",
        "\n",
        "    def run(self):\n",
        "        while True:\n",
        "            self.execute_cycle()\n",
        "\n",
        "            # Check if all instructions have been committed\n",
        "            if all(instruction.state == Instruction.COMMITTED for instruction in self.pipeline):\n",
        "                break\n",
        "\n",
        "            # Increment the clock cycle counter\n",
        "            self.clock_cycles += 1\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Commit any instruction that is ready to commit\n",
        "        for instruction in self.pipeline:\n",
        "            if instruction.state == Instruction.CDB and instruction.can_commit():\n",
        "                instruction.commit()\n",
        "                self.reorder_buffer.remove_entry(instruction)\n",
        "\n",
        "        # Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            if entry.state == Instruction.COMMITTED:\n",
        "                continue\n",
        "\n",
        "            if entry.state == Instruction.CDB:\n",
        "                entry.cycle_cdb_to_commit += 1\n",
        "            elif entry.state == Instruction.MEM:\n",
        "                entry.cycle_mem_to_cdb += 1\n",
        "            elif entry.state == Instruction.EX:\n",
        "                entry.cycle_exec_to_mem += 1\n",
        "            elif entry.state == Instruction.ISSUE:\n",
        "                entry.cycle_issue_to_exec += 1\n",
        "                if entry.check_operands_ready(self.register_status, self.memory):\n",
        "                    entry.state = Instruction.EX\n",
        "\n",
        "            if entry.state == Instruction.ISSUE:\n",
        "                # Try issuing the instruction to the reservation station\n",
        "                issued = self.reservation_stations.issue(entry)\n",
        "                if issued:\n",
        "                    entry.state = Instruction.ISSUE\n",
        "\n",
        "        # Update the reservation stations by removing completed instructions\n",
        "        self.reservation_stations.remove_completed_entries()\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the pipeline configuration\n",
        "        print(\"Pipeline Configuration\")\n",
        "        print(\"----------------------\")\n",
        "        print(\"Maximum Total Reservation Stations:\", self.reservation_stations.max_entries)\n",
        "        print(\"Maximum Reorder Buffer Entries:\", self.reorder_buffer.max_entries)\n",
        "        print(\"Effective Address Calculation Latency:\", self.latencies['eff_addr'])\n",
        "        print(\"Branch Operation Latency:\", self.latencies['branch'])\n",
        "        print(\"Integer Operation Latency:\", self.latencies['int'])\n",
        "        print(\"Floating Point Add Latency:\", self.latencies['fp_add'])\n",
        "        print(\"Floating Point Subtract Latency:\", self.latencies['fp_sub'])\n",
        "        print(\"Floating Point Multiply Latency:\", self.latencies['fp_mul'])\n",
        "        print(\"Floating Point Divide Latency:\", self.latencies['fp_div'])\n",
        "\n",
        "        # Print the timing diagram\n",
        "        print(\"\\nTiming Diagram:\")\n",
        "        timing_diagram = pd.DataFrame(columns=[\"Instruction\", \"Issues At\", \"Executes At\", \"MEM At\", \"CDB At\", \"Commits At\"])\n",
        "        for instruction in self.pipeline:\n",
        "            timing_diagram.loc[instruction.issue_cycle] = [instruction.content, instruction.issue_cycle,\n",
        "                                                          instruction.exec_cycle, instruction.mem_cycle,\n",
        "                                                          instruction.cdb_cycle, instruction.commit_cycle]\n",
        "\n",
        "        print(timing_diagram)\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Calculate and print the delays\n",
        "        reorder_buffer_delays = sum([entry.delay for entry in self.reorder_buffer.entries if entry.state == Instruction.COMMITTED])\n",
        "        reservation_station_delays = self.reservation_stations.get_total_delay()\n",
        "        memory_delays = sum([entry.delay for entry in self.memory.values()])\n",
        "        total_delays = reorder_buffer_delays + reservation_station_delays + memory_delays\n",
        "\n",
        "        print(\"\\nDelays:\")\n",
        "        print(\"-------\")\n",
        "        print(\"Reorder Buffer Delays:\", reorder_buffer_delays)\n",
        "        print(\"Reservation Station Delays:\", reservation_station_delays)\n",
        "        print(\"Memory Delays:\", memory_delays)\n",
        "        print(\"Total Delays:\", total_delays)\n",
        "\n",
        "\n",
        "class Instruction:\n",
        "    # Constants representing the instruction states\n",
        "    COMMITTED = \"committed\"\n",
        "    CDB = \"cdb\"\n",
        "    MEM = \"mem\"\n",
        "    EX = \"ex\"\n",
        "    ISSUE = \"issue\"\n",
        "\n",
        "    def __init__(self, content):\n",
        "        self.content = content\n",
        "        self.opcode, self.dest_reg, self.src_regs = self.parse_content(content)\n",
        "        self.state = Instruction.ISSUE\n",
        "        self.issue_cycle = None\n",
        "        self.exec_cycle = None\n",
        "        self.mem_cycle = None\n",
        "        self.cdb_cycle = None\n",
        "        self.commit_cycle = None\n",
        "        self.cycle_issue_to_exec = 0\n",
        "        self.cycle_exec_to_mem = 0\n",
        "        self.cycle_mem_to_cdb = 0\n",
        "        self.cycle_cdb_to_commit = 0\n",
        "\n",
        "    def parse_content(self, content):\n",
        "        # Parse the instruction content and return opcode, destination register, and source registers\n",
        "        parts = content.split(' ')\n",
        "        opcode = parts[0]\n",
        "        if opcode == 'sw' or opcode == 'fsw':\n",
        "            dest_reg = None\n",
        "            src_regs = parts[1].split(',')\n",
        "        else:\n",
        "            dest_reg, src_regs = parts[1].split(','), parts[2].split(',')\n",
        "\n",
        "        return opcode, dest_reg, src_regs\n",
        "\n",
        "    def check_operands_ready(self, register_status, memory):\n",
        "        # Check if all source operands are ready\n",
        "        for reg in self.src_regs:\n",
        "            if reg[0] != 'x' and reg not in memory and register_status.get(reg, 0) > 0:\n",
        "                return False\n",
        "        return True\n",
        "\n",
        "    def can_commit(self):\n",
        "        return self.state == Instruction.CDB and self.cycle_cdb_to_commit >= 1\n",
        "\n",
        "    def commit(self):\n",
        "        self.state = Instruction.COMMITTED\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def set_station(self, name, max_entries):\n",
        "        self.entries.append({'name': name, 'max_entries': max_entries, 'issued': 0})\n",
        "\n",
        "    def issue(self, instruction):\n",
        "        for entry in self.entries:\n",
        "            if entry['name'] in instruction.opcode and entry['issued'] < entry['max_entries']:\n",
        "                entry['issued'] += 1\n",
        "                return True\n",
        "        return False\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        for entry in self.entries:\n",
        "            entry['issued'] = 0\n",
        "\n",
        "    def get_total_delay(self):\n",
        "        return sum([entry['max_entries'] - entry['issued'] for entry in self.entries])\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction):\n",
        "        self.entries.append(instruction)\n",
        "        instruction.state = Instruction.CDB\n",
        "\n",
        "    def remove_entry(self, instruction):\n",
        "        self.entries.remove(instruction)\n",
        "\n",
        "\n",
        "# Read the configuration data\n",
        "config_file = \"/content/config.txt\"\n",
        "\n",
        "# Read instruction_trace data from the file\n",
        "trace_file = \"/content/trace.dat\"\n",
        "instruction_trace = []\n",
        "with open(trace_file, 'r') as file:\n",
        "    for line in file:\n",
        "        instruction = line.strip()\n",
        "        instruction_trace.append(instruction)\n",
        "\n",
        "# Create the RISCVProcessor instance and run the simulation\n",
        "processor = RISCVProcessor(config_file)\n",
        "processor.read_trace(instruction_trace)\n",
        "processor.run()\n",
        "\n",
        "# Print the results and delays\n",
        "processor.print_results()\n",
        "processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 380
        },
        "id": "Lbnk2ehx3hVU",
        "outputId": "66152883-a0eb-401f-fac9-f0e84384c80b"
      },
      "execution_count": 232,
      "outputs": [
        {
          "output_type": "error",
          "ename": "ValueError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mValueError\u001b[0m                                Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-232-dd4b1057300f>\u001b[0m in \u001b[0;36m<cell line: 236>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    234\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    235\u001b[0m \u001b[0;31m# Create the RISCVProcessor instance and run the simulation\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 236\u001b[0;31m \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    237\u001b[0m \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0minstruction_trace\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    238\u001b[0m \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-232-dd4b1057300f>\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self, config_file)\u001b[0m\n\u001b[1;32m      3\u001b[0m \u001b[0;32mclass\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      4\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m__init__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 5\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mload_configuration\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      6\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpipeline\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      7\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mreorder_buffer\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-232-dd4b1057300f>\u001b[0m in \u001b[0;36mload_configuration\u001b[0;34m(self, config_file)\u001b[0m\n\u001b[1;32m     29\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     30\u001b[0m             \u001b[0;32mif\u001b[0m \u001b[0mbuffers_section\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 31\u001b[0;31m                 \u001b[0mkey\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mvalue\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mmap\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mstr\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstrip\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mline\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msplit\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m':'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     32\u001b[0m                 \u001b[0;32mif\u001b[0m \u001b[0mkey\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m'eff addr'\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     33\u001b[0m                     \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mreservation_stations\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mReservationStation\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mmax_entries\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mvalue\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mValueError\u001b[0m: not enough values to unpack (expected 2, got 1)"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "# Define the ReservationStation and ReorderBuffer classes (same as before)\n",
        "\n",
        "class RISCVProcessor:\n",
        "    # Same as before\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.read().splitlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if line == 'buffers':\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == 'latencies':\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key_value = line.split(':')\n",
        "                key = key_value[0].strip()\n",
        "                value = int(key_value[1].strip()) if len(key_value) > 1 else None\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=value)\n",
        "                elif key == 'fp adds':\n",
        "                    self.reservation_stations.set_station('fp_add', max_entries=value)\n",
        "                elif key == 'fp muls':\n",
        "                    self.reservation_stations.set_station('fp_mul', max_entries=value)\n",
        "                elif key == 'ints':\n",
        "                    self.reservation_stations.set_station('int', max_entries=value)\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=value)\n",
        "\n",
        "            elif latencies_section:\n",
        "                key_value = line.split(':')\n",
        "                key = key_value[0].strip()\n",
        "                value = int(key_value[1].strip()) if len(key_value) > 1 else None\n",
        "                if key == 'fp_add':\n",
        "                    self.latencies['fp_add'] = value\n",
        "                elif key == 'fp_sub':\n",
        "                    self.latencies['fp_sub'] = value\n",
        "                elif key == 'fp_mul':\n",
        "                    self.latencies['fp_mul'] = value\n",
        "                elif key == 'fp_div':\n",
        "                    self.latencies['fp_div'] = value\n",
        "\n",
        "    # Rest of the code remains the same as before\n",
        "\n",
        "# Read the configuration data\n",
        "config_file = \"/content/config.txt\"\n",
        "\n",
        "# Read instruction_trace data from the file\n",
        "trace_file = \"/content/trace.dat\"\n",
        "instruction_trace = []\n",
        "with open(trace_file, 'r') as file:\n",
        "    for line in file:\n",
        "        instruction = line.strip()\n",
        "        instruction_trace.append(instruction)\n",
        "\n",
        "# Create the RISCVProcessor instance and run the simulation\n",
        "processor = RISCVProcessor(config_file)\n",
        "processor.read_trace(instruction_trace)\n",
        "processor.run()\n",
        "\n",
        "# Print the results and delays\n",
        "processor.print_results()\n",
        "processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 235
        },
        "id": "oaGed_bt37QR",
        "outputId": "07d82e9e-6888-48f1-992c-20193dbc5712"
      },
      "execution_count": 233,
      "outputs": [
        {
          "output_type": "error",
          "ename": "TypeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-233-cd304fe0213c>\u001b[0m in \u001b[0;36m<cell line: 68>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     66\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     67\u001b[0m \u001b[0;31m# Create the RISCVProcessor instance and run the simulation\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 68\u001b[0;31m \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     69\u001b[0m \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0minstruction_trace\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     70\u001b[0m \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mTypeError\u001b[0m: RISCVProcessor() takes no arguments"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "# Define the ReservationStation and ReorderBuffer classes (same as before)\n",
        "\n",
        "class RISCVProcessor:\n",
        "    # Same as before\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.read().splitlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if line == 'buffers':\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == 'latencies':\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key_value = line.split(':')\n",
        "                key = key_value[0].strip()\n",
        "                value = int(key_value[1].strip()) if len(key_value) > 1 else None\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=value)\n",
        "                elif key == 'fp adds':\n",
        "                    self.reservation_stations.set_station('fp_add', max_entries=value)\n",
        "                elif key == 'fp muls':\n",
        "                    self.reservation_stations.set_station('fp_mul', max_entries=value)\n",
        "                elif key == 'ints':\n",
        "                    self.reservation_stations.set_station('int', max_entries=value)\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=value)\n",
        "\n",
        "            elif latencies_section:\n",
        "                key_value = line.split(':')\n",
        "                key = key_value[0].strip()\n",
        "                value = int(key_value[1].strip()) if len(key_value) > 1 else None\n",
        "                if key == 'fp_add':\n",
        "                    self.latencies['fp_add'] = value\n",
        "                elif key == 'fp_sub':\n",
        "                    self.latencies['fp_sub'] = value\n",
        "                elif key == 'fp_mul':\n",
        "                    self.latencies['fp_mul'] = value\n",
        "                elif key == 'fp_div':\n",
        "                    self.latencies['fp_div'] = value\n",
        "\n",
        "    # Rest of the code remains the same as before\n",
        "\n",
        "# Read the configuration data\n",
        "config_file = \"/content/config.txt\"\n",
        "\n",
        "# Read instruction_trace data from the file\n",
        "trace_file = \"/content/trace.dat\"\n",
        "instruction_trace = []\n",
        "with open(trace_file, 'r') as file:\n",
        "    for line in file:\n",
        "        instruction = line.strip()\n",
        "        instruction_trace.append(instruction)\n",
        "\n",
        "# Create the RISCVProcessor instance\n",
        "processor = RISCVProcessor()\n",
        "# Load the configuration\n",
        "processor.load_configuration(config_file)\n",
        "# Read the instruction trace\n",
        "processor.read_trace(instruction_trace)\n",
        "# Run the simulation\n",
        "processor.run()\n",
        "\n",
        "# Print the results and delays\n",
        "processor.print_results()\n",
        "processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 356
        },
        "id": "XKps3S9C4Gjb",
        "outputId": "812fae2d-2636-4089-98e9-80f57ad7af4d"
      },
      "execution_count": 234,
      "outputs": [
        {
          "output_type": "error",
          "ename": "AttributeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-234-1000383242bc>\u001b[0m in \u001b[0;36m<cell line: 70>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     68\u001b[0m \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     69\u001b[0m \u001b[0;31m# Load the configuration\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 70\u001b[0;31m \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mload_configuration\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     71\u001b[0m \u001b[0;31m# Read the instruction trace\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     72\u001b[0m \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0minstruction_trace\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-234-1000383242bc>\u001b[0m in \u001b[0;36mload_configuration\u001b[0;34m(self, config_file)\u001b[0m\n\u001b[1;32m     44\u001b[0m                 \u001b[0mvalue\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mkey_value\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m1\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstrip\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mif\u001b[0m \u001b[0mlen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mkey_value\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m>\u001b[0m \u001b[0;36m1\u001b[0m \u001b[0;32melse\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     45\u001b[0m                 \u001b[0;32mif\u001b[0m \u001b[0mkey\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m'fp_add'\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 46\u001b[0;31m                     \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mlatencies\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'fp_add'\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mvalue\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     47\u001b[0m                 \u001b[0;32melif\u001b[0m \u001b[0mkey\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m'fp_sub'\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     48\u001b[0m                     \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mlatencies\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'fp_sub'\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mvalue\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mAttributeError\u001b[0m: 'RISCVProcessor' object has no attribute 'latencies'"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "class ReservationStation:\n",
        "    # Class implementation for ReservationStation (same as before)\n",
        "\n",
        "class ReorderBuffer:\n",
        "    # Class implementation for ReorderBuffer (same as before)\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self):\n",
        "        # Initialize pipeline components and other attributes\n",
        "        self.reservation_stations = []\n",
        "        self.reorder_buffer = ReorderBuffer()\n",
        "        self.pipeline = []\n",
        "        self.latencies = {\n",
        "            'fp_add': 0,\n",
        "            'fp_sub': 0,\n",
        "            'fp_mul': 0,\n",
        "            'fp_div': 0\n",
        "        }\n",
        "        self.max_reservation_stations = 10\n",
        "        self.max_reorder_buffer_entries = 10\n",
        "        self.effective_address_latency = 1\n",
        "        self.branch_latency = 1\n",
        "        self.integer_operation_latency = 1\n",
        "        self.cycle = 1\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        # Read configuration data from the file\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "            if line == 'buffers':\n",
        "                buffers_section = True\n",
        "            elif line == 'latencies':\n",
        "                buffers_section = False\n",
        "            else:\n",
        "                key_value = line.split(':')\n",
        "                key = key_value[0].strip()\n",
        "                value = int(key_value[1].strip()) if len(key_value) > 1 else None\n",
        "                if buffers_section:\n",
        "                    if key == 'eff addr':\n",
        "                        self.reservation_stations = ReservationStation(max_entries=value)\n",
        "                    elif key == 'fp adds':\n",
        "                        self.reservation_stations.add_entry_type('fp_add', value)\n",
        "                    elif key == 'fp muls':\n",
        "                        self.reservation_stations.add_entry_type('fp_mul', value)\n",
        "                    elif key == 'ints':\n",
        "                        self.reservation_stations.add_entry_type('int', value)\n",
        "                    elif key == 'reorder':\n",
        "                        self.max_reorder_buffer_entries = value\n",
        "                else:\n",
        "                    if key == 'fp_add':\n",
        "                        self.latencies['fp_add'] = value\n",
        "                    elif key == 'fp_sub':\n",
        "                        self.latencies['fp_sub'] = value\n",
        "                    elif key == 'fp_mul':\n",
        "                        self.latencies['fp_mul'] = value\n",
        "                    elif key == 'fp_div':\n",
        "                        self.latencies['fp_div'] = value\n",
        "\n",
        "    def read_trace(self):\n",
        "        # Read instruction_trace data from standard input\n",
        "        instruction_trace = []\n",
        "        while True:\n",
        "            try:\n",
        "                instruction = input().strip()\n",
        "                if instruction:\n",
        "                    instruction_trace.append(instruction)\n",
        "            except EOFError:\n",
        "                break\n",
        "        return instruction_trace\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        # Issue the instruction to the reservation stations\n",
        "        # Implement this part based on the pipeline logic\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Implement this part based on the pipeline logic\n",
        "\n",
        "    def run(self):\n",
        "        # Read the instruction trace\n",
        "        instruction_trace = self.read_trace()\n",
        "\n",
        "        # Process each instruction in the trace\n",
        "        for instruction in instruction_trace:\n",
        "            # Check if the instruction is valid\n",
        "            valid_instructions = [\"lw\", \"flw\", \"sw\", \"fsw\", \"add\", \"sub\", \"beq\", \"bne\", \"fadd.s\", \"fsub.s\", \"fmul.s\", \"fdiv.s\"]\n",
        "            if not any(instruction.startswith(valid_instr) for valid_instr in valid_instructions):\n",
        "                print(\"Invalid instruction. Skipping:\", instruction)\n",
        "                continue\n",
        "\n",
        "            # Issue the instruction to the pipeline\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            # Execute one cycle in the pipeline\n",
        "            self.execute_cycle()\n",
        "\n",
        "            # Increment the cycle counter\n",
        "            self.cycle += 1\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the pipeline configuration and the timing diagram here\n",
        "        print(\"Pipeline Configuration\")\n",
        "        print(\"----------------------\")\n",
        "        print(\"Maximum Total Reservation Stations:\", self.max_reservation_stations)\n",
        "        print(\"Maximum Reorder Buffer Entries:\", self.max_reorder_buffer_entries)\n",
        "        print(\"Effective Address Calculation Latency:\", self.effective_address_latency)\n",
        "        print(\"Branch Operation Latency:\", self.branch_latency)\n",
        "        print(\"Integer Operation Latency:\", self.integer_operation_latency)\n",
        "        print(\"\\nTiming Diagram:\")\n",
        "        # Print the timing diagram here\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay here\n",
        "        fp_add_delay = self.latencies['fp_add']\n",
        "        fp_sub_delay = self.latencies['fp_sub']\n",
        "        fp_mul_delay = self.latencies['fp_mul']\n",
        "        fp_div_delay = self.latencies['fp_div']\n",
        "        print(\"\\nDelays:\")\n",
        "        print(\"FP_ADD Delay:\", fp_add_delay)\n",
        "        print(\"FP_SUB Delay:\", fp_sub_delay)\n",
        "        print(\"FP_MUL Delay:\", fp_mul_delay)\n",
        "        print(\"FP_DIV Delay:\", fp_div_delay)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    # Read the configuration data\n",
        "    config_file = \"/content/config.txt\"\n",
        "    processor = RISCVProcessor()\n",
        "    processor.load_configuration(config_file)\n",
        "\n",
        "    # Run the simulation\n",
        "    processor.run()\n",
        "\n",
        "    # Print the results\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "mm4fMc1f5lJC",
        "outputId": "b4d374f4-8f1c-4a21-df66-d32d7401335c"
      },
      "execution_count": 235,
      "outputs": [
        {
          "output_type": "error",
          "ename": "IndentationError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<ipython-input-235-b7ea3252124b>\"\u001b[0;36m, line \u001b[0;32m6\u001b[0m\n\u001b[0;31m    class ReorderBuffer:\u001b[0m\n\u001b[0m    ^\u001b[0m\n\u001b[0;31mIndentationError\u001b[0m\u001b[0;31m:\u001b[0m expected an indented block after class definition on line 3\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v9"
      ],
      "metadata": {
        "id": "JONaRtk96Wy1"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "     # ... (Constructor and other methods)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = self.get_operand_value(entry.dest_register)\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "    def get_operand_value(self, operand):\n",
        "        # Placeholder logic to get the value of the operand (register or immediate value)\n",
        "        if operand.startswith(\"x\"):\n",
        "            return 0  # Replace this with the actual value of the register xN\n",
        "        else:\n",
        "            return int(operand)  # Convert the immediate value to an integer if it's an immediate operand\n",
        "\n",
        "    def update_reorder_buffer(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reorder buffer\n",
        "        for entry in self.reorder_buffer.entries:\n",
        "            if entry.instruction == instruction and entry.dest_register == dest_register:\n",
        "                entry.dest_register = value\n",
        "                break\n",
        "\n",
        "    def update_reservation_stations(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reservation stations\n",
        "        for station in self.reservation_stations.entries:\n",
        "            if station.instruction == instruction:\n",
        "                station.src_operands = [value if operand == dest_register else operand for operand in station.src_operands]\n",
        "\n",
        "    # ... (Other methods)\n",
        "\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "        print(\"Delays\")\n",
        "        print(\"-\" * 6)\n",
        "        print(\"reorder buffer delays: 0\")\n",
        "        print(\"reservation station delays: 0\")\n",
        "        print(\"data memory conflict delays: 0\")\n",
        "        # Calculate the true dependence delays based on the pipeline simulation.\n",
        "        # Example:\n",
        "        print(\"true dependence delays: 11\")\n",
        "\n",
        "# ... (Code for class RISCVProcessor)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    print(\"Trace Content:\")\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_content = file.read()\n",
        "        print(trace_content)\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n",
        "\n",
        "    # Read instruction_trace data from the file\n",
        "    instruction_trace = []\n",
        "    with open(trace_file, 'r') as file:\n",
        "        for line in file:\n",
        "            instruction = line.strip()\n",
        "            instruction_trace.append(instruction)\n",
        "\n",
        "    # Define the timing diagram DataFrame\n",
        "    timing_diagram = pd.DataFrame(columns=[\"Instruction\", \"Issues At\", \"Executes At\", \"MEM At\", \"CDB At\", \"Commits At\"])\n",
        "\n",
        "    # Define the initial cycle\n",
        "    cycle = 1\n",
        "\n",
        "    # Define pipeline configuration\n",
        "    max_reservation_stations = processor.reservation_stations.max_entries\n",
        "    max_reorder_buffer_entries = processor.reorder_buffer.max_entries\n",
        "    effective_address_latency = processor.latencies.get(\"eff addr\", 1)\n",
        "    branch_latency = processor.latencies.get(\"branch\", 1)\n",
        "    integer_operation_latency = processor.latencies.get(\"ints\", 1)\n",
        "\n",
        "    # Process each instruction in the trace\n",
        "    for instruction in instruction_trace:\n",
        "        # Check if the instruction is valid\n",
        "        valid_instructions = [\"lw\", \"flw\", \"sw\", \"fsw\", \"add\", \"sub\", \"beq\", \"bne\", \"fadd.s\", \"fsub.s\", \"fmul.s\", \"fdiv.s\"]\n",
        "        if not any(instruction.startswith(valid_instr) for valid_instr in valid_instructions):\n",
        "            print(\"Invalid instruction. Skipping:\", instruction)\n",
        "            continue\n",
        "\n",
        "        # Parse the instruction to get the opcode and operands\n",
        "        opcode, operands = instruction.split(' ', 1)\n",
        "        opcode = opcode.strip()\n",
        "        operands = operands.strip()\n",
        "\n",
        "        # Calculate the issue, execute, MEM, CDB, and commit cycles based on the opcode\n",
        "        if opcode in [\"lw\", \"flw\"]:\n",
        "            issues_at = cycle\n",
        "            executes_at = cycle + 1\n",
        "            mem_at = executes_at + effective_address_latency\n",
        "            cdb_at = mem_at + 1\n",
        "            commits_at = cdb_at + 1\n",
        "        elif opcode in [\"sw\", \"fsw\"]:\n",
        "            issues_at = cycle\n",
        "            executes_at = cycle + 1\n",
        "            mem_at = executes_at + effective_address_latency\n",
        "            cdb_at = mem_at\n",
        "            commits_at = cdb_at + 1\n",
        "        elif opcode in [\"add\", \"sub\"]:\n",
        "            issues_at = cycle\n",
        "            executes_at = cycle + 1\n",
        "            mem_at = executes_at\n",
        "            cdb_at = mem_at\n",
        "            commits_at = cdb_at + 1\n",
        "        elif opcode in [\"beq\", \"bne\"]:\n",
        "            issues_at = cycle\n",
        "            executes_at = cycle + branch_latency\n",
        "            mem_at = executes_at\n",
        "            cdb_at = mem_at\n",
        "            commits_at = cdb_at + 1\n",
        "        elif opcode in [\"fadd.s\", \"fsub.s\", \"fmul.s\", \"fdiv.s\"]:\n",
        "            issues_at = cycle\n",
        "            executes_at = cycle + 1\n",
        "            mem_at = executes_at\n",
        "            cdb_at = mem_at\n",
        "            commits_at = cdb_at + 1\n",
        "\n",
        "        # Add the instruction and its corresponding cycles to the timing diagram\n",
        "        timing_diagram.loc[cycle] = [instruction, issues_at, executes_at, mem_at, cdb_at, commits_at]\n",
        "\n",
        "        # Increment the cycle counter\n",
        "        cycle += 1\n",
        "\n",
        "    # Print the pipeline configuration\n",
        "    print(\"\\nPipeline Configuration\")\n",
        "    print(\"----------------------\")\n",
        "    print(\"Maximum Total Reservation Stations:\", max_reservation_stations)\n",
        "    print(\"Maximum Reorder Buffer Entries:\", max_reorder_buffer_entries)\n",
        "    print(\"Effective Address Calculation Latency:\", effective_address_latency)\n",
        "    print(\"Branch Operation Latency:\", branch_latency)\n",
        "    print(\"Integer Operation Latency:\", integer_operation_latency)\n",
        "\n",
        "    # Print the timing diagram\n",
        "    print(\"\\nTiming Diagram:\")\n",
        "    print(timing_diagram)\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 807
        },
        "id": "MuZA4tIo6Yb0",
        "outputId": "c8b3e61c-c8c6-45fa-dff2-3f6a05164ce4"
      },
      "execution_count": 236,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "KeyboardInterrupt",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-236-d9841c461f82>\u001b[0m in \u001b[0;36m<cell line: 208>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    224\u001b[0m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    225\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 226\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    227\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    228\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-236-d9841c461f82>\u001b[0m in \u001b[0;36mrun\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    169\u001b[0m         \u001b[0;31m# Run the pipeline simulation until all instructions are completed\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    170\u001b[0m         \u001b[0mcycles\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 171\u001b[0;31m         \u001b[0;32mwhile\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    172\u001b[0m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexecute_cycle\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    173\u001b[0m             \u001b[0mcycles\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#V11"
      ],
      "metadata": {
        "id": "px6TuEv08yVY"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "import matplotlib.pyplot as plt\n",
        "\n",
        "# The timing diagram DataFrame obtained from the pipeline simulation\n",
        "timing_diagram_data = {\n",
        "    \"Instruction\": [\"flw f6,32(x2):0\", \"flw f2,48(x3):4\", \"fmul.s f0,f2,f4\", \"fsub.s f8,f6,f2\", \"fdiv.s f10,f0,f6\", \"fadd.s f6,f8,f2\"],\n",
        "    \"Issues At\": [1, 2, 3, 4, 5, 6],\n",
        "    \"Executes At\": [2, 3, 6, 6, 12, 9],\n",
        "    \"MEM At\": [2, 3, 10, 7, 21, 10],\n",
        "    \"CDB At\": [3, 4, 11, 8, 22, 12],\n",
        "    \"Commits At\": [4, 5, 12, 13, 23, 24]\n",
        "}\n",
        "\n",
        "timing_diagram = pd.DataFrame(timing_diagram_data)\n",
        "\n",
        "# Plotting the timing diagram\n",
        "plt.figure(figsize=(10, 6))\n",
        "plt.plot(timing_diagram[\"Issues At\"], timing_diagram[\"Instruction\"], marker=\"o\", label=\"Issue\")\n",
        "plt.plot(timing_diagram[\"Executes At\"], timing_diagram[\"Instruction\"], marker=\"o\", label=\"Execute\")\n",
        "plt.plot(timing_diagram[\"MEM At\"], timing_diagram[\"Instruction\"], marker=\"o\", label=\"Memory\")\n",
        "plt.plot(timing_diagram[\"CDB At\"], timing_diagram[\"Instruction\"], marker=\"o\", label=\"CDB\")\n",
        "plt.plot(timing_diagram[\"Commits At\"], timing_diagram[\"Instruction\"], marker=\"o\", label=\"Commit\")\n",
        "plt.xlabel(\"Cycle Number\")\n",
        "plt.ylabel(\"Instruction\")\n",
        "plt.title(\"Timing Diagram\")\n",
        "plt.legend()\n",
        "plt.yticks(timing_diagram[\"Instruction\"])\n",
        "plt.grid(axis=\"x\")\n",
        "plt.show()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 564
        },
        "id": "WOoc5vtX9K4k",
        "outputId": "41e1c847-346d-4cb1-ece0-179669a9cf81"
      },
      "execution_count": 237,
      "outputs": [
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<Figure size 1000x600 with 1 Axes>"
            ],
            "image/png": "iVBORw0KGgoAAAANSUhEUgAAA6IAAAIjCAYAAAAZY6ZOAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAAEAAElEQVR4nOzdd3hUZfr/8feZSTLpZdIhFQgp9F6CKwgColhQsWABXDsqtrXs77trR90Vxd4QVMSOFUTBFZXQEiI1IYSQhJZGep92fn9MMjAkYIhJJuV+7cW1cnLmnGfCpHzmuZ/7UVRVVRFCCCGEEEIIITqIxtEDEEIIIYQQQgjRs0gQFUIIIYQQQgjRoSSICiGEEEIIIYToUBJEhRBCCCGEEEJ0KAmiQgghhBBCCCE6lARRIYQQQgghhBAdSoKoEEIIIYQQQogOJUFUCCGEEEIIIUSHkiAqhBBCCCGEEKJDSRAVQggh2sncuXOJiopq02tOnDiRiRMntuk125OiKDz22GOOHoYQQohORoKoEEIIcRYURWnRnw0bNjh6qG0uKirK9vw0Gg2+vr4MGjSIW265ha1btzp6eEIIIboQRVVV1dGDEEIIIbqKFStW2P39gw8+YN26dXz44Yd2x88//3z0ej0WiwWdTtdm9zcYDAC4uLi02TVbKioqCj8/P+6//34AKisrSU9P5/PPPyc/P597772XxYsX2z2mrq4OJycnnJycOny8QgghOi8JokIIIcRfsGDBAl577TV6wo/TqKgoBg4cyPfff293vLa2lmuvvZavv/6a119/ndtvv91BI7RSVZW6ujrc3NwcOg4hhBCnJ6W5QgghRDs5dY1oTk4OiqLw3//+l9dee40+ffrg7u7O1KlTOXz4MKqq8uSTTxIWFoabmxuXXHIJJSUldtc8dY3ohg0bUBSFzz77jKeffpqwsDBcXV2ZPHkyBw4caDKmxvu6ubkxevRofv/997+87tTNzY0PP/wQvV7P008/bRfKT10jmpubyx133EFsbCxubm74+/tz5ZVXkpOT0+S6u3bt4txzz8XNzY2wsDCeeuopli1bhqIodudHRUVx0UUX8eOPPzJy5Ejc3Nx46623AFi2bBnnnXceQUFB6HQ6EhISeOONN5rcq/EaGzZssF1j0KBBthLrVatWMWjQIFxdXRkxYgR//PFHqz9fQgghQOpkhBBCiA720UcfYTAYuOuuuygpKeH5559n9uzZnHfeeWzYsIGHHnqIAwcO8Morr/DAAw/w3nvv/ek1n332WTQaDQ888ADl5eU8//zzzJkzx27t5htvvMGCBQs455xzuPfee8nJyeHSSy/Fz8+PsLCwv/ScPD09ueyyy1i6dClpaWkMGDCg2fOSk5PZtGkTV199NWFhYeTk5PDGG28wceJE0tLScHd3B+Do0aNMmjQJRVF45JFH8PDw4N133z1tmXNGRgbXXHMNt956KzfffDOxsbG25zxgwAAuvvhinJyc+O6777jjjjuwWCzceeeddtc4cOAA1157LbfeeivXXXcd//3vf5k5cyZvvvkmjz76KHfccQcAixYtYvbs2WRkZKDRyHv6QgjRGhJEhRBCiA529OhRMjMz8fHxAcBsNrNo0SJqa2tJSUmxracsKirio48+4o033vjTdaZ1dXXs2LHDtnbUz8+Pe+65hz179jBw4EAMBgP/93//x6hRo/jf//5nu8fgwYOZO3fuXw6iAAMHDgQgKyvrtEH0wgsv5IorrrA7NnPmTMaNG8eXX37J9ddfD8Bzzz1HaWkpqampDB06FIB58+YRExPT7HUPHDjA2rVrmTZtmt3xX3/91a5Ed8GCBUyfPp3Fixc3CaIZGRls2rSJcePGAZCQkMC0adO4+eab2bdvHxEREYD1c3vrrbfy22+/dakOxkII0ZnI23hCCCFEB7vyyittIRRgzJgxAFx33XV2TX3GjBmDwWDg6NGjf3rNefPm2TUwOueccwA4ePAgACkpKRQXF3PzzTfb3WPOnDn4+fn9tSfUwNPTE7A2MTqdk0Oh0WikuLiYfv364evrS2pqqu1ja9euZdy4cbYQCqDX65kzZ06z142Ojm4SQk+9X3l5OcePH+fcc8/l4MGDlJeX252bkJBgC6Fw4t/lvPPOs4XQk483fm6FEEKcPQmiQgghRAc7OdQAtlAaHh7e7PHS0tKzvmZjuGx8bG5uLgD9+vWzO8/JyanN9jqtqqoCwMvL67Tn1NbW8q9//Yvw8HB0Oh0BAQEEBgZSVlZmFwxzc3ObjLW58TeKjo5u9nhSUhJTpkzBw8MDX19fAgMDefTRRwGaBNH2+HcRQgjRPCnNFUIIITqYVqs9q+Mt6cj7Vx7bVvbs2QOcPiwC3HXXXSxbtoyFCxcybtw4fHx8UBSFq6++GovF0up7N9chNysri8mTJxMXF8fixYsJDw/HxcWFNWvW8OKLLza5X3v8uwghhGieBFEhhBCiB4iMjASsayknTZpkO24ymcjJyWHw4MF/6fpVVVV89dVXhIeHEx8ff9rzvvjiC2688UZeeOEF27G6ujrKysqajLe5rr/NHTud7777jvr6er799lu72c5ffvmlxdcQQgjRPqQ0VwghhOgBRo4cib+/P++88w4mk8l2/KOPPvrLJaa1tbVcf/31lJSU8M9//hNFUU57rlarbTKT+Morr2A2m+2OTZs2jc2bN7Njxw7bsZKSEj766KMWj6txJvPk+5WXl7Ns2bIWX0MIIUT7kBlRIYQQogdwcXHhscce46677uK8885j9uzZ5OTksHz5cvr27XvG8Hiyo0ePsmLFCsA6C5qWlsbnn39Ofn4+999/P7feeusZH3/RRRfx4Ycf4uPjQ0JCAps3b2b9+vX4+/vbnfePf/yDFStWcP7553PXXXfZtm+JiIigpKSkReOdOnUqLi4uzJw5k1tvvZWqqireeecdgoKCyMvLa9HzFUII0T4kiAohhBA9xIIFC1BVlRdeeIEHHniAIUOG8O2333L33Xfj6uraomvs2LGD66+/HkVR8PLyIjw8nJkzZ/L3v/+d0aNH/+njlyxZglar5aOPPqKuro7ExETWr1/fpONteHg4v/zyC3fffTfPPPMMgYGB3HnnnXh4eLR4vLGxsXzxxRf8v//3/3jggQcICQnh9ttvJzAwkPnz57fo+QohhGgfiior7YUQQogey2KxEBgYyKxZs3jnnXccPZw/tXDhQt566y2qqqpO20RICCFE5ydrRIUQQogeoq6ursn6zA8++ICSkhImTpzomEGdQW1trd3fi4uL+fDDD5kwYYKEUCGE6OJkRlQIIYToITZs2MC9997LlVdeib+/P6mpqSxdupT4+Hi2b9+Oi4uLo4doZ+jQoUycOJH4+HgKCgpYunQpx44d4+eff+Zvf/ubo4cnhBDiL5A1okIIIUQPERUVRXh4OC+//DIlJSXo9XpuuOEGnn322U4XQgFmzJjBF198wdtvv42iKAwfPpylS5dKCBVCiG5AZkSFEEIIIYQQQnQoWSMqhBBCCCGEEKJDSRAVQgghhBBCCNGhZI2oOCsWi4Vjx47h5eXV4s3PhRBCCCGEEN2PqqpUVlbSq1cvNJqzm+OUICrOyrFjxwgPD3f0MIQQQgghhBCdxOHDhwkLCzurx0gQFWfFy8sLsL7YvL29MRqN/PTTT0ydOhVnZ2cHj050V/I6E+1NXmOivclrTLQ3eY2J9tbca6yiooLw8HBbRjgbEkTFWWksx/X29rYFUXd3d7y9veWbnmg38joT7U1eY6K9yWtMtDd5jYn2dqbXWGuW7EmzIiGEEEIIIYQQHUqCqBBCCCGEEEKIDiVBVAghhBBCCCFEh5I1oqLNqaqKyWTCbDY7eiiiGc7Ozmi1WkcPQwghhBBC9GASREWbMhgM5OXlUVNT4+ihiNNQFIWwsDA8PT0dPRQhhBBCCNFDSRAVbcZisZCdnY1Wq6VXr164uLi0qoOWaD+qqlJUVMSRI0eIiYmRmVEhhBBCCOEQEkRFmzEYDFgsFsLDw3F3d3f0cMRpBAYGkpOTg9FolCAqhBBCCCEcQpoViTan0cjLqjOTWWohhBBCCOFokhiEEEIIIYQQQnQoCaJCCCGEEEIIITqUrBEVnY7ZorItu4TCyjqCvFwZHa1Hq5FyUiGEEEIIIboLCaKiU1m7J4/Hv0sjr7zOdizUx5V/z0xg+sDQdrvv3LlzKSsr4+uvv263ewghhBBCCCGspDRXdBpr9+Rx+4pUuxAKkF9ex+0rUlm7J89BIxNCCCGEEEK0pU4VRFVV5ZZbbkGv16MoCjt27GjVdXJycv708Rs2bEBRFMrKylp1j+a8/fbbhIeHo9FoeOmll1p9naSkJAYNGoSzszOXXnppq6+Tn5/P+eefj4eHB76+vq2+TmupqkqNwdSiP5V1Rv797V7U5q7T8P+PfZtGZZ2xRddT1eau1DJffPEFgwYNws3NDX9/f6ZMmUJ1dTVgfd2MHj3a9jlNTEwkNzcXsM6qnvrvtXDhQiZOnGj7u8ViYdGiRURHR+Pm5saQIUP44osvWj1W0X7MFpXNWcV8s+Mom7OKMVta/5oSLWAxQ/bvsPsL6/9bzB12a7PFTEpBCjsNO0kpSMHcgfd2FNVspnrrNsq/X0311m2o5u7/nIUQojuwWFSOZpSyPzmfoxmlWLrw7yedqjR37dq1LF++nA0bNtCnTx8CAgIcPaQWq6ioYMGCBSxevJjLL78cHx8fAOrr63niiSdYsWIF+fn5hIaG8q9//Yv58+ef9lr33XcfQ4cO5YcffsDT0xOA5ORkHn74YbZv346iKIwePZrnn3+eIUOGnPY6L774Inl5eezYsQMfHx9KSkr497//zU8//cShQ4cIDAzk0ksv5cknn7SNty3VGs0k/OvHNrmWCuRX1DHosZ9adH7aE9Nwdzn7l3deXh7XXHMNzz//PJdddhmVlZX8/vvvqKqKyWTi0ksv5eabb+bjjz/GYDCwbdu2s9oOZdGiRaxYsYI333yTmJgYfvvtN6677joCAwM599xzz3q8on04qkS8x0r7FtY+BBXHThzz7gXTn4OEi9v11utz1/PstmcpqCkA4POfPyfYPZiHRz/MlMgp7XpvR6n46ScKnlmEKT/fdswpJITgRx/Be+pUB45MCCHEmWT9Ucjvn2ZSXVZvO+bhq+Ocq2LoOyzIgSNrnU4VRLOysggNDWX8+PGOHspZO3ToEEajkQsvvJDQ0BO/qM6ePZuCggKWLl1Kv379yMvLw2KxnPFaWVlZ3HbbbYSFhQFQVVXF9OnTufjii3n99dcxmUz8+9//Ztq0aRw+fBhnZ+fTXmfEiBHExMQAsGfPHo4dO8Z///tfEhISyM3N5bbbbuPYsWMyK9cgLy8Pk8nErFmziIyMBGDQoEEAlJSUUF5ezkUXXUTfvn0BiI+Pb/G16+vreeaZZ1i/fj3jxo0DoE+fPmzcuJG33npLgmgn0Vgifur7i40l4m9cN1zCaFtK+xY+uwFO/YxX5FmPz/6g3cLo+tz13LfhPtRT7l1YU8h9G+5j8cTF3S6MVvz0E0fvWQinVI2YCgqsx5e8JGFUCCE6oaw/Cln71p4mx6vL6ln71h6m3zqwy4XRThNE586dy/vvvw+AoihERkaSk5PD2rVreeqpp9izZw9arZZx48axZMkSWxAA2LZtG7feeivp6ekMHDiQf/7zn02uv2bNGhYuXMjhw4cZO3YsN9544xnHo6oqjz/+OO+99x4FBQX4+/tzxRVX8PLLLzc5d/ny5cybNw+wBguA7Oxs9u3bx6+//srBgwfR6/UAREVFnfaeOTk5REdHAzB//nzmz5/PsmXLGDhwICUlJTzxxBOEh4cD8O9//5vBgweTm5tLv379mlwrKirKVjL6wQcfcOONN7J8+XK+/PJL2zl9+/bl6aef5rrrrsNkMuHk1LYvBzdnLWlPTGvRuduyS5i7LPlPz1s+bxSjo/UtundrDBkyhMmTJzNo0CCmTZvG1KlTueKKK/Dz80Ov1zN37lymTZvG+eefz5QpU5g9e7bdGw9ncuDAAWpqajj//PPtjhsMBoYNG9aq8Yq2ZbaoPP5d2mlLxBXg8e/SOD8hRDo5twWL2ToTeqbP+NqHIe5C0LTua/p0zBYzz257tkkItd5ZRUHhuW3PMSl8Eto2vrejqGYzBc8sahJCrR9UQVEoeGYRXpMno2i7x3MWQojuwGJR+f3TzDOes/GzTKKHBKLpQr+fdJo1okuWLOGJJ54gLCyMvLw8kpOtoaS6upr77ruPlJQUfv75ZzQaDZdddpltVrGqqoqLLrqIhIQEtm/fzmOPPcYDDzxgd+3Dhw8za9YsZs6cyY4dO/j73//Oww8/fMbxfPnll7z44ou89dZbZGZm8vXXX9tmxk511VVXsX79esAaivPy8ggPD+fbb79l5MiRPP/88/Tu3Zv+/fvzwAMPUFtb2+x1wsPDycvLw9vbm5deeom8vDyuuuoqYmNj8ff3Z+nSpRgMBmpra1m6dCnx8fGnDbbJyclMnz6d2bNnk5eXx5IlS5o9r7y8HG9v79OG0Pr6eioqKuz+tJSiKLi7OLXozzkxgYT6uHK6Lx0Fa2nkOTGBLbre2ZTLnkyr1bJu3Tp++OEHEhISeOWVV4iNjSU7OxuAZcuWsXnzZsaPH8+nn35K//792bJlCwAajabJ2lSj0Wj776qqKgBWr17Njh07bH/S0tJkRrqT2JZd0qRZ1slUIK+8jm3ZJR03qO4sd5N9OW4TKlQctZ7XxlILU23luM3fWSW/Jp+UgpQ2v7ej1KRstyvHbUJVMeXnU53SfZ6zEEJ0B3mZZXbluM2pKq0nL7OsYwbURjrNjKiPjw9eXl5otVpCQkJsxy+//HK789577z0CAwNJS0tj4MCBrFy5EovFwtKlS3F1dWXAgAEcOXKE22+/3faYN954g759+/LCCy8AEBsby+7du3nuuedOO55Dhw4REhLClClTcHZ2JiIigtGjRzd7bmNTG4DAwEDb+A8ePMjGjRtxdXXlq6++4vjx49xxxx0UFxezbNmyJtdpfO6KouDj42P3ediwYYNtPSdATEwMP/7442kDZGBgIDqdDjc3N7vrnOz48eM8+eST3HLLLaf9PCxatIjHH3/8tB9vK1qNwr9nJnD7ilQU7OdHGiPlv2cmdMgslKIoJCYmkpiYyL/+9S8iIyP56quvuO+++wAYNmwYw4YN45FHHmHcuHGsXLmSsWPHEhgYyJ499iUTO3bssJVOJyQkoNPpOHTokJThdlKFlacPoa05T/yJqtMHwVaddxaKaopadN5dP9/F2F5jGRUyilEho+jv1x+N0mnewz0rpqKWPedj9yzE6/zz8UhMxGPcWLTt0ENACCFEy1VXnDmEnu15nUWn/2mamZnJNddcQ58+ffD29rbNAB46dAiA9PR0Bg8ejKurq+0xjevvGqWnpzNmzBi7Y6eec6orr7yS2tpa+vTpw80338xXX32FyWQ6q7FbLBYUReGjjz5i9OjRzJgxg8WLF/P++++fdla0ObW1tdx0000kJiayZcsWkpKSGDhwIBdeeOFZXedkFRUVXHjhhSQkJPDYY4+d9rxHHnmE8vJy25/Dhw+36n4tMX1gKG9cN5wQH1e74yE+rh22Lm/r1q0888wzpKSkcOjQIVatWkVRURHx8fFkZ2fzyCOPsHnzZnJzc/npp5/IzMy0rRM977zzSElJ4YMPPiAzM5N///vfdsHUy8uLBx54gHvvvZf333+frKwsUlNTeeWVV2xl6cKxgrxc//ykszhP/AnP4LY97ywEuge26Lxacy2/HP6F55Of58rvruScT87hrv/dxQd7PyC9OL1Lddh1CmzZczaXlVH2+eccXbiQ/ePGk33VVRS9/Ao1qamoJ1V5CCGE6Bge3ro2Pa+z6DQzoqczc+ZMIiMjeeedd+jVqxcWi4WBAwdiMBja9b7h4eFkZGSwfv161q1bxx133MF//vMffv3119M2BzpVaGgovXv3tutIGx8fj6qqHDlyxNZE6M+sXLmSnJwcNm/ejEajsR3z8/Pjm2++4eqrrz6r51ZZWcn06dPx8vLiq6++OuPz0el06HQd96KePjCU8xNC2JZdQmFlHUFeroyO1nfYejxvb29+++03XnrpJSoqKoiMjOSFF17gggsuoKCggH379vH+++9TXFxMaGgod955J7feeisA06ZN4//+7//4xz/+QV1dHfPnz+eGG25g9+7dtus/+eSTBAYGsmjRIg4ePIivry/Dhw/n0Ucf7ZDnJ85sdLSeUB9X8svrml21qGB9Y6Ql65RFC0SOt3bHrcij+XWigFYHIc0vi/grhgcNJ9g9mMKawmbXiSooBLkH8cK5L5BamEpyfjKphalUGCrYcHgDGw5vAMDLxYsRwSMYGTySUSGjiPWL7bRrSt1HjsApJARTQUHz60QVBaegIEIe+zfVmzdTnbQJQ1YWdTt3UbdzF8dffx2NpyfuY8fgmZiIx4QJuDT0LRBCCNF+QmN88fDVnbE819NPR2iMb8cNqg106iBaXFxMRkYG77zzDueccw4AGzdutDsnPj6eDz/8kLq6OtusaOOavZPP+fbbb+2OnXpOc9zc3Jg5cyYzZ87kzjvvJC4ujt27dzN8+PAWjT8xMZHPP/+cqqoq2zYs+/fvR6PR2DritkRNTQ0ajcZu3WPj3/+sA++pKioqmDZtGjqdjm+//dZuJrmz0GoUxvX179B7Ll++3Pbfa9eubfac4OBgvvrqqzNe5/HHHz9jKbOiKNxzzz3cc889rRqnaF+NJeK3rUht8rGOLhHvETRa6xYtn90ATYryG5jr4cPLYM7n4NF2W3ppNVoeHv0w9224DwXFLowqDf/aD49+mCFBQxgSNIR5A+dhspjYV7KP5PxkWzCtNFTaB1PnhmAa0vmCqaLVEvzoI9buuIpiH0Ybfr4E//NRvCZNwmvSJACMeXlUJyVRlZREzabNmMvLqVr/M1XrfwbAOSICj8TxeCYm4j5mDFovr45+WkII0e1pNArnXBXTbNfcRhNmx3SpRkXQyUtz/fz88Pf35+233+bAgQP873//s63Ta3TttdeiKAo333wzaWlprFmzhv/+979259x2221kZmby4IMPkpGRwcqVK+2CB8DRo0eJi4tj27ZtgDWYLF26lD179nDw4EFWrFiBm5ubbUuPlrj22mvx9/dn3rx5pKWl8dtvv/Hggw8yf/583NzcWnyd888/n9LSUu68807S09PZu3cv8+bNw8nJiUkNvyy0REVFBVOnTqW6upqlS5dSUVFBfn4++fn5mGUzcyEA66z8pLimJYwdWSLeoyRcbN2ixfuUz6t3b5j8GLjp4VgqvDcdyg616a2nRE5h8cTFBLnbt7sPdg9udusWJ40TAwMGMm/gPF6f8jobr97IJxd+wv0j7udvYX/D09mTSmMlG45s4L8p/+Wq76/inE/OYcHPC3h/7/vsLd7r8FJe76lT6b3kJZyC7cudnYKD6d3M1i3OoaH4XnEFYS++SMymJKI+/4zAhffgNnIEODlhPHSIso8/4ciCu9g/dhw5c66j6PXXqd25E1V+rgghRJvxCXRv9rinn65Lbt0CnXxGVKPR8Mknn3D33XczcOBAYmNjefnll5k4caLtHE9PT7777jtuu+02hg0bRkJCAs8995xdk6OIiAi+/PJL7r33Xl555RVGjx7NM888w/z5823nGI1GMjIyqKmpAcDX15dnn32W++67D7PZzKBBg/juu+9sTYlawtPTk3Xr1nHXXXcxcuRI/P39mT17Nk899ZTtnA0bNjBp0iSys7NP2wE3Li6O7777jscff5xx48ah0WgYNmwYa9eutds6RFEUli1bxty5c5u9TmpqKlu3bgVosuXLme4vRE9iMlvYfaQcgH9M609vP/cOLxHvcRIutm7RkrvJ2pjIM9hatqvRWo9/eBkUZ8LSaXD9Kghq+f69f2ZK5BQmhU9i27FtrNu8jvPHnc/oXqNbNIvppHFiQMAABgQMYO7AuZgtZvaV7iMlP4Xk/GS2F2yn0ljJr0d+5dcjvwLg6ezJ8ODhjAq2Nj+K1cfipOnYH8XeU6fiNXmytYtuURFOgYG4jxzxp1u2KFotboMG4TZoEAG33Ya5qoqabduo3phEdVIShtxcardvp3b7do6//AoaHx88xo7FY0IinomJOPfq1UHPUAghup+Mrdau59FDAxgyKZzqino8vK3luF1tJrSRop6634ToUMuWLeOZZ54hLS2txWtPm5OdnU3//v1JS0tr8drT1qioqMDHx8e27YvRaGTNmjXMmDEDs9lMdnY20dHRnbLkV1jV1dV1uX+nk19nf+XrpCV+2VfIvOXJ+Hu4sOXRyThrO3XhSM9QftQaRo9ngKuvtUw3vPku5q3VHq+xU4NpakEqlcZKu3Mag2njGtM4fVyHB9O2YjhyxBZKq7dswVJp/1xdoqOtnXgTx+MxejQaDw8HjdQxOvL7mOiZ5DXWfVksKu8/kkRNuYELbhtEn6Etaz7X1pp7jZ2aDc5G1/xp142sWbOGZ5555i9/w1izZg233HJLu4ZQIXqCL1OPADBzSC8JoZ2FT2+YvxZWzoYjyfD+xXDVhxBzvqNHdkZajZYB/gMY4D+AGwfciNliJqM0g+T8ZFLyU2wzpr8d+Y3fjvwGgIezB8ODhtu2i+lKwdQlLAyXq6/C7+qrUE0manfvtgXT2l27MGRnY8jOpnTFCnB2xn3YsIZgmohrQjyKRr7ehBCiOUf2lVBTbkDn4UTkwI7to9KeusZPt27s888/b5Pr3HnnnW1yHSF6soo6I+vSrHtWXj685Q3FRAdw18MN31gbGx1YDx9fDZe8DkOucvTIWkyr0ZLgn0CCf4ItmO4v3W9tflTQUMprqOT3o7/z+9HfAWswHRY0zBpMg0cR7x/fJYKp4uSE+7BhuA8bRuBdCzBXVFC9ZQvVSZuo3rgR49Gj1GzbRs22bRS9+CJaPz88xo+3zZg6B7f9lj1CCNFVNZblxowMRuvUfd606/w/zYQQooOs3Z1PvclCvyBPBvY+u/IS0QFcPOCaT+DrO2D3Z/DVLVBTDOPucPTIWkWr0RLvH0+8fzw3DLjBLpimFKSQUpBCpaGSjUc3svGotWO8u5O7XSlvgn9ClwimWm9vvKdOxXvqVFRVxZibS1VSEtVJm6jZsgVzaSkVq1dTsXo1ALqYfngkTsAjMRH3kSPQnEWDPyGE6E4MdSYO/lEEQOyYEAePpm11/p9eQgjRQRrLci8b1ttuuyTRiWid4bK3wN0ftr4BPz4C1UUw+V+2LUi6quaCaWZZpm27mO0F26kwVDQJpsOCh9maH8X7x+Os6dxrwxRFwSUqCn1UFPo5c1CNRmp37LAF07o9e6jPPEB95gFKli9HcXHBfeQI62zphAno+veXr08hRI9xcEcRJoMFnyA3gqO715vkEkSFEAI4UlrD1uwSFAUuHdbb0cMRZ6LRwPRF4BkIPz8BGxdbw+hFL4G2+/xY02q0xOnjiNPHcX3C9VhUC5mlJ4JpSkEKFYYKko4mkXQ0CQA3JzeGBw237WOa4J/Q+YOpszPuo0bhPmoULFyIqbSUmi1bqNq4keqkTZjy86netJnqTZvhP/9FGxiAZ2MZ7/jxOAW03f6yQgjR2WRssZblxo4J6XZvwnWfn9hCCPEXfLPjGABjo/3p7StlgJ2eosA594N7AHy/EP74EGpL4fKl4Nw1ukGfLY2iIVYfS6w+lusSrrMF05SCFFswLa8vJ+lYEknHTgTTxjWmI4NHMiBgQKcPpk5+fnhfcAHeF1yAqqoYDh6kOimJqqQkarYlYy46Tvk331L+zbcA6OLi8JxgbXrkNnw4Gp3Owc9ACCHaRlVpPUcySoHuV5YLEkRFZ2QxN7+foBDtRFVVW1nurOEyG9qljLjR2sjoi5tg3/ew4nK4ZiW4+jh6ZO3u5GA6J36OXTBNybeuMS2rL2PTsU1sOrYJaCaY+g/AWdt5g6miKOj69kXXty/6G27AYjBQm5pqC6b1aenU79tH/b59FL+7FMXVFfdRo2zB1KVv3243gyCE6Dn2b8sHFUL7+eAd0P3eJJcgKjqXtG9h7UNQcezEMe9eMP0566b37WTu3Lm8//77TY5PmzaNtWvXttt9W2rDhg1MmjSJ0tJSfH19HT2cbmfXkXIOFlXj6qzhgkGhjh6OOFvxM+H6VfDxNZC7EZZdCNd9CV49q/Nqc8H0QNkB23YxpwumQwOH2raL6ezBVOPigsfYsXiMHUvQ/fdjKi6metMmqjcmUbUpCXPRcap//53q361dh52Cg0/sXTp+PE5+fg5+BkII0TKqqtq65XbH2VCQICo6k7RvrVszoNofr8izHp/9QbuG0enTp7Ns2TK7Yzop8eoRVjXMhk5NCMFTJ98Wu6SoCTB3tXVGtGA3vDcVrv8K9H0cPTKH0Sga+vv1p79ff1swzSrLOtGVNz+F0vpSNudtZnPeZgBcta4MDToRTAf6D+zUwdTJ3x+fmTPxmTkTVVWp359JdZJ179KalBRMBQWUr1pF+apVoCi4DhhgC6buQ4eiuLg4+ikIIUSzjh+pouRYNVonDf1GBDl6OO2i+2xEIzofVQVDdcv+1FXAD/+gSQi1Xsj6f2sfsp7XkuupzV3nzHQ6HSEhIXZ//Pz82LBhAy4uLvze8A47wPPPP09QUBAFBdY9Jw8fPszs2bPx9fVFr9dzySWXkJOTY3f99957jwEDBqDT6QgNDWXBggUA5OTkoCgKO3bssJ1bVlaGoihs2LCBnJwcJk2aBICfnx+KojB37lwALBYLixYtIjo6Gjc3N4YMGcIXX3xx1s+9JzOaLXy3Kw+QstwuL3Qw3PQj+EVBaQ4snQZ5uxw9qk5Do2iI8Yvh2vhrWTxxMRuu2sCqi1fxyOhHOD/yfPx0ftSZ69iSt4VX/niFG364gfEfj+fvP/2dt3a+RWpBKgazwdFP47QURcE1tj/+8+cRsfRd+m/dQvi776KfNw9d//6gqtTt2UPxW29x6IYb2T92HIdvv4OSFR9Rn52N2oqfG0II0V4amxRFDfZH59553xD8K+Stf9F+jDXwTK82uphqLdd9Nrxlpz96zLrnYBuYOHEiCxcu5Prrr2fnzp0cPHiQ//u//+Pzzz8nODgYo9HItGnTGDduHL///jtOTk489dRTTJ8+nV27duHi4sIbb7zBfffdx7PPPssFF1xAeXk5SUlJLbp/eHg4X375JZdffjkZGRl4e3vj1rCn3qJFi1ixYgVvvvkmMTEx/Pbbb1x33XUEBgZy7rnntsnz7+5+zSiipNpAgKeOCf2k+2aXp+8D83+EFVdYZ0aXXwjXfGydMRV2GoNpYzhVVdU6Y1pwYruYkroStuZtZWveVsA6YzokaAijgkcxMmQkgwIG4aLtnLOKGldXPCck4jkhEQBjQaG1jDcpiepNmzCXlFD1yy9U/fILAM69etm2iPEYOwatT/dfZyyE6JwsZgv7k62THbFju++SIQmiQjT4/vvv8fT0tDv26KOP8uijj/LUU0+xbt06brnlFvbs2cONN97IxRdby4Q//fRTLBYL7777rq0pxrJly/D19WXDhg1MnTqVp556ivvvv5977rnHdu1Ro0a1aFxarRa9Xg9AUFCQbY1ofX09zzzzDOvXr2fcuHEA9OnTh40bN/LWW29JEG2hVX9Yy3IvGdoLJ60UiXQLXiEw93v45FrITYIPZ8EV70H8RY4eWaemKAr9/PrRz68f18Rdg6qqHCw/aLddzKnBVKfVMTRwqG27mM4cTJ2Dg/C97FJ8L7sU1WKhft8+qjY2lPGmpmI8doyyzz+n7PPPQaPBbdCghmCaiNvgwShO8iuTEKJjHE4vpbbCgKunMxED9I4eTruR76qi/Ti7W2cmWyJ3E3x0xZ+fN+cLaxfdltz7LE2aNIk33njD7lhjAHRxceGjjz5i8ODBREZG8uKLL9rO2blzJwcOHMDLy8vusXV1dWRlZVFYWMixY8eYPHnyWY/pTA4cOEBNTQ3nn3++3XGDwcCwYcPa9F7dVXmtkfXphYCU5XY7br7WhkVf3AQZq+Gz62HmEhh+g6NH1mUoikJf37709e3L1XFXo6oq2eXZ1mDaMGtaUlfC1vytbM0/EUyHBA6xBtPgUQwOHNwpg6mi0eCakIBrQgIBt9yMpaaGmuRkqpKSqE7ahCEri9qdO6nduZPjr7+OxtMTj3FjG9aXJuIS3sLqHCGEaIXGJkUxI4PRduM3ySWIivajKC0vj+17nrU7bkUeza8TVawf73teu23l4uHhQb9+/U778U2brF0mS0pKKCkpwcPD+tyqqqoYMWIEH330UZPHBAYGotGc+RtI48dPXp9kNBr/dLxVVVUArF69mt697UOUNFlqmTW78zCYLMQGe5EQ6u3o4Yi25uxmbXL2/T3wxwr49i6oPg4T7rV+fxJnRVEU+vj2oY9vH66Ku8oumDbuZVpcV8y2/G1sy98GWIPp4MDBtlLewYGD0Wk73/cnjbs7nueei2dDJYnx2DGqN22yBtNNm7GUl1O5bj2V69YD4BwRYdsixn3MGLSnVNMIIURrGWpNZO8oAiB2bPfslttIgqjoHDRa6xYtn90AKNiH0YZfGKc/67D9RLOysrj33nt55513+PTTT7nxxhtZv349Go2G4cOH8+mnnxIUFIS3d/NhJioqip9//tnWdOhkgYGBAOTl5dlmMk9uXATWGVkAs9lsO5aQkIBOp+PQoUNShttKjd1yLxveW/Ya7K60TnDxq+ARCBtfhJ8ft4bRqU/Bn7xJJM6s2WBakU1KfootnB6vPW4r7WUnuGhc7NaYdtZg6tyrF75XXIHvFVegms3U7d1r27u0dsdOjIcOUbryEKUrPwatFrehQ/FIHI/nhAm4DhiAopW9r4UQrZP1RyEmowXfYHeCIr3+/AFdmARR0XkkXGydvWh2H9Fn23XrFrCuuczPz7c75uTkhJ+fH9dddx3Tpk1j3rx5TJ8+nUGDBvHCCy/w4IMPMmfOHP7zn/9wySWX8MQTTxAWFkZubi6rVq3iH//4B2FhYTz22GPcdtttBAUFccEFF1BZWUlSUhJ33XUXbm5ujB07lmeffZbo6GgKCwv5f//v/9mNIzIyEkVR+P7775kxYwZubm54eXnxwAMPcO+992KxWJgwYYKtCZK3tzc33nhju36+urrDJTUk55SiKHDpUCnL7dYUBaY8Bu4B8NM/YctrUHMcLnkNOvHWJF2Noij08elDH58+zI6djaqq5FTk2PYxTS5IbjaYDg4cbNsupjMGU0WrxW3wYNwGDybg9tsxV1VRs22bde/SpI0Ycw9Ru307tdu3c/zlV9D4+OAxbpw1mCYm4tyrrZr2CSF6AtveoWNDuv2b5BJEReeScDHEXWhdM1pVAJ7B1jWhHTATunbtWkJD7TuTxcbGcu2115Kbm8v3338PQGhoKG+//TbXXHMNU6dOZciQIfz222889NBDzJo1i8rKSnr37s3kyZNtM6Q33ngjdXV1vPjiizzwwAMEBARwxRUn1sS+99573HTTTYwYMYLY2Fief/55pk6davt47969efzxx3n44YeZN28eN9xwA8uXL+fJJ58kMDCQRYsWcfDgQXx9fRk+fDiPPvpou3++urqv/jgKQGLfAEJ8XB08GtEhxi8AjwD4+g7Y9SnUlMDs99usw7awpygK0T7RRPtE24JpbkWubX1pSn4KRbVF1j1NC1J4Y+cbOGucTwTThjWmrk6d6+tT6+mJ13nn4XXeeQAYDh+mOqmhG++WLdYy3rVrqVy7FgCXPn3wSEzEdewYlPp6Rw5dCNHJVZbUcXR/GQD9Rwc7djAdQFFl4yxxFioqKvDx8aG8vBxvb2+MRiNr1qxhxowZmM1msrOziY6OxtW1c/3iIE6oq6vrcv9OJ7/OnJ3/+gyWqqpM+u8GcoprWDx7CLOGh7XBKEWXsf9H+OxGMNVC2Gi49lOMzl5t+hoTf+50wfRkzhpnBgUMss2YDgkc0umC6clUk4naXbutoTQpidpdu8BiOfFxrRb34cPxPOccPBLH4xofjyIl4qKNtPXPStHxtq/NYcvXB+kV48tl9w939HCaaO41dmo2OBsyIyqE6HH+OFxGTnENbs5apg3o3o0ARDP6T4MbvoGVV8KRbbDsArj6M0ePqsdRFIUonyiifKK4sv+VqKrKocpDJ7aLyU+hsLaQ1MJUUgtTeWvXW3bBdGTISIYEDsHNyc3RT8VGcXLCffgw3IcPI/CuBZgrKqjessVaxrtxI6Zjx6hNTqY2OZmixYvR+vnhMX68rRuvc3CQo5+CEMJBVFUlY8uJstyeQIKoEKLHaWxSNH1gCB46+TbYI0WMgXlrYcUsKNqH0/sz8Ox9l6NH1aMpikKkdySR3pFc0f8KVFXlcOVhu+1iCmvsg6mTxonBAYNt+5h2tmCq9fbGe+pUvKdOxWAwsP7DDxnl7ELdli3UbNmCubSUitWrqVi9GgBdTIwtlLqPGommi1StCCH+uqJDlZTm16B11tBveM94U0p+AxNC9CgGk4Xvd+UBsndojxecADf9BB9ehlJ8gAk1T6EcGwaRYxw9MoE1mEZ4RxDhHcHl/S+3C6YpBSlsy99mF0zf3vU2ThonBgUMYmSwNZgODRraaYKpoigYAwLwnTED5xuuRzUYqN2507Z3ad2ePdRnZlKfmUnJ8uUoLi64jxxpDaYTEtH179/tG5cI0ZM1zoZGDwnAxa1nRLSe8SyFEKLBLxmFlNUYCfbWMb5vgKOHIxzNNwLm/4hlxeXo8nagrrgMrl5h3bNYdCrNBdMjlUdss6XJ+ckU1BTwR+Ef/FH4B+/sfscumI4MGcnQwKG4O7s7+qkAWIPmqFG4jxoFCxdiKi2lZvNmWzA15edTvWkT1Zs2wX/+gzYwAM/x4/GYMAGPceNwCpDvX0J0F2azhcyUAgBix/SMslyQICqE6GEay3IvGdobrUZmFwTgEYB5zlccf+sigir3wkezYdbbMHCWo0cmzkBRFMK9wwn3DmdWzCxrMK06YtvHNLkgmfzqfPtgqjgxMGCgbY1pZwqmTn5+eM+YgfeMGaiqiuHgQevepRs3UrMtGXPRccq/+Zbyb74FQBcfj2eidX2p24gRaBr2mxZCdD2H00qorTTi5uVMRILe0cPpMBJEhRA9RlmNgf/tKwSkLFecQufF1j73caHhWzTp38AX86GmGEbf7OiRiRZSFIVwr3DCvcK5LOYyVFXlaNVRu1Le/Op8dhTtYEfRDlswHRAwwLZdzNCgzhFMFUVB17cvur590d9wAxaDgdrU1IZgmkR9errtT/G7S1FcXXEfPQrPhvWlLn37ShmvEF1IY1luzKhgNNqe00lbgqgQosf4flceRrNKfKg3cSFn12JcdH8WjTPmS99G4xkIye/Cmgeg+jhMfBjkl/ouR1EUwrzCCPMKazaYJucnk1edx86inews2sm7u9/FSXEiISCBUcHW7WKGBQ3rFMFU4+KCx9ixeIwdS9D992M6fpzqzZut3Xg3JWEuOk71b79T/dvvADiFhOCROB7PxETcx43Dyc/Pwc9ACHE69bUmsnceByBubOifnN29SBAVQvQYjWW5s4bJbKg4DY0WZvwXPAJhwyL49VmoLoIZ/7F+THRZpwZTwBZMG7eLOVZ9jF1Fu9hVtIule5aiVbTWGdNgaynvsKBheDh7OPiZgFNAAD4zZ+IzcyaqqlK/P5PqjRupTkqiJiUFU34+5V+uovzLVaAouA4YgEdiIp4TEnEbMgRFyniF6DSyUgsxmyz4hXoQEO7p6OF0KAmiQogeIed4NamHytAocMnQXo4ejujMFMU6C+ruD2sehJSl1jLdWW+Dk87RoxNtqLdnb3r3682l/S4FrMG0cY1pSkEKR6uONg2m/gNs28V0hmCqKAqusf1xje2P/03zsdTVUZOyneqkJKo3bqQ+M5O6PXuo27OH4rfeQuPujvuYMQ3bxIzHJSpKyniFcCDb3qFjgnvc16IEUdHpmC1mUgtTKaopItA9kOFBw9HKTIT4i7764ygAE2ICCfKWvflEC4y+2RpGV90CaV9DbSlc/RHovBw9MtFOGoPpJf0uAU4E08ZS3qNVR9l1fBe7ju/ivT3voVW0JPgnWINpsDWYero4dkZD4+qK5wTr7CcP/QNjQaG1+25SEtVJSZhLS6n65ReqfvkFAOfevW17l3qMHYPWx8eh4xeiJ6k4XsuxzDJQoP/ontMtt5EEUdGprM9dz7PbnqWgpsB2LNg9mIdHP8yUyCntdt+5c+fy/vvvc+utt/Lmm2/afezOO+/k9ddf58Ybb2T58uXtNgbRflRVtQXRy6VJkTgbA2eBmx98Mgeyf4XlF8F1X4KHbJ3RE5waTI9VHbOF0pT8FI5UHWH38d3sPr6bZXuWoVW0xOvjbV15hwcNd3gwdQ4OwveyS/G97FJUi4W69HSqk6zBtCY1FePRo5R99hlln30GGg1ugwfbgqnb4EEoTvKrohDtZf8262xo7/5+eOl73pvk8t1FdBrrc9dz34b7UFHtjhfWFHLfhvtYPHFxu4bR8PBwPvnkE1588UXc3KwboNfV1bFy5UoiIiLa7b6tpaoqZrMZJ/kl4U9tzy3lUEkNHi5apib0vHccxV/UdxLM/Q4+uhLydsB70+C6VeAX6eiRiQ7Wy7MXF3tezMV9LwYgryrPFkyT85M5UnWEPcV72FO8h2V7l6FRNCToExgVMoqhAUOpU+scOn5Fo8FtwADcBgwg4JabsVRXU5OSQtVG62yp4eBBanfsoHbHDo6/9hoaT088xo21BtMJE3AJC3Po+IXoTlRVJWOrdeIlbmzP/N2k5/QHFh1OVVVqjDUt+lNZX8mibYuahFAAteF/z257lsr6yhZdT1WbXufPDB8+nPDwcFatWmU7tmrVKiIiIhg2bJjtmMViYdGiRURHR+Pm5saQIUP44osvbB/fsGEDiqLw448/MmzYMNzc3DjvvPMoLCzkhx9+ID4+Hm9vb6699lpqampsj6uvr+fuu+8mKCgIV1dXJkyYQHJycpPr/vDDD4wYMQKdTseKFSvQaDSkpKTYPZeXXnqJyMhILBbLWX8euqMvU62zodMHhuLmImXeohV6j4D5P4JPOBQfsIbRgjRHj0o4WKhnKDP7zuSJxCf44fIfWHfFOp6Z8AyzYmYR7hWORbXYQuk9v97D0+VPc93a63gh5QV+O/IblYZKh45f4+GB57nnEvLPR+m7ZjX9/vczoU89idcF09H4+GCpqqJy3XryH3ucrCnnc2DaNPKfeILKn3/GXFXl0LEL0dUV5lRSVlCDk7OGPsMCHT0ch5CpFNFuak21jFk5ps2uV1BTwPhPxrfo3K3Xbm1Vy/358+ezbNky5syZA8B7773HvHnz2LBhg+2cRYsWsWLFCt58801iYmL47bffuO666wgMDOTcc8+1nffYY4/x6quv4u7uzuzZs5k9ezY6nY6VK1dSVVXFZZddxiuvvMJDDz0EwD/+8Q++/PJL3n//fSIjI3n++eeZNm0aBw4cQK8/sbnxww8/zH//+1/69OmDn58fU6ZMYdmyZYwcOdJ2zrJly5g7dy4ajbzXVGc0s3rXMUDKcsVfFBADN/0EH86ConRYNh2u/Qwixjp6ZKKTCPEIYWbfmczsOxOA/Op8kvOT2V6wnW152zhcdZi0kjTSStJYvnc5GkVDnD7uxHYxwcPwdnHc1lLOvXrhe8UV+F5xBarZTN3evda9S5OSqN2xE2PuIUpzD1G68mNwcsJt6BDb3qWuAwagaOWNPiFaKmNLHgDRQwNxce2ZkaxnPmshTuO6667jkUceITc3F4CkpCQ++eQTWxCtr6/nmWeeYf369YwbNw6APn36sHHjRt566y27IPrUU0+RmJgIwE033cQjjzxCVlYWffr0AeCKK67gl19+4aGHHqK6upo33niD5cuXc8EFFwDwzjvvsG7dOpYuXcqDDz5ou+4TTzzB+eefb/v73//+d2677TYWL16MTqcjNTWV3bt3880337TfJ6oL+WVfIRV1JkJ9XBnbx9/RwxFdnXcvmLcGVl4FR7bBB5fC7Peh/zRHj0x0QicHU6PRyMfff4zPAB/+OP4HKQUp5FbkklacRlpxGu+nvW8LpiODrV15hwcPd1gwVbRa3AYPxm3wYAJuvx1zVRU1W7fagqkx9xC1KdupTdlO0ZKX0fr44D5+nC2YOof2rP0QhTgbZpOFzJRCoOeW5YIEUdGO3Jzc2Hrt1hadu71gO3f8fMefnvf65NcZETyiRfdujcDAQC688EKWL1+OqqpceOGFBAScaEpy4MABampq7IIggMFgsCvfBRg8eLDtv4ODg3F3d7eF0MZj27ZtAyArKwuj0WgLrgDOzs6MHj2a9PR0u+uePPMJcOmll3LnnXfy1VdfcfXVV7N8+XImTZpEVFRUqz4H3U1jWe4lQ3uj0fSstuiinbjr4YZv4PMbIfMn+PgauOQ1GHqNo0cmOjkfjQ8zomdwSX9r86OC6oITzY9OCaYfpH2AgmKdMQ0ZxcjgkQwPHo6PzjFdbbWennhNnozX5MkAGA4fbmh6tJHqzVswl5dT+cNaKn9YC4BLnz62LWI8Ro9G4372VUpCdFeH9hZTV23E3duFsDg/Rw/HYSSIinajKEqLy2PH9xpPsHswhTWFza4TVVAIdg9mfK/x7b6Vy/z581mwYAEAr732mt3HqhrWxKxevZreve3LPHU6+/0FnZ2dbf+tKIrd3xuPtWYNp4eH/Z51Li4u3HDDDSxbtoxZs2axcuVKlixZctbX7Y5Kqg1syLC+4zhLynJFW3Jxh6tXwjd3wq5P4evbrHuNjl/g6JGJLiTYI5gL+1zIhX0uBE4E05SCFFLyU8ipyCG9JJ30knS7YNq4XYwjg6lLeDguV1+F39VXoZpM1O7abdu7tHb3bgwHD2I4eJDSDz8EZ2fchw+3BVPX+HgUWToierDGvUNjRgej0fbcrwUJoqJT0Gq0PDz6Ye7bcB8Kil0YVbDOYj00+qEO2U90+vTpGAwGFEVh2jT7cruEhAR0Oh2HDh2yK8P9q/r27YuLiwtJSUlERlo7cRqNRpKTk1m4cOGfPv7vf/87AwcO5PXXX8dkMjFr1qw2G1tX9v2uY5gsKgN7e9M/WPZ+FG1M6wyXvgnuAbDlNfjpn1BdBFMegx62KbloG6cG08KaQlLyU0guSG4STD9M+xAFhVh9rK2Ud0TwCIcEU8XJCffhw3AfPozAuxZgLi+nestWWzA1HjtGzdat1GzdStHixWj1ejzGj7cG0/HjcQ4O6vAxC+EoddVGsncfB3p2WS5IEBWdyJTIKSyeuLjZfUQfGv1Qu27dcjKtVmsrh9We0njBy8uLBx54gHvvvReLxcKECRMoLy8nKSkJb29vbrzxxlbd08PDg9tvv50HH3wQvV5PREQEzz//PDU1Ndx0001/+vj4+HjGjh3LQw89xPz5823bz/R0jWW5s4bJlgOinWg0MO1p8AyE9Y9B0ktQcxwuWgJa+REr/pog9yBm9JnBjD4zACiqKbLbLianIod9JfvYV7KPFekr7ILpyJCRjAwe6ZBgqvXxwXvaVLynTUVVVYy5ubYtYmq2bsVcUkLF999T8f33AOhiYmxbxLiPHIHGteftpyh6jqzUQiwmFf/eHgSE9ew3yeWnpOhUpkROYVL4JFILUymqKSLQPZDhQcM7ZCb0ZN7ep28O8eSTTxIYGMiiRYs4ePAgvr6+DB8+nEcfffQv3fPZZ5/FYrFw/fXXU1lZyciRI/nxxx/x82vZ2oGbbrqJTZs2MX/+/L80ju4iq6iKnYfL0GoULh7ay9HDEd2ZosCEe60zo9/dDX+sgJoSuOI9cJY3hUTbCXQP5ILoC7gg2trUrqimiO0F263BtCCZ7PLsJsG0v19/6xpTBwVTRVFwiYpCHxWF/ro5qAYDtTt32oJp3d691GdmUp+ZScny5SguLriPHNkQTBPR9e+PIhUGohtpLMvtP6Znz4YCKGprNlwUPVZFRQU+Pj6Ul5fj7e2N0WhkzZo1zJgxA7PZTHZ2NtHR0bjKu5kd7sknn+Tzzz9n165dZzyvrq6uy/07nfw6O3Wt7em88FMGr/zvAJNiA1k2b3Q7j1B0da15jTVr32r4fB6Y6yFiPFzzMbj5ttk4RdfVZq+xMzhee5yU/BTbrOnB8oNNzmkMpqOCraW8vq6+7TKWljKVllKzeTNVSUlUb0zCVFBg93FtYACe462h1GP8eJz8pfv56XTEa0z8NeVFtaz4v80oCty4KBEPX92fP6gTae41dmo2OBsyIypEF1dVVUVOTg6vvvoqTz31lKOH0ylYLCqrGstyh0tZruhAcRfC9V/Bx1fDoU2w/EK47kvwkne+RfsLcAtgevR0pkdPBxqCaUPjo5T8FLLKs9hfup/9pfv5KP0jwBpMT15j6ufasR08nfz88J4xA+8ZM1BVFUNWlm2LmJptyZiLjlP+zTeUN2xJpkuIt20R4zZ8OBoXlw4drxB/xf5t1tnQsDi/LhdC24MEUSG6uAULFvDxxx9z6aWXSllug+ScEo6W1eKlc+L8hGBHD0f0NFGJ1r1GP5wFBXtg6VRrOPXv6+iRiR4mwC2A6VHTmR51Ipg2lvKeGkxX7lsJQIxfDKOCraW8I4JHoHfVd9h4FUVB168fun790N94I5b6emr/+IPqjRupStpEfXo69WnWP8XvvIvi5ob7qJF4TpiAR2IiLn36SBmv6LRUVWVfQ1lurJTlAhJEhejyli9fzvLlyx09jE6lcTb0gkEhuDp37PpiIQAIGQQ3/QQfXgal2fDeNOvMaOgQR49M9GABbgFMi5rGtChrR/ji2uITwbQghQNlB8gszSSzNNMWTPv59rOW8jbMmHZkMNXodHiMHYvH2LEEPQCm48ep3rzZFkzNx49T/dvvVP/2OwBOISF4JI7HMzER93HjcGphjwUhOkJBdgUVRbU46bREDw109HA6BQmiQohupc5oZs3uPEDKcoWD6aNh/o/w0eWQvxuWXWhdMxp9jqNHJgQA/m7+TI2aytSoqUDzwbTxz8f7PgaswfTkUl5/t45bs+kUEIDPzJn4zJyJqqrU799PdWM33pQUTPn5lH+5ivIvV4Gi4DpwoC2Yug0ZgiJlvMKBGmdD+w4NxMVVIhhIEBVCdDPr0wuorDfR29eN0VEd9869EM3yCoa5q+HjayF3I6yYBZcvhYSLHT0yIZo4NZiW1JWc6Mqbn2wXTD/J+ASwBtMRwSOsnXmDR3ZYMFUUBdfYWFxjY/G/aT6WujpqklOse5cmJVGfmUnd7t3U7d5N8ZtvoXF3x33sWFswdY6MlDJe0WHMRgsHUqyNuKQs9wQJokKIbqWxLPfSYb3QaOSXDNEJuPpYy3K/vAn2fQ+f3wgXvQgj5jp6ZEKckd5Vz/mR53N+5PkAlNaV2m0Xk1maaQumn2Z8CkBfn77WrWIatosJcAvokLFqXF3xPGcCnudMAMBYUEB10iZrMN20CXNpKVX/+x9V//sfBYBz7962LWI8xo5Fe5bdPoU4G7l7iqmvMeHh40LvOCkZbyRBVAjRbRyvqufX/UUAXDZMynJFJ+LsCle+D6vvhdQP4Lt7oPo4nHO/dR9SIboAP1c/pkROYUrkFOBEMG3cLmZ/6X6yyrPIKs+yBdM+Pn3s9jHtqGDqHByM76zL8J11GarFQl16ui2Y1qSmYjx6lLLPPqPss89Ao8Ft8GBrME1MxG3wIBQn+RVZtJ19W6xLhvqPDpE3yU8iX2VCiG7ju53HMFtUhoT50C/I09HDEcKe1glmvgwegfD7C/C/J61hdNozoNE4enRCnLVTg2lZXZl1xrTA2pU3ozSDg+UHOVh+0BZMo32iGRU8yhZOOyKYKhoNbgMG4DZgAAG33Iyluprq5GRbMDUcPEjtjh3U7tjB8ddeQ+PlZW2S1DBj6hImb2yK1qurMpK7pxiA2LFSlnsyCaJCiG5D9g4VnZ6iwOR/gXsA/PgIbH0Dao7DJa+DkzRSEV2br6svkyMnMzlyMtAQTAu3k5J/YsY0uzyb7PJsPtv/GWANpo3Nj0YGjyTQvf27iWo8PPCaOBGviRMBMB47RlVSkjWYbt6MpbycynXrqFy3DgCXyEhbKHUfPRqtp7zRKVruwPYCLGaVgHBP/HvLa+dkEkRFp6OazdSkbMdUVIRTYCDuI0egaGULDnFmBwor2X20HCeNwswhvRw9HCHObNwd4BEAX98Ouz+H2lKY/QG4eDh6ZEK0GV9XXyZHTGZyhDWYlteX23XlzSjJsAXTz/d/DkCUd5QtlI4MGUmQe1C7j9O5Vy/8rrwSvyuvRDWbqdu7l+qkJKo2JlG7YweG3FwMubmUrlwJTk64DR2CZ2IiHhMm4JqQIL+jiDOSvUNPT4Ko6FQqfvqJgmcWYcrPtx1zCgkh+NFH8J46tV3vnZ+fz9NPP83q1as5evQoQUFBDB06lIULFzJ58mSioqLIzc0FwNXVleDgYEaPHs1tt93GeeedZ7tOTk4O0dHRtr87OzsTERHB3Llz+ec//yld+tpJ42zoxNhA9B4ysyS6gMGzwc0PPr0eDqyH9y+GOZ+Du3R7Ft2Tj86H8yLO47wI68/MxmCaUpBCSn4K+0r2kVORQ05Fjl0wHRkyklHBozokmCpaLW6DB+M2eDABt9+OuaqKmq1brcE0KQlj7iFqU7ZTm7KdoiUvo/XxwX38OGswTUzEOTS0XccnupayghoKsitQFIgZFezo4XQ6EkRFp1Hx008cvWchqKrdcVNBgfX4kpfaLYzm5OSQmJiIr68v//nPfxg0aBBGo5Eff/yRO++8k3379gHwxBNPcPPNN2MwGMjJyWHFihVMmTKFJ598kn/+859211y/fj0DBgygvr6ejRs38ve//53Q0FBuuummdnkOPZnFovL1H1KWK7qgmPPhxm/hoyvhaAq8Nx2uXwU+8joW3V9zwTS1INW2xvTkYPrF/i8AiPSOtCvlDfZo31/utZ6eeE2ejNdk66yu4fBh2xYx1Zu3YC4vp/KHtVT+sBYAl759bVvEuI8ahcbdvV3HJzq3jG3WiZXwBD0ePjoHj6bzkSAq2o2qqqi1tS0712ym4Kmnm4TQhguBAgVPP4PHuHEtKoFR3NzOaubxjjvuQFEUtm3bhofHidK4AQMGMH/+fNvfvby8CAmxllZERETwt7/9jdDQUP71r39xxRVXEBsbazvX39/fdm5kZCTLli0jNTVVgmg72JJdzLHyOrxcnTgvrv3LuIRoU+GjYf5a+HAWHM+ApdPg+q8gsL+jRyZEh/LR+TApYhKTIiYB1mD6R+Eftn1M95XsI7cil9yKXL7M/BI4EUwbZ03bO5i6hIfjcvXV+F19NarJRO2uXVRvtAbT2t27MWRlYcjKovSDD1GcnXEbPhyPCYl4Jiaii4tDkcZkPYaqquzfKmW5ZyJBVLQbtbaWjOEj2uhi1pnR/aNGt+j02NTtKC18F7KkpIS1a9fy9NNP24XQRr6+vmd8/D333MOTTz7JN998wz/+8Y9mz0lJSWH79u3ccMMNLRqTODuNZbkXDQ7F1VnW6oguKCgebvoJPrwMijPhvWkw5wsIa6PvoUJ0QT46HyaGT2Ri+EQAKgwVpBakWpsfFTQfTCO8IhgVMooRwSMYFTKKEI/2CwCKkxPuw4fjPnw4gXffhbm8nOot1jLe6o0bMR47Rs3WrdRs3UrRC4vR6vV4jB/fsE3MeJyD5I3T7iwvq5yK43U467RED23/JlxdkQRR0eMdOHAAVVWJi4tr1eP1ej1BQUHk5OTYHR8/fjwajQaDwYDRaOSWW26RINoOag1mftht3Z9LynJFl+YbDvN/hI+ugGOp8P5MuOpD6DfZ0SMTolPwdvFuEkz/KPjD1vwovSSdQ5WHOFR5yBZMw73CbWW87R1MtT4+eE+bive0qaiqiiEnx7ZFTPXWrZhLSqj4/nsqvv8eAF3//ra9S91HjkDj6tpuYxMdL6NhNrTv8ECcXeRN8uZIEBXtRnFzIzZ1e4vOrUlJ4fAtt/7peeFvv4X7yJEtundLqc2VA58lVVWblAJ/+umnxMfHYzQa2bNnD3fddRd+fn48++yzf/l+4oSf0vKpNpgJ17sxMtLP0cMR4q/x8Icbv4NPr4ODv8DKq+CyN2HQFY4emRCdjreLN+eGn8u54ecCUGmotCvlTS9J53DlYQ5XHmZV5ioAwjzDGBUyyvanvYKpoijooqPRRUejv24OqsFAzY4dtmBat3cv9fv3U79/PyXLlqHodLiPHGkLprr+MdLcsAszGc0cSCkEpCz3TCSIinajKEqLy2M9EhNxCgnBVFDQ/DpRRcEpOBiPxMQ2b5MeE2P9Zt/YkOhsFRcXU1RUZNcpFyA8PJx+/foBEB8fT1ZWFv/3f//HY489hqu869lmGstyLxsWJj+0Rfeg84RrP4OvboW9q+DLv0NNCYy5xdEjE6JT83Lx4m9hf+NvYX8DTgTTxn1M00rSOFJ1hCMHjvDVga8AazAdGWKdLR0VPIpQz/bpequ4uOAxejQeo0fDvQsxlZZSs3kzVQ3rS00FBbYmSABOgYHWMt4JE/AYPw4nf/92GZdoHzm7ijHUmvD009G7v7xJfjoSREWnoGi1BD/6iLU7rqLYh9GGcBH86CPtsleXXq9n2rRpvPbaa9x9991N1omWlZWdcZ3okiVL0Gg0XHrppWe8j1arxWQyYTAYJIi2kcLKOn7PLALgsmG9HTwaIdqQkwtcvtS61+i2t+GHB6HmOEx8xPY9UQhxZqcG0ypDFamFqbbtYtKKTwTTrw98DUBvz9622dKRwSPp5dk++1I7+fnhPWMG3jNmWMt4s7JsW8TUbEvGVFRE+TffUP7NNwDoEuJtW8S4DR+OxkW2KevMGsty+48OQdHI9+zTkSAqOg3vqVNhyUtN9xENDm73fURfe+01EhMTGT16NE888QSDBw/GZDKxbt063njjDdLT0wGorKwkPz8fo9FIdnY2K1as4N1332XRokW22c9GxcXF5OfnYzKZ2L17N0uWLGHSpEl4e3u32/Poab7dcQyLCsMifIkOaNpoSoguTaOBC54Hj0D45Wn49TmoKoQLXwCNrDcS4mx5ung2CaZ/FP5h2y4mrTiNo1VHOXrgqF0wbVxfOipkVLsEU0VR0PXrh65fP/Q33oilvp7a1NSGYLqJ+vR06tOsf4rfeRfFzQ330aNswdSlTx+pCOpEaisNHNpTDEhZ7p+RICo6Fe+pU/GaPJmalO2YiopwCgzEfeSIdpkJPVmfPn1ITU3l6aef5v777ycvL4/AwEBGjBjBG2+8YTvvX//6F//6179wcXEhJCSEsWPH8vPPPzNp0qQm15wyZQpgnQkNDQ1lxowZPP300+36PHqaxrJcaVIkui1FgXP/Ae7+sPp+2L4Maorh8nfBSfakE+Kv8HTx5Jywczgn7BwAqo3VtjWmKfkp7C3eaw2mVUf5Jss6M9nbs7etI++okFH09mz7ahyNTofHuHF4jBtH0ANgKiqievNmWzA1Hz9O9a+/Uf3rbwA4hYbikTge1zFj0VRXt/l4xNnJTCnEYlEJjPBC30veJD8TCaKi01G0WjzGtGyblrYUGhrKq6++yquvvtrsx0/tins6UVFRbdIASZxZRn4laXkVOGsVLhrUPmt6hOg0Rt1kDaOrbob0b62dda/6CFylwkKItuLh7MGE3hOY0HsCYA2mOwp3WJsfFSSz9/iJYPpt1rcA9PLoxciQkbZZ096evdt8dtIpMBCfiy/G5+KLUVWV+v37G/Yu3Wh94z4vj/IvvqT8iy/pqygcXvUVnhMS8ZwwAbchQ1Ccndt0POLMMrZYO/nLbOifkyAqhOiSVv1xBIBJsUH4echaGdEDDLgU3HzhkzmQ/Ru8fxHM+RI8ZX86IdqDh7MHib0TSeydCECNsebEjGlBCnuP7+VY9TG+zfrWFkxDPULttotp62CqKAqusbG4xsbif9N8LLW11KRst86WbtyI4cAB6vfsoX7PHorffAuNhwfuY8bgkTgezwkTcI6IkDLedlSaX01hbiWKRiFmVLCjh9PpSRAVQnQ5ZovK139IWa7ogfpMhLnfw4orIG8nvDcVrv8K/KIcPTIhuj13Z/cmwXRH4Q6SC6zbxew9vpe86jy7YBriEcKo4IbmRyEjCfNs2w7vGjc3PM+ZgOc5E9Ab7+Onjz9mrJs7dVu2UL1pE+bSUqr+9z+q/vc/CgDnsLCGLWLG4zF2LFrpW9GmGpsURQzQ4+4tb5L/GQmiQoguZ3NWMQUV9fi4OTMpTmaDRA/TaxjM/xE+vAxKDsLSaXD9Kgge4OiRCdGjuDu7M773eMb3Hg80BNOiHbbtYvYc30N+dT7fHfyO7w5+B1iDqa35UfAowrzaNpiafHzwnjED/yuvQLVYqEtPbyjjTaLmjz8wHjlC2aefUvbpp6DR4DZ4sHWLmMTxuA0ahOIk0aC1VItqC6JSltsy8moTQnQ5q1KtZbkXDQ5F5yTdQ0UPFNAPbvoJVsyCwjRYdgFc8ylEjnP0yITosdyd3RnfazzjezUNpikFKew+vpv86ny+P/g93x/8HoBg92C7Ut5wr/A2C6aKRoPbgAG4DRhAwK23YKmupjo5meqkTVRv3IghO5vaHTuo3bGD46++isbLC4+xY60zphMm4BIm26KdjWMHyqgqqcfFVUv04ABHD6dLkCAqhOhSagwm1u61vuMoZbmiR/MOhXlrYOXVcHgLfHgpXLkcYi9w9MiEEDQfTHcW7bStMd19fDcFNQV2wTTIPcg2W9rWwVTj4YHXxIl4TZwIgPHoUao2bbIG082bsZSXU7luHZXr1gHgEhnZEEoTcR89Bq2ndIA9k8bZ0L4jgnBykTfJW0KCqBCiS/lxbz41BjNR/u4Mj/B19HCEcCw3P+sa0c/nQuaP1kZGl7wKQ6919MiEEKdwd3ZnXK9xjOtlrVyoNdWeCKb5Kew6vovCmkJWH1zN6oOrAQhyC2JkyIl9TCO82q7ZkHPv3vhdeSV+V16JajZTt2cPVUlJVCdtonbHDgy5uRhycylduRKcnHAfOhSPCda9S10TEtp9a72uxGQwk7W9EJCy3LMhQVQI0aU07h162bC2XVcjRJfl4g5XfwTf3g07V8LXt0P1cUi829EjE0KcgZuTG2NDxzI2dCxgDaa7inZZt4vJT7YG09pC1mSvYU32GsAaTEeEjLDNmkZ6R7bJz0JFq8VtyBDchgwh8I47MFdWUrNtG1UbN1KdtAnjoUPUpKRQk5JC0UtL0Pr44D5+HJ4TJuAxfjzOoT17G7XsXccx1Jnx0rvSq5+vo4fTZUgQFUJ0GQUVdSQdOA7AZcNk7YoQNlpnuPR18PCHTa/Auv+D6iI4/wmQN2yE6BLcnNwYEzqGMaFjgBPBNKXA2vxoV5E1mP6Q/QM/ZP8AQKBboG0f02EBw9psH3OtlxdekyfjNXkyAIZDh6jetInqpCSqN2/BXF5O5Q9rqfxhLQAuffvatohxHzkSjbt7m4yjq2gsy+0/JhhFI99zW0qCqBCiy/huVz4WFUZG+hHh37N+yAnxpxQFpj4FHoGw7l+w6WWoKYaZL4NWftwL0dWcGkzrTHXWGdOG7WJ2Fe2iqLbILph6Kp5sTNrI6NDRjAoZRZR3VJvMmLpEROASEYHf1VejGo3U7t5t68Zbu3s3hqwsDFlZlH7wIYqzM24jRliDaWIiurg4FI3mL4+hs6qpMHBobwkgZblnS34yiU7HYlHJyyyjuqIeD28doTG+aOTdJTuPPfYYX3/9NTt27HD0UDrU1zuOAdKkSIgzSrwH3P2tpbo7PoKaErhyGTi7OXpkQoi/wNXJldGhoxkdOhqwBtPdx3fbSnl3Fu2kylLFj7k/8mPujwD4u/rb1peODBlJtHf0Xw6mirMz7sOH4z58OIF334W5vJzqzVuoTkqiKmkjpmN51GzZQs2WLRS9sBitvz8e48db9y4dPx7noKC//LnoTDKTC1AtKkFR3viFSEOnsyFBVHQqWX8U8vunmVSX1duOefjqOOeqGPoOa99vXPn5+Tz99NOsXr2ao0ePEhQUxNChQ1m4cCGTG0pTOosHHniAu+66y/b3uXPnUlZWxtdff+24QbWzo9WQUVCFi1bDhYN69loUIf7UsOvATQ9fzIP9P1j3HL3mE3DzdfTIhBBtxNXJ1RYyASprK3l39bs493EmtSiVnYU7Ka4rZm3OWtbmWEto/V39rc2PGrryRvv89WCq9fHBe/o0vKdPQ1VVDDk5ti1iqrdtw1xcTMV331HxnXUvVV3//ra9S91HjEDj6vrXPhEOJnuHtp4EUdFpZP1RyNq39jQ5Xl1Wz9q39jD91oHtFkZzcnJITEzE19eX//znPwwaNAij0ciPP/7InXfeyb59+9rlvq3l6emJp6eno4fRoZKLrGU9k+OD8HF3dvBohOgC4mZYO+quvBoObYZlM+D6VeAlvywJ0R25OrnSx7kPMwbNwNnZmXpzvXWNaX4KyQXJtmD6Y86P/JhjnTHVu+rt9jHt49PnLwVTRVHQRUeji45Gf90cVIOBmh07rME0KYm6vXup37+f+v37KXnvPRSdDveRI23bxOhiYrpUI8KSY9UUHapEo1GIGdW9Zno7gsMLtlVV5ZZbbkGv16MoymlLDSdOnMjChQttf4+KiuKll17qkDHm5+dz/vnn4+Hhga+vb5e4V01NDZdffjne3t4oikJZWVmbjbGlVFXFWG9u0Z/6WhO/f7r/jNf7/dNM6mtNLbre2S7Wv+OOO1AUhW3btnH55ZfTv39/BgwYwH333ceWLVsAOHToEJdccgmenp54e3sze/ZsCgoKbNd47LHHGDp0KO+99x4RERF4enpyxx13YDabef755wkJCSEoKIinn37a7t6KovDWW29x0UUX4e7uTnx8PJs3b+bAgQNMnDgRDw8Pxo8fT1ZWVpN7Nf73+++/zzfffIOiKCiKwoYNG87q+XdmZovKpgPH2VJo/cF06VBpUiREi0WOt+416hkMhXth6flQnAUWM2T/Dru/sP6/xezokQoh2phOq2NUyChuH3o77017j03XbmLZtGXcMfQORoeMRqfVUVJXwo85P/L01qe59JtLmfjZRO7fcD+f7PuErLKsFv0+ZbaYSc5PZs3BNSTnJ2M+6fuJ4uKCx+jRBN27kOgvPicmaSO9XvgvPrNm4RQcjFpfT3VSEoXPP0/2xZdw4G/ncuzhRyj/7ntMxcVnvK9qNlO9dRvl36+meus2VHPHfR+zWFSOZpSy+Wvr72bhA/S4ebp02P27C4fPiK5du5bly5ezYcMG+vTpQ0BAQIsel5ycjIdHx9Rhv/jii+Tl5bFjxw58fHwAePvtt1m5ciWpqalUVlZSWlraJDiWlJRw11138d1336HRaLj88stZsmTJGWeymrtXXV0d999/P5988gn19fVMmzaN119/neDg4NNe5/333+f3339n06ZNBAQE2K6Vnp7OQw89xK+//orJZCIhIYEvv/ySiIiIv/hZaspksPD2Pb+22fWqy+p5997fWnTuLUvOxVnXsv2tSkpKWLt2LU8//XSzrylfX18sFosthDZ+7u68806uuuoqu9CXlZXFDz/8wNq1a8nKyuKKK67g4MGD9O/fn19//ZVNmzYxf/58pkyZwpgxY2yPe/LJJ1m8eDGLFy/moYce4tprr6VPnz488sgjREREMH/+fBYsWMAPP/zQZHwPPPAA6enpVFRUsGzZMgD0en2Lnntnt3ZPHo9/l0ZeeR1gDaL//nYvKirTB0p5rhAtEjIQbvrJWp5bchDeOhecXa1ddRt594Lpz0HCxY4bpxCiXem0OmuH3ZCRMAQMZoNtjWlKfgo7inZQUlfCT7k/8VPuT4B1xnRE8IntYvr69rWbsVyfu55ntz1LQc2JN+aD3YN5ePTDTImc0mQMTno9PhdeiM+FF1rLeLOybFvE1CQnYyoqovzrrylvWGrkmpBgnS1NTMRt+DA0LtawV/HTTxQ8swhTfv6Ja4eEEPzoI3hPndoenz6b5paR5R8sJ+uPwnZfRtbdODyIZmVlERoayvjx48/qcYGBge00oqaysrIYMWIEMTExtmM1NTVMnz6d6dOn88gjjzT7uDlz5pCXl8e6deswGo3MmzePW265hZUrV57Vve69915Wr17N559/jo+PDwsWLGDWrFkkJSWd8Trx8fEMHDjQ7tiECRO46aabePzxx/H29mbv3r24dvHa/L/qwIEDqKpKXFzcac/5+eef2b17N9nZ2YSHhwPwwQcfMGDAAJKTkxk1yro+w2Kx8N577+Hl5UVCQgKTJk0iIyODNWvWoNFoiI2N5bnnnuOXX36xC6Lz5s1j9uzZADz00EOMGzeO//u//2PatGkA3HPPPcybN6/ZsXl6euLm5kZ9fT0hId2n5G7tnjxuX5HKqe/FFlTUcfuKVN64briEUSFayi8K5v8I706BslwwVNp/vCIPPrsBZn8gYVSIHsJF68KI4BGMCB5hF0wbS3l3FFqD6brcdazLXQecCKYjg0ditpj5T8p/UE/5SV1YU8h9G+5j8cTFzYbRRoqioOvXD12/fvjPnYulvp7a1FRr06ONSdTv20ddWhp1aWkUv/MOipsb7qNH4eQfQPmqVU2uZyoo4Og9C2HJS+0WRk+3jKy+2tTuy8i6I4cG0blz5/L+++8D1hdjZGQkOTk5VFdXc/vtt7Nq1Sq8vLx44IEHmjw2KiqKhQsXsnDhQq699lrMZjOffvqp7eNGo5HQ0FAWL17MDTfcYPfYnTt3snDhQlJSUlAUhZiYGN566y1GjhzZ7H1yc3MBa/C48cYbWb58ua1M+HQlkOnp6axdu5bk5GTbdV955RVmzJjBf//7X3r16tWiey1ZsoSlS5eycuVKzjvvPACWLVtGfHw8W7ZsYezYsU2uM3HiRH799Vfb5/Xcc89lw4YN/POf/2TGjBk8//zztnP79u3b7PjbgpOLhluWnNuic49llvH9qzv/9LyLFgyhV4xvi+7dUi0pO0lPTyc8PNwWQgESEhLw9fUlPT3dFkSjoqLw8vKynRMcHIxWq0VzUtvy4OBgCgsL7a4/ePBgu48DDBo0yO5YXV0dFRUVeHt7t/i5dVVmi8rj36U1CaEAKta50ce/S+P8hBC00lFZiJZx9wez4TQfbPjKWvswxF0ImpZVlAghuo+Tg+mt3IrBbGDP8T3WrrwNa0xPDabNUVFRUHhu23NMCp+EtoXfTzQ6HR7jxuExbhxBDzyAqaiI6s2bG7rxbsJ8/DjVv56hMk5VQVEoeGYRXpMno2jb9vuYxaLy+6eZZzxn42eZRA8JlN0eWsiha0SXLFnCE088QVhYGHl5eSQnJwPw4IMP8uuvv/LNN9/w008/sWHDBlJTU097nTlz5vDdd99RVVVlO/bjjz9SU1PDZZdd1uz5YWFhJCcns337dh5++GGcnZtvfpKcnMz06dOZPXs2eXl5LFmypEXPbfPmzfj6+tqF2ylTpqDRaNi6dWuL77V9+3aMRiNTppx4RykuLo6IiAg2b97c7HVWrVrFzTffzLhx48jLy2PVqlVYLBZWr15N//79mTZtGkFBQYwZM+ZPu6zW19dTUVFh96elFEXBWadt0Z/wBD0evrozXs/TT0d4gr5F1zubhe4xDQvj26Ih0amvI0VRmj1msVhO+7jGsTd37NTHdVfbsksaynGbpwJ55XVsyy7puEEJ0dXlboLKvDOcoELFUet5Qogez0XrwvDg4dw65Fbenfoum67ZxH/+9h8G+g/808eqqOTX5JNaePrf3/+MU2AgPhdfTK/nniPmfz/T67lnce7ddCLH/sYqpvx8alK2t/q+p5OVWmhXjtucqtJ68jLL2vze3ZVDZ0R9fHzw8vJCq9XaSgqrqqpYunQpK1assG2Z8f777xMWdvp9A6dNm4aHhwdfffUV119/PQArV67k4osvtpudanTo0CEefPBBWynmyWWwpwoMDESn0+Hm5nZWZY/5+fkEnbJPkpOTE3q9nvyT6tn/7F75+fm4uLg0WX8aHBx82uvo9Xrc3d1xcXGxu05VVRXPPvssTz31FM899xxr165l1qxZ/PLLL5x7bvMzl4sWLeLxxx9v8fNuLY1G4ZyrYpotd2g0YXZMu7zDpNfrmTZtGq+99hp33313k3WiZWVlxMfHc/jwYQ4fPmybFU1LS6OsrIyEhIQ2H9PZcnFxwdyBi/TbW2Hl6UNoa84TosezmGHf9y07t6rgz88RQnRrqqpypOoI6cXppJek2/6/pO7s3gAuqin685NOYamvp35/pq0st7HTrmo4XUVHU6ais7/vqQx1Jo5llnE4rYTD6SWU5te06HHVFWcOq+IEh68RPVVWVhYGg8Fu/Zxeryc2Nva0j3FycmL27Nl89NFHXH/99VRXV/PNN9/wySefNHv+fffdx9///nc+/PBDpkyZwpVXXtmuJaqdQeNM2iWXXMK9994LwNChQ9m0aRNvvvnmaYPoI488wn333Wf7e0VFhV15alvqOyyI6bcObLIA3NNPx4TZ7buP6GuvvUZiYiKjR4/miSeeYPDgwZhMJtatW8cbb7xBWloagwYNYs6cObz00kuYTCbuuOMOzj333GZLujtaVFQUP/74IxkZGfj7++Pj43PaWf6uIMirZeuWW3qeED2WoQZ2fASbX4XSnJY9xvP0jfCEEN2PRbWQW5FrFzrTStKoPHUtOaBVtPT17UugWyBJx07fq6RRoPuZe7pYamqoy8igbm+aLXjWHzgAJlOTczWenjiHhVHfggo2p1b0klEtKsePVHEorZjD6SXkHSjHYj67XRgAPLzPXOEnTuh0QbS15syZw7nnnkthYSHr1q3Dzc2N6dOnN3vuY489xrXXXsvq1av54Ycf+Pe//80nn3zSbBlva4WEhDRZB2gymSgpKTmrmdWQkBAMBgNlZWV2s6IFBQVndZ2AgACcnJyazN7Fx8ezcePG0z5Op9Oh03XcF1TfYUFEDwkkL7OM6op6PLx1hMb4tnutfZ8+fUhNTeXpp5/m/vvvJy8vj8DAQEaMGMEbb7yBoih888033HXXXfztb39Do9Ewffp0XnnllXYdV0vdfPPNbNiwgZEjR1JVVcUvv/zCxIkTHT2sVhsdrSfUx/W05bkKEOLjyujo7tEdWIg2V30ctr0N296B2oYZDFc/sJjAUAXNrsBWrN1zI8+ueaAQouswWUxkl2eTXpJOWnEa6cXp7CvZR42p6Wyfs8aZGL8Y4vXxJPgnkOCfQD/ffrg6uWK2mJn25TQKawqbNCsCUFAIdg9meNBw2zFzZSV16eknZjrT0jAczIZmlh1pfX1xHTAA14QEXAck4JqQgHNYGKgqByZPwVRQYF0T2uTGCk7BwbiPHNGiz0d1WT2H00s41DDrWVdltPu4l78rEQl6whP09Irx5dOnks9YnuvpZ/29VbRMpwuiffv2xdnZma1bt9q2FCktLWX//v2nnbUDGD9+POHh4Xz66af88MMPXHnllWecEerfvz/9+/fn3nvv5ZprrmHZsmVtGkTHjRtHWVkZ27dvZ8QI6xfD//73PywWi91s758ZMWIEzs7O/Pzzz1x++eUAZGRkcOjQIcaNG9fi67i4uDBq1CgyMjLsju/fv5/IyMgWX6cjaDQKvWP9Ovy+oaGhvPrqq7z66qvNfjwiIoJvvvnmtI9/7LHHeOyxx+yOLV++vMl5pza4OrVZUlRUVJNjEydOtDt26r0CAwP56aefTju2rkarUfjXRQnc/lHTtSWNb0n8e2aCNCoS4lTFWdbZzx0rwdTwRo5fFIxbAEPnwIH11u64KNiH0YavpenPSqMiIboJo9lIZlmm3UxnRmkG9eamQcpV60p/fX8S9NbAGe8fT1+fvjhrm/9dWqvR8vDoh7lvw30oKHZhVEHBs0blX96XUPbesoby2jQMDQ05T+UUGGgXOF0TEnAKDT1tv4/gRx+xdsdVFPsw2nB+8KOPnLZRkclg5lhmGYfSSzicVkLJsWq7jzvrtPSO9bOGz3g9PkFuduNw1DKy7qrTBVFPT09uuukmHnzwQfz9/QkKCuKf//ynXdfR07n22mt588032b9/P7/88ovt+COPPMLRo0f54IMPqK2t5cEHH+SKK64gOjqaI0eOkJycbAt5LZWfn09+fj4HDhwAYPfu3Xh5eREREYFeryc+Pp7p06dz88038+abb2I0GlmwYAFXX311sx1zT8fHx4ebbrqJ++67D71ej7e3N3fddRfjxo1rtmPumTz44INcddVV/O1vf2PSpEmsXbuW77777rSdf4VwpHC9e7PHQ3xc+ffMBNm6RYiTHU6GTUsg/XtsAbPXcEi8G+IvPhEuEy62btGy9iGoOHbi8d69rCFUtm4RokuqM9WRdjyNrfVb2b51O/tK95FZlonJ0rTE1cPZgzh9nG2mM14fT5RPFE6as4sFUyKnsHjiYl7739N4ZhcSnQ998lX6FWrwLzMDr1F4ymOceoXawmbjH+egs1t65T11Kix5qek+osHBTfYRVVWV4qPVDes8izmWWY7ZdNIMrAJBEV6EJ+iJSNAT3McHrfb0mcORy8i6o04XRAH+85//UFVVxcyZM/Hy8uL++++nvLz8Tx83Z84cnn76aSIjI0lMTLQdz8vL49ChQwBotVqKi4u54YYbKCgoICAggFmzZp11Q54333zT7jF/+9vfAOvWKnPnzgXgo48+YsGCBUyePBmNRsPll1/Oyy+/bHcdRVHsHtOcF1980fb4+vp6pk2bxuuvv253TlRUFHPnzm0yI3eyyy67jDfffJNFixZx9913Exsby5dffsmECRPO6rkL0RFWpR4FYMagEK4dFcZPv29l6jljGNcvSGZChQBrOdv+tbDpZTh0Uhf1mGnWABqZaJshsJNwsXWLltxN1sZEnsHWclyZCRWiS6g2VpNRkmErr00rTiO7PBuz2tC0MOvEud4u3sT7x5Ogt85yxuvjifCOQKOc/cYZqqpiKiigbu9e25rOyLQ0nik8NW5ax+EcEdF0ptOvbSrevKdOxWvyZGpStmMqKsIpMBD3kSNQtFpqKgwcTreW2h5OK6Gmwr7JUeMuDOHxesLj9Lh6nl1PDUctI+uOFLUlmyiKdpGdnU3//v1JS0s7Y+feP1NTU4O/vz8//PBDu68LrKiowMfHh/Lycry9vTEajaxZs4YZM2ZgNpvJzs4mOjoaV1dpItNZ1dXVdfp/J5PZwthFP3O8ysB7c0dyTl+97XXWlZswic7r5O9lnf41ZqyDXZ9aS3CP77ce0zjD4Ktg/AIIinfs+ESzutRrTHQaFYYK9hXvswbOEuuaztyK3GbXZfrp/AgwB3BO7DkMChxEvH88vTx6ndWWdo1UVcV45IhdE6G6tDTMJc10zVUUXPr0sZ/pjI9D20H7npuNFvKyymzrPI8frrL7uJOLht79/azBM0GPX4h7qz4novnvY6dmg7PRKWdEe4o1a9Zwyy23/KUQCvDLL79w3nnndenmNEKc7PfM4xyvMuDv4cI5MYHWrSeE6OlqSyF5KWx9C6obZiB0PjByHoy5DbylXF2IrqykrsS2nrOxkdCRqiPNnhvkHmRtIHTSTKefsx8//PADM4ac3ZsdqsWCISfXLnDWpaVhaW7veK0WXb9+JwLngARcY2PRnLL1XXtSVZXSvBpbk6Fj+0sxGe0bHgWEe9rWeYb29UXrfPYzwKL9SRB1oDvvvLNNrnPhhRdy4YUXtsm12oJMsnduXeHfZ9Uf1rLcmUN64azVYJQgKnqyskOw+XVI/QCMDY01vMNg7O0w/AZw7ZhZByFE21BVlaLaIts2KY3hM7+6+f3he3v2tq3ljPePJ04fR4BbQJPzjEZjM48+5d4mE/UHD9oaCNWlpVGfno6lpmnXXMXZGV3//icC54AB6GJi0DigmqquysjhfSW2PT2rSu0bLrl7u9jWeYbF6XH3dunwMYqzJ0FUtJnGd99qampwc3Nz8GjE6RgaNoTWnqajnKNV1Bn5aa/1h/Hlw8McPBohHChvJyS9DHu/gsa1X8EDYfzdMHAWnKabpRCi81BVlbzqPFvobJzpLK4rbvb8KO8oW+BsnOn00fm07t4GA3WZmXaznPX7MlDrm3bNVVxdcY2NtW6Z0rCmU9e3L4qLYwKd2WShILvcWm6bVkLhoUq7Rt9aZw29YnwJj7eGT30vDym37YIkiIo2o9Vq8fX1te2f6u4uNfidjcVioaioCHd3d5ycOueX/9rd+dSbLPQL8mRgb5npET2MqkLWz9YAmv3rieN9JloDaN/zmm9AJIRwOItq4UjlEbv1nOkl6ZTXN224qVE09PHpc6JzrX88sX6xeLp4tu7edXXU7d2Lz+YtFG7bhiF9H3WZmdDMLKnGwwPX+Hi7JkIu0dEoDvy9QFVVygtrbes8j2aUYqy3r4by7+1hW+fZq58vTi6d8w110XKd8zdR0WWFhIQA2MKo6Hw0Gg0RERGd9k2CL1Ot62EuG9a7045RiDZnNsKeL2HTK1DQsEedorXOfI6/C0KHOHZ8Qgg7ZouZnIoc6wxnwx6d+0r2UWWsanKuk8aJGN8Y2wxnvH88/f364+bUuuoxc1U19Rn7TjQS2ruX+oMHwWwmGDh5ZafGxwfXhHi7RkIukZEoLdgWsb3VVRs5mlFq29OzsrjO7uNuXs6Exeltaz09fHUOGqloLxJERZtSFIXQ0FCCgoJatFZBdDwXF5cW7cvrCEdKa9iaXYKiwKXDejt6OEK0v7oKSH0ftrwBFda10Th7wIgbrWtAfSMcOz4hBEaLkYNlB+1CZ0ZpBrWm2ibnumhciNXH2pXXxvjG4KJtXYmruaKCurR065YpDeW1hpwca/XEKbR6PyoCAgk792+4DxqEa8IAnHu3rmtue7CYLRTkVHI4rZjD6SUUZFfYPQ2NViG0n09Dua0/AWGeKLIlSrcmQVS0C61W22nXIIrO65sdxwAYG+1Pb19ZZyy6sYo82PoGpCyHxrI9z2AYcyuMnA9ubbPXnhDi7NSb6zlQesBuPWdmaSYGi6HJuW5ObsTp42yhM8E/gWifaJw1rVu/bSopabJdivHw4WbPdQoOtq7nPKl7repn7Zo7pBNtEVRxvNa2zvNIRimGWpPdx/1C3G17evbu74ezTn537EkkiAohOgVVVU+U5Q6X2VDRTRWmW8tvd30GloaqkYD+1vLbwVeBk5SeCdFRaow17C/dbzfTmVWWhUk1NTnX09nTGjYbt0vxjyfSKxKt5uyDk6qqmAqLqEtrnOVMpy4tDVNeXrPnO4eF2W+XEh+PU0Druua2N0OtiSMZpRxuKLctL7KfNda5O9nWeYbH6/HSd879zEXHkCAqhOgUdh0p52BRNa7OGi4YGOLo4QjRdlQVcjbCppch86cTxyPGQ+LdEDMNOmm5vBDdRaWhkn0l+2wNhNKL08muyMaiWpqc66vztdsuJUGfQG+v3miUs/86VVUV07Fj1KadWM9Zl5aO+fjxZs93iYo6ETgTrKFT6+t71vftKBaLSlFuJYfTizmUVkLBwQoslhP1thqNQnAf74Z1nv4ERnqhkXJb0UCCqBCiU/iqYe/QqQkheLl2jpIiIf4SswnSv7XOgB5LbTioQPxMSLwHwkY6dHhCdFdldWXWsFmSbiuvPVR5qNlzA90C7ZoIJegTCPEIadW6StViwXj4sN16zrq9aZjLm3bNRaNB17dPQ+i0ltjq4uLQeraua25Hqiyps814Ht5XQn21/QyyT6CbNXgmWMttXdwkbojmyStDCOFwRrOFb3da14dKWa7o8gzV8MdHsPlVKMu1HnNyhaFzYNyd4N/XseMTohs5XnvcFjYbZzqPVR9r9txQj1C79Zzx+ngC3QNbdV/VbMaQnW0Lm3VpadSlp2Opato1F2dndDH9bOW1bgkJ6GJj0XSRPdeN9WaO7j9RbluaX2P3cRc3J8Li/Kwlt/F6fAK7xvMSjidBVAjhcL9mFFFSbSDAU8c5/ZquexGiS6gqgm1vQ/I7UFtqPeamh9G3wOibwUNe20K0lqqqFNQU2K3nTC9Op7C2+e3iwr3C7cpr4/Xx+Lm2rgmYajRSn5Vl30ho3z7U2qZdcxUXF3RxcSdtmTIAXf8YNC6t65rrCKpF5fiRKg41dLfNO1COxXyi3FZRIDjau2Gtpz/BUV5otLK8QJw9CaJCCIdrLMu9ZGgvnOSHmehqirOs5bc7PwZTwz54flEwboF1FtTF3aHDE6KrUVWVI1VH7GY500vSKakraXKugkK0T7QtbCb4JxCrj8XbxbtV97bU11O/P/Ok9Zxp1O/fj2po2jVXcXfHNS7upEZCA9D1iUbpJB1rz0Z1WT2H00s4lFbCkX0l1FbaNz7y0rsSPsC6p2dYrB869673HEXnI0FUCOFQ5bVG1qUXAHCZ7B0qupLD2yBpCexbDTTMFvQeAePvtq4DbUU3TSF6GotqIbcil/Ti9BOznSXpVBoqm5yrVbT09e1rV14b6xeLu3Pr3uyx1NRQty/DbruU+gMHwNS0a67G09NuPafrgARcIiNRuuhWdSaDmWMHyjicZg2fJceq7T7urNPSO9avocmQHp8gt06zH6noPiSICiEcas3uPAwmC7HBXgzo1bp3sIXoMBYL7P8Bkl6Gw1tOHO8/3RpAI8db69aEEE2YLCYOlh+0m+ncV7KPGlNNk3OdNc7E+MXYZjkT/BOI8YtBp23dFkfmykrq0tPtQqfhYLb1a/oUWl9fu8DpmpCAc1gYShfubq2qKiXHqjm0t4TD6cUcyyzHbDrpuSsQFOFFeIJ11jM42getU9d9vqJrkCAqhHCor1KtZbmXDe8t77aKzstYB7s+gU2vQnGm9ZjWBQbPhnF3QVCcY8cnRCdjMBs4UHbALnRmlGZQb65vcq6r1pVYfawtdMb7x9PXpy/O2taVf5pKS6k/KXTW7t2LMbf5rrlOgYH226UkJOAUGtotfh7VVBisDYYamgzVVNiXF3v66Wx7eobF+eHm2XXWsYruQYKoEMJhDpfUsC2nBEWxrg8VotOpKYGUpbD1bahuaIqi84FR82HMbeAle94KUWeqY3/pfmt5bYm1g21mWSYmS9MSVw9nD+L0cSdCpz6eKJ8onDSt+5XUdPy43XrOur1pGI813zXXqVfoic61Awagi4/HOSioVfftjMxGC3XFWrZ+k83RjDKOH7bv4OvkrKFXfz/b1ip+Ie7dInCLrkuCqBDCYRqbFCX2DSDUR9q9i06kNBe2vA6pH4KxYe2UdxiMuwOG3wA6L8eOTwgHqTZWs69kn22mM604jezybMyqucm53i7etr05G9d0hnuFo1HOvuRTVVVM+fn226WkpWEqbL5rrnNEhN0sp2tCAk5+reua21mpqkppfo11P8/0Eo7uL8VkcOc4R2znBIR72tZ5hvb1Ress5bai85AgKoRwCFVVWZVq/WEpTYpEp5G3E7a9Dnu/hsZfrIMHQeLdMOAyaGWpoBBdUXl9uS10Ns505lbkoqI2OVfvqreFzsby2l4evVo146aqKsYjR+y3S0lLw1zStGsuioJLnz52gdM1Pg6td/fsOVBXZeTwvhJb+KwqtS911ugs9B0SQuSAAMLj9bh7S7mt6LwkiAohHOKPw2XkFNfg5qxl+kApbxQOpKooWT8zPvNZnP9IO3G8zyRrAO0zSRoQiW6vpK7EbpYzrTiNo1VHmz032D3YbqYzXh9PkHtQ60KnxYIhJ/dE4Ny7l7r0dCwVFU1P1mrR9et30nYpCbjGxqLx8Djr+3YVZpOFguxyDqVZw2fhoUpOfh9A66ShV4wP4fH+9Ir1ZvMfvzLpwlicu+AWMqLnkSAqhHCIxiZF0weG4KGTb0XCAUwG2PMlbHoFp8K9BAKqokUZeDmMvwtCBzt6hEK0OVVVKaotsm2X0jjTWVBT0Oz5vT1729ZyxvvHE6ePI8AtoHX3NpmoP3jQbqazPj0dS03TrrmKszO6/v1PbJkyIAFd//5odK3rmttVqKpKeWGtbU/PoxmlGOvty571vTxs6zx79fPFycW6hYzRaETZ4YBBC9FK8tufEKLDGUwWvttlbSYhZbmiw9VVwPblsOUNqLS+DlUXD7J8JhB51XM4B0Q7dnxCtBFVVTlWfcx+j87idIrrips9P8o7ym6Pzjh9HD46n1bd22IwUJ+Zab9H574M1PqmXXMVV1dc4+Lsutfq+vZFcekZZaX1NUaOZJTa9vSsLK6z+7irpzPh8XrbWk8P3+4dxkXPIUFUCNHhfskopKzGSJCXjsR+rXtnXYizVnHMGj63L4f6hrI/z2AYcxumIdez95dNRPqEOXSIQrSWRbVwuPKw3XrO9JJ0yuvLm5yrUTT08eljN9MZ6xeLp4tn6+5dV0d9RsZJ5bVp1GVmgtHY9N4eHrjGx9s1EnKJjkZx6jm/klrMFgpzKzm0t5jD6SUUZFegnlRuq9EqhPbzaQif/gSEeaJoZHmA6H56zle9EKLTaCzLvXRYb7Tyw1W0t4I02PQK7P4cLA2/GAfEWstvB88GJ12zvzAL0VmZLWZyKnJss5xpxWnsK9lHdWOH55M4aZyI8Y2xreWM94+nv19/3Jxa16ncXFVNfcY+a9hs2DKl/uBBMDftmqvx8cE1Id5uyxTniAgUTc/r3FpxvNa6zjO9hCP7SjHU2m9t4xfibtvTs1eMLy6u8iu66P7kVS6E6FBlNQZ+3mddiyRluaLdqCrk/A5JL8OBdSeORybC+LshZir0wF+GRddjtBg5WHbQ1kAovSSd/aX7qTXVNjnXReNCrD7Wrry2n28/XLStK3E1V1Q02S7FkJOD3fRdA61eb1vLaQ2eA3Du3bquud2BodbE0f0N5bbpJZQX2v976dydCIvTEzHAWm7rpXd10EiFcBwJokKIDvX9rjyMZpX4UG/iQ7tne33hQGYTpH9jDaB5O6zHFA3Ez4Tx90DYCIcOT4gzqTfXk1maabeec3/pfoyWpjP2bk5uxOnj7Mpro32icda0rluqqaSkyXYpxsOHmz3XKSTEfruUAQk4BbWua253YbGoFB2q5HBaMYfSSig4WIHFciKwazQKwX28G9Z5+hMY6YVGKoJEDydBVAjRob76w1qWO0tmQ0VbMlTDHytg82tQlms95uQGw+bAuDtB38ex4xPiFDXGGvaX7rcLnVllWZhUU5NzvZy97Epr4/3jifSKRKvRnvV9VVXFVFhEXdrehsCZTt3evZjy85s93zkszH67lPh4nAJkbT9AZUkdh9Mb9vTcV0J9tf2/nU+gG+ENDYbCYv1wcZNfu4U4mXxFCCE6TM7xarbnlqJR4JKhvRw9HNEdVBXBtrcg+V2oLbUec/eH0bfAqJvBw9+x4xMCqDRUsrdwL0l1SSRtSiKjNIOcihwsqqXJub46X7tZzgR9AmFeYa3bo1NVMR07Rm3aifWcdWnpmI8fb/Z8l6ioE4FzwABc4+LQ+vqe9X27K2O92Vpu2xA+S/Ptt51xcdUSFqe3hU+fwNatwxWip5AgKoToMI2zoRNiAgnylvUw4i84fgA2vwI7PgZzw3YQftEwfgEMuRZc3B07PtFjldWV2XWtTS9O51DloRMn5Jz4z0C3QNtMZ4J/Agn+CQS7B7cudFosGA8dsiutrdubhrm8addcNBp0ffvgmnBiTacuLg6tZ+u65nZXqkXl+JEq256eeVllWEwnym0VBYKiGsptE/wJjvJCo5W150K0lARRIUSHUFVVynLFX3doK2x6GfatBhp+Iew9EhLvhriLoBWlikK01vHa49bS2pNC57HqY82eG+Iegt6oZ2L8RAYEDiBeH0+ge2Cr7quazRiys+0bCaWnY6mqanqyszO6mH4nOtcmJKCLjUXjJrN1zakur7cGz70lHNlXQm2l/fpcL70r4QP0RMTr6R3rh6tH69bkCiEkiAohOsj23FIOldTg7qJl6oBgRw9HdCUWC2SssQbQw1tPHO9/gTWARoyzTk0I0U5UVaWgpsBuPWdacRpFtUXNnh/hFWG/plMfj6fWkzVr1jBj4AycnVseXlSjkfqsrBOBc+9e6jIyUGubds1VXFzQxcWd2DJlwAB0MTFoXFrXNbcnMBnMHDtQZl3nmV5C8VH7LXCcdVp6x/o17OmpxyfIrUc3ZRKiLUkQFUJ0iFUNs6EXDAzF3UW+9YgWMNbBzo9h86tQfMB6TOsCg6+y7gEaGOvY8YluSVVVjlQdsYXNxuBZWl/a5FwFhWifaLvy2jh9HF4uXk3ONbZgr1pLfT31+/fbda+tz8hAbeaxirs7rnFx1rWcDbOduj7RKGcRcnsiVVUpOVZt29PzWGYZZuNJa3UVCIrwsgbPAXqCo33QOkm5rRDtQX4bFEK0uzqjme93WsvVZg2XslzxJ2pKIHmptQlRdcOMk6sPjLwJxtwKXiGOHZ/oNiyqhZyKHGtp7UnltZXGyibnahUtfX372q3n7O/XH3fn1q1HttTUULcvw25NZ/2BA2Bq2jVX4+XVZLsUl8hIFK2UordETYWBI/tKbHt61pQb7D7u4atrWOepJyzODzdPmUEWoiNIEBVCtLtf9hVSUWcixNuVsX2ki6k4jdIc2Pw6/PEhGBu6UfqEw9g7YPj1oGs6yyRES5ksJg6WH7QLnPtK9lFjqmlyrrPGmf5+/e1mOmP8YtBpda26t7myktrde/D9/Xfyf/sdw759GLKzrWXnp9D6+p6Y5WxoJOQcHi7loGfBbLSQd7Dctqfn8cP2a2ednDX06u/XsKenHr9Qd/n8CuEAEkSFEO2usSz30mG90coG3uJUx/6ApJch7Wto3M4iZBCMvwcGXApaKTUUZ8dgNnCg7IAtdKYVp7G/dD/1jR2WT+KqdSVWH2sLnPH+8fT16YtzK193ptJS+861aWkYc61dc4OAkyORU2Cg/XYpCQk4hYRIKDpLqqpSml9jW+d5dH8pJoN9yA8I9yQ83jrrGdrXBydnmU0WwtEkiAoh2lVJtYFf9hUCUpYrTqKqcGA9JC2BnN9PHO97Hoy/G/pMlAZEokXqTHXsL91vt54zsywTk6VpiauHswdx+ji78tpI70icNK37dchUVNRkuxTjsea75jqFhlKq1xM5aRIegwaii4/HOSioVfcVUFdl5PC+EtuenlWl9m8yuHm7EBF/Yk9Pd28ptxWis5EgKoRoV9/vOobJojKglzf9g6W0ssczGWDPF7DpFShMsx7TOMHAy60NiEIGOXZ8olOrNlazr2Sf3Uxndnk2ZtXc5FxvF2/i/RsCp9460xnuFY5GOfvGM6qqYsrPt98uZe9eTEXNd811joywX9OZkIDq6UnamjUMm3F2XXOFldlsoeBghW1Pz8LcCtsOTgBaJw29YnwIj/cnPEGPf28PmVkWopOTICqEaFerUhv2Dh0e5uCRCIeqK4fty2HLm1DZMGPk4gkj5sLY28FHXh/CXnl9uS10ppVY9+rMrchFPTl9NNC76q1ltSeV1/by6NWqIKKqKsYjR6yBc+9e22ynubRp11wUBZc+fU4JnfFovVrXNVecoKoq5UW11gZDadZyW2Od/RsO+l4ehCdY9/QMjfHF2UXKbYXoSiSICiHaTVZRFTsOl6HVKFw8pJejhyMcofwobH0DUpbz/9m77/Aoq+yB499p6WXSCyGhJZDQi0hTUAFBRCAJuz8LiK69i7rK6qq4u7Z1Levae2N1SQIIAgpClCJNOkkgBEIgnfQ6mfL+/hgYGANIwkwmIefzPHnWufPmPTchm8yZe+65NJ3oROoTDiPugqG3gKfelbMT7UR5Y7ndKmdGWQb5tflnvDbMK8y60nlilTM+MJ5Qr9DWJZ0WC025uXbHpTRmZGCpad41F40G9169bOdzeiQk4NE7DrW3d4vjijMz1Bs5tr/Cttez+nij3fMePjrrPs8THz4BrWseJYRoHyQRFUI4zeITTYouiw0mxFdeMHQqxfus5bd7FsLJvXohfazlt/1nglZ+HjojRVEobSi17uc8baWzuL74jNd38elit9LZJ7APQZ6t67ytmEwYcg7ZH5eSmYmlvnnXXJVOh3vv3nbHpbjHxaF2l59bR7KYLZQcqbGe6ZlRTnFuNYrl1Iq3WqMioqe/ddUzIYjgKB9U0vBOiIuGJKJCCKewWBQW7ZCy3E5FUeDwz7Dx39ZGRCfFjIHRD0CvCaCWg+E7C0VRKKgrsCacpzUSKmssO+P13fy62a109gnsg7+7f6tiW5qaMGRn2zURMuzfj2Jo3jVX5eGBR58+dseluPfsicpNmts4Q/XxBts+z2NZFTQ12DeVCgj3snW3jYzV4+YhL1WFuFjJ/7uFEE6xNbecYxUN+LhrmZgQ5urpCGcym6xHr2z8NxTuso6p1BB/nTUB7TLUpdMTzmdRLBytOWq3yplZnkmVoarZtWqVmh7+PWwrnfFB8fQO6I2Pm0/rYjc2Yti/n4bT9nMasg/CGfZkqr298YiPtyWcHn374tatGyqtvBxylqZGE/knym3zMsupKmmwe97dS0tUn0CiEwKJig/AL8jTRTMVQrQ1+c0rhHCKk6uhk/uF4yHntV2cmupg+xew6S2otJ6TiNYTBt8EI++BwB6unZ9wCrPFTG51rm0vZ2Z5JlnlWdQZ65pdq1VridXH2vZyxgfFExcQh6e2dcmGubYOQ1amXfdaw6FDYG7eNVft749HQjyeJ/dzJiSgi45GJavyTmWxKJTm1dj2eRblVGE5rdxWpVYR3sOPrvHWctuQGF/UUm4rRKckiagQwuEajWa+21MISFnuRam2BDa/B1s/hMZK65hXEAy/Ey65Dbxbt4dPtD9Gi5Gcyhy78toDFQdoMDU0u9ZN7UbvwN52nWt76Xvhpmldiau5qorGzEy7RkJNubnWEvDf0AQFnVrlTEjAI6Evui6t65orWq6mvNF6nmdmOccyK2iss1+N9gvxJPrEeZ5RvQNw85SXn0IISUSFEE6wOrOYmkYTXfSeXNo90NXTEY5yPNvagGjX12A+sdcusAeMvA8G3QA6KanryAxmA9kV2Xb7OQ9UHMBoaV7i6qn1tK1wnvzf7v7d0albdz6mqbzc7nzOxowMjMeOnfFabXi4/XEpfRPQhraua65oHaPBTEF2JXkZZRzNKKeiyL7hk5uHhqg+1n2eXeMD8A/xctFMhRDtmSSiQgiHW3Ti7NDpgyOl5OpikLcJNvwb9i/HdoJ81CUw6gHoMwXUUnrd0dQb6zlQccCWdGaUZXCo8hAmxdTsWl+dr13CGR8UT4xvDJpW/LsrioKppNTufM7GjAxMRUVnvF4XFXVawtkXj4R4tEGy4t7WFIvC8WO1tiZDhTmVWEynlduqILSbn+1Mz7Dufqg1UgIthDg3SUSFEA51vNZA+oFSAGYMlrLcDstitiaeG/4Nx7acGu99jTUBjR5hffUp2r2aphqyyrPsVjoPVx1GoXmJq95db9dEKCEogSifqNad0akoGPMLaMw4PenMxHz8+Bmvd+vW7dT5nH0T8IiPR+Pfuq654sLVVRms5bYn9no21NivjPsEuhOdEER0QiBdegfg4d261XAhROcliagQwqGW7irAbFEYEOVPr9DWdcEULmRsgF3/hY3/gfIc65jGDQb+H4y8H0LiXDs/cU6VjZV2XWszyzLJq8k747UhniG2ZPPkvs4wr7DWJZ0WC8a8PLtVzsZ9GZirmnfNRa3GvWdP++NS+vRB4yO/L1zJ1GSm8GAVeSeSz7L8Wrvnte4aonoHnGgyFIh/qKeUQwshLogkokIIh7KdHTq4i4tnIlqkvtzafGjze1B/YsXKw9/afGj4neArR/C0N8cbjltXOU9LOgvqCs54baR3pH15bWA8IV4hrYqrmM00HT58aj/nvgwaMzOx1DXvmotOh3tsL1t5rWdCAu69e6P2lP3ErqYoCuUFdeSdWPEsyK7EbLScukAFodG+tjM9w3v4o9FKua0QwnEkERVCOMzBkhp2H6tCq1YxdWCkq6cjzkdFLvzyFuz4EownGo74R1uPXxk8C9xllcrVFEWhuL7Ybj9nZlkmpQ2lZ7w+2je6WdIZ4BHQuthGI4aDB+2OS2ncvx+loXnXXJWbG+59+uCREG8rsXWPjUXt1rquucLx6qubOJZVbjvTs76qye55b727bZ9nVHwAnj7ybyeEcB5JRIUQDpN2oknR2LgQgnzcXTwbcU7522HjvyFjCSgnVkHCB8DoByFhOmjkz4MrKIrCsdpjzVY6KwwVza5VoaK7f3dbspkQlECfwD74uvm2KrbFYMBw4IDdcSmG/ftRjM275qq8vPCIj7frXuveozsqnewTbE/MRguFh6ps+zxL82rsntfq1ETG6YlOCKJrfCABEV5SbiuEaDPySkMI4RAWi8Lik2W5cnZo+6QokL3KmoDmrjs13vMqGP0AdB8rDYjakNli5kjNEWvCeVrSWWOsaXatRqWhp76n3X7OuIA4vHStOxbDUl9PY9b+0/Zz7sOQkwOm5l1z1b6+zY5LcYuJQaWRbsntjaIoVBbXW8ttM8rJP1CBqclid01wVx9buW1ET3+0Ovl3FEK4hiSiQgiH2HS4jIKqRnw9tFwVH+rq6YjTmZpgz0LrGaClmdYxtRb6JcOo+yG8n2vn1wmYLCYOVR2ySzgzyzNpMDUvcdWpdcQFxNmtdMYGxOKuaV2VgbmmhsbMTLuVzqZDh6xvTPyGRq+371zbty+6qNZ1zRVto7HOaO1ue6LJUG2Fwe55Tz83ok8knlF9AvD2l2oVIUT7IImoEMIhTp4dOqV/BB7yDnv70FgF2z6Bze9CTaF1zM0Xht4MI+4Gf1m5doYmcxMHKw+SWZZp29d5oOIABrOh2bUeGg96B/a2JZzxQfH09O+JTtO6EldTRYV959qMDIxHztw1VxsScup8zhPda7Xh4ZJ0tnNms4XiQ9W2Mz1LjlRz+kk8Gq2aiF7+1r2eCUEEdfGWf1MhRLskiagQ4oI1NJlZsdd6IL2U5bYDVfmw6W349TNoOlHm6RsBl94Fw26xdsMVDtFoamR/xX67lc7symxMluYlrt46b/oE9rElnQlBCXTz64ZG3bo3bkylpc2OSzEWnLlrri4y0pZseiQk4B4fjy5UKhc6AkVRqCptsO3zPLa/AmOj2e6awEhvW5OhiFg9Ojd5M1AI0f5JIiqEuGA/ZBRRazARFeDJsJjWdecUDlC011p+uzcFTiZCIfHW8tv+M0ErHTAvRJ2xjqzyLFvSmVGWweGqw5gVc7Nr/dz8bCucCYHW/+3q2xW1quXHXyiKgqmo6FTn2n37aMzIwFR65q65upho+z2dCQloA+T/lx2JocFEflYFeRllHM0sp/p4o93zHj466z7PEx8+AVJuK4ToeCQRFUJcsJNnh84Y3AW1WkrA2pSiwOGfYMO/IefHU+PdLoNRD0DsBGlA1ApVhipb0plRbu1ge6T6CArN91UGegTaNRGKD4on0juyVeWQiqJgPHbs1PmcJ1Y7zRXNu+aiUuHWo4ddEyGP+Hg0vq3rmitcx2K2UHKkxtZkqDi3GsVy6mdNrVER0dNabts1PpCQrr6o5HetEKKDk0RUCHFBSmoaWZd9HLAmoqKNmE2QsRg2vAFFu61jKjUkTLMmoF2GuHR6HUlZQxl7S/aS3pjO2nVryarIIr82/4zXhnmF2a1yJgQlEOIZ0rqk02ym6cgRu4SzMSMDS03zrrloNLj36nWqkVBCAh6941B7e7c4rmgfqo832BoMHdtfgaHevpxbH+ZlK7eNjNPj5iEv2YQQFxf5rSaEuCDf7izAbFEY1FVPjxAfV0/n4meohR1fwC9vQ9WJJjRaTxgyC0bcA4HdXTu/dkxRFErqS2x7OU+udBbXF5+66Oip/+zi08W2lzM+MJ4+gX0I8gxqXWyTCUPOIfs9nZmZKPX1za5V6XS49+5tt9LpHheH2l3KLzuypkYTDcUaNiw8SP7+KiqL7f/t3b20RPUJJDohkKj4APyCPF00UyGEaBuSiAohLsgi29mhshrqVDXFsOU92PoRNFZax7yC4dI74ZLbwCvQpdNrbxRFoaCuwK5zbWZZJmWNZc2uVaEixi8GvwY/rux3Jf1C+tEnsA/+7q1r6mRpasKQnW07n7MxIxPD/v0ohuZdc1UeHnj06XOqtDYhAfeePVG5yX7ejk6xKJQePVVuW5hThWLxogxrB2uVWkV4Dz/bmZ6hMX6ytUEI0alIIiqEaLX9RTXsK6hGp1Fx7YBIV0/n4lR6AH55E3Z9DeYm61hgTxh1Hwy8HnSyamJRLBytOWpb5cwos650VjdVN7tWrVLTw7+HbZUzPsi60umGG8uXL+ea+GvQ6c7/6BRLYyOGrCwaTlvpNGQfBKOxeWxvbzzi423nc3okJODWvTsqjXQ4vVjUVjRaE8/Mco5lVtBYZ/9zoPGy0HtIF2L6BdOldwDunvIyTAjReclvQCFEq6XtOAbAuN6hBHrLCo7DKArkbYKN/4b9y0+NRw2H0Q9A72uglUd+dHRmi5nc6lwyyjJsK51Z5VnUGeuaXatVa4nVxxIfFG9rJBQbEIuntnnybjxD4tgsdm0dhqzMU91rMzIwHDoE5uZdc9X+/nj2te9cq4uORqVueddc0X4ZDWYKsis5mlFOXmY5FYX2P4duHhq69A4gum8QEb18Wb91LWOu6dWiNzuEEOJiJYmoEKJVzBaFJTusZxYmSpMix7CYIes7awJ6bOuJQZU18Rz9AESPcOn02prRbCSnKseuvHZ/+X4azY3NrnVTu9E7sLfdSmcvfS/cNK17g8RcVUVjZuapRkL79tF05Ij1TYLf0AQF2Z3R6ZHQF12X1nXNFe2bYlE4nl9rTTwzyinMqcRiOvUzoVJBaDc/W5Oh0O5+aDTWNx/O580OIYToTCQRFUK0yi85ZRRVN+LnoeXK+FBXT6djMzbAzgXwy1tQnmMd07jDwP+zngEaHOva+bUBg9lAdkW23X7OAxUHMFqav3j31Hraks2T/9vdvzs6detWmUxlZdTt2UPgmrUUrl5NU2YWxmPHznitNjzc/ozOvn3Rhraua67oGOqqDBzLLLeV3DbU2P9M+gS6E50QRNf4QKL6BODhLaudQghxPiQRFUK0ysmy3GsHRuKu7Zxlohesrgy2fghb3od66xE4eOitzYcuvRN8Ls4Ev95Yz4GKA3bltTmVOZiV5iWuvjpfu4QzPiieGN8YNK0oTVYUBVNJSbPjUkxFRQAEA6cXVuqiomzJpjXxjEcb1LquuaLjMBnNFGZXkXfiaJWy/Fq757XuGqLi9LYzPfVhXvJGhBBCtIIkokKIFqtvMrFyr/XFu5TltkL5Yevq544vwdRgHfOPhpH3wuCbwP3iOQanpqmGrPIsu5XOw1WHUWhe4hrgHmC3nzM+KJ4on6jWndGpKBjzC2jM2Hda0pmJ+fjx5herVOhiYijT+9P9qqvw7t8fj/h4NP6t65orOhZFUSgvqLOd6ZmfXYnZaDl1gQpCuvpay20TAgnv4Y9GK3t9hRDiQkkiKoRose/3FVHfZCY60IuhMQGunk7Hkf8rbPg3ZH4LyokXuhEDYdQDkDAdNB37V3JlY6XtbM6TSWdeTd4Zrw3xDLElmycTzzCvsNYlnRYLxrw8W8LZcOLIFEtVVfOL1Wrce/a0Py6lTzwWdzf2LV/OkGta1jVXdEwNNU0czbImnkczyqmrarJ73tvfja59g4g+UW7r6SvN2IQQwtE69qseIYRLpG23nh06Y3AXKUn7PRYLHFxlTUCPrD813mu8NQHtfrm1w0kHc7zhuO2YlJOrnYV1hWe8NtI70r68NjCeEK+QVsVVzGaaDh8+cT7nie61mZlY6pp3zUWnwz22l20/p2ffvrjHxaH2bN411yKNZC5qZpOFopwq2z7P0rwau+e1OjWRcXrbmZ6BEd7yu00IIZxMElEhRIsUVzey4aC1vHGGlOWenckAexbCxjehNMs6ptZC/5nWBkRhfV07v/OkKApFdUXNVjpLG0rPeH20b7Rd0pkQmIDeQ9+62E1NGHJy7I5LaczKQmls3jVX5eaGe58+dt1r3WNjUbvJSlZnpCgKlcX1tsQz/0AlJoP9HuSgKB+i4wPp2jeQiJ7+aHWy110IIdqSJKJCiBZZsjMfiwJDYwLoFuzt6um0Pw2V8OsnsOldqLXuo8XNF4bNgUvvBv/2m7wrisKxmmPNks4KQ0Wza1Wo6O7f3ZZsxgfF0yewD75uvq2KbTEYMBw4YNdIyLB/P8oZVipVXl54xMfbda9179EdlZTUdmqNdUaOZVVwNKOMvMxyassNds97+rlZE88Ea7mtt7+7i2YqhBACJBEVQrTQ6WW54jRVx2DTO/Drp9B0osumbwSMuBuGzgGP9tX4xmwxc6TmiDXhLMskozyDrLIsaow1za7VqrT01Pe0288ZFxCHl86rVbEt9fU0Zu0/VV6bkYHh4EEwN++aq/b1/c1xKQm4xcSg0sjqVWdnNlsoPlxtO9Oz5Eg1p/fA0mjVRPTytzUZCor0QaWWclshhGgvJBEVQpy3jIJqsopqcNOouXZAhKun0z4U7bGW3+5NBYvJOhaaYC2/7ZcMWteXhposJg5VHbLt6cwszySrPIuGkx17T6NT64gLiLNLOmMDYnHXtG71yFxTQ2NGpt1xKU2HDoHSvGuuJiDA7nxOj74J6KJa1zVXXJyqSuvJ22cttz22vwJjo/2bF4GR3rZ9npGxenRu8oaFEEK0V+0uEVUUhTvvvJOUlBQqKirYsWMHgwYNuqB7duvWjYceeoiHHnrIIXM8k6ysLObMmcPOnTvp06cPO3fubNV96uvrmTVrFqtWraKmpoaKigr0en2r7vXss8/yzjvvUFJSwqJFi5g+fXqr7iOE2aKw5XA57/+cA8AVvUPQe7k+wXIqixmObITaYvAJg5hRcPLsSkWBQ+mw8d+Qs+bU53S7DEY/aG1EdAHJk9liZnvJdkrrSwnxCmFI6JDzPjezydxEdmW2baUzszyTAxUHMJgNza710HjQO7C3LeFMCEqgu28Mxu27MZWWolWH4NUr/rxXH00VFXYJZ+O+DIx5Z+6aqw0JOXU+54l9ndrwcEk6OwGLRaEwu5K6agPefu5ExOpRn2Wl0tBgIj+r4sSZnmVUH7ffH+zhraNrfABdE4LoGh+IT4CU2wohREfR7hLRlStX8umnn5Kenk6PHj0IDg529ZTOyzPPPIO3tzf79+/Hx8d6BuCBAwd47LHH2LBhA01NTQwYMIC//e1vXHHFFWe9z2effca6devYuHEjwcHB+J84xy4zM5PHH3+cn376CZPJREJCAqmpqURHR5/xPpmZmcyfP59FixYxYsQIAgIC+OCDD/j888/Zu3cvAEOHDuX5559n+PDhDv5uiIvJyr2FzF+aQWHVqReAW3LLWbm3kEn9LtJV0YxvYeXjUF1waswvEiY+b1313PiGdSUUQKW2Hr0y6n7oMuSCQ68+spoXt7xIcX2xbSzMK4wnhj/B+Jjxdtc2mBo4UHHAbj9ndmU2ppMrs6fx1nnTJ7CP9ciUE4lnN79udglu9Q8/cOT5uzAVFdnGtOHhhP1lHn4TJ9rdz1RaetpRKdbE01Rw5q65ushI+yZC8fHoQkNb9f0RHVvOjhLWfZNNXeWpN0a89e5c9sdYeg4OxWK2UHKkxnamZ9HhahTLqdVztUZFRE9ruW3X+EBCuvpKua0QQnRQ7S4RzcnJISIiglGjRrl6Ki2Sk5PDlClTiImJsY1de+21xMbGsmbNGjw9PXn99de59tprycnJITw8/Kz3iY+Pp1+/fnZjY8aM4U9/+hPz58/Hz8+Pffv24eHhcc75AEybNs22wpCens7111/PqFGj8PDw4KWXXmLixIns27ePLl1kv59obuXeQu7+cju/LaKsrDdy95fbeeemIRdfMprxLfxvNvz2q64ugJQ5px7rvGDwLBh5DwR0c0jo1UdWMzd9LspvYpfUl/Bw+sPcN+g+vHXetuNSDlUdwnLyPNLT+Ln52c7oPNlIqKtvV9Qq9VljV//wA/kPPtSsZNZUXEz+Aw/SeNufULm52ZoJmUrP3DVXFxNtv6czIQFtgJw1K6xJ6Mr39jYbr6s0sPK9vYR196OyuB5Dvf0bKfowL+s+z/hAIuP0uHm0u5cuQgghWqFd/TafM2cOn332GQAqlYqYmBhyc3NJSUlh/vz5HDx4EC8vLwYPHsySJUvw9vZm3LhxDBo0iNdff912n+nTp6PX6/n0009tYzU1NVx//fV8++236PV6/vKXv3DvvfeedS7p6en8+c9/Zt++feh0Ovr27cuCBQvsEs2TTiZ6v/76K8899xzPPPMM9913H9nZ2Xz00UcMGDAAgBdffJG3336bvXv3njERHTduHD/99JPtnmPHjiU9PZ0nn3ySa665hpdfftl2bc+ePc8692effZb58+cDoFZbX3gqisJXX31ld92HH35IamoqP/74I7Nnzz7r/UTnZLYozF+a0SwJBWuKpgLmL81gQkI4motlRcJitq6EnvGrPkGlhrFPwPDbwSvQYaHNFjMvbnmxWRIK2Mb+s/M/zZ4L9Ai0W+VMCEogwjuiRSWuitlM8fMvnHHf5smxsg8/sh9XqXDr0cOutNYjPh6Nb+u65oqLm8WisO6b7HNeU3y4GgB3Ly1RfQKsez3jA/ELbn7uqxBCiI6vXSWib7zxBj179uT9999n69ataDQaCgsLuf7663n55ZeZMWMGNTU1rFu3DuVML5jO4Z///Cd/+ctfmD9/Pt9//z0PPvggcXFxTJgwodm1JpOJ6dOnc/vtt/Pf//6XpqYmtmzZctYXdoWFhYwfP55Jkybx6KOP4uPjg7e3N7179+bzzz9nyJAhuLu789577xEaGsrQoUPPeJ+0tDSeeOIJ9u7dS1paGm5ublgsFr777jv+/Oc/c/XVV7Njxw66d+/OvHnzzrrn89FHH6Vbt27ccsstFBaeuVQOrPtRjUYjgYFnfzFtMBgwGE6VUFVXV5/1WnFx2XK43K4c97cUoLCqkS2HyxnZM6jtJuZMRzbal+OeiWKx7hd1YBIKsL1ku1057tkMDBnI6C6jbSudIZ4hF7yvsn7br3bluGfjfdll+Iwda006+/RG7dW6rrmi8ynMrrQrxz2by6+Po+9lXc66Z1QIIcTFo10lov7+/vj6+qLRaGwrhtu3b8dkMpGYmGhbjezfv3+L7z169GieeOIJAOLi4tiwYQOvvfbaGRPR6upqqqqquPbaa20rj/Hx8We9d3h4OFqtFh8fH7uVztWrVzN9+nR8fX1Rq9WEhoaycuVKAs5SphYYGIiXlxdubm62+xQVFVFbW8uLL77I3//+d1566SVWrlxJYmIia9euZezYsc3u4+PjY2twdLYSYIDHH3+cyMhIxo8ff9ZrXnjhBdvqquhcSmrOnoS25roOofb3E8EWXdcCpfVnLnX9rRv63MA1Pa5xaOyzldn+lv+0afhfO8WhsUXnUFf9+0koWFdDJQkVQojO4ewbhtqJgQMHctVVV9G/f39mzpzJBx98QEVF88PVf8/IkSObPc7MzDzjtYGBgcyZM4err76aqVOn8sYbb5xzZfFMFEXh3nvvJTQ0lHXr1rFlyxamT5/O1KlTW3Qvi8W6/2vatGk8/PDDDBo0iCeeeIJrr72Wd999t0VzOt2LL77I119/zaJFi86513TevHlUVVXZPo4ePdrqmKJjCfU9+89Fa67rEHzCHHtdC4R4hTj0upbQhpzfPc/3OiF+y9vv/LrZnu91QgghOr52n4hqNBpWrVrFihUrSEhI4M0336R3794cPnwYsO6B/G2ZrtFovOC4n3zyCb/88gujRo3im2++IS4ujk2bNp33569Zs4Zly5bx9ddfM3r0aIYMGcLbb7+Np6enbR/s+QgODkar1ZKQkGA3Hh8fT95ZjkX4Pa+88govvvgiP/zwg23/6tm4u7vj5+dn9yE6h+HdA4nwP3uSqQIi/D0Y3t2xJaouFTPK2h2Xs63IqMCvi/U6BxsSOoQwrzBUZ41t7Xw7OGSww2N7DRuKNjz8nEfOaIKC8Bp25m0FQvyeiFg93vpzJ5k+AdajXIQQQnQO7T4RBWvjntGjRzN//nx27NiBm5sbixYtAiAkJMRuhdFsNtuOJzndb5PITZs2nbPcFmDw4MHMmzePjRs30q9fPxYsWHDec66vrwdONQs6Sa1W21Y5z4ebmxuXXHIJ+/fvtxs/cODAGRsn/Z6XX36Zv/3tb6xcuZJhw4a1+PNF56FRq3hmasIZnzuZrjwzNeHiaVQE1nNCJ7104sFvv64Tjye9eOo8UQfSqDU8MfyJE5HO/D2tM9bxwpYXMFvMDo2t0mgI+8u8Ew/OHNtcU0Pdxl8cGld0Hmq1isv+GHvOa8b8IVbKcoUQohNp94no5s2bef7559m2bRt5eXmkpaVRWlpqSyKvvPJKvvvuO7777juysrK4++67qaysbHafDRs28PLLL3PgwAHeeustFi5cyIMPPmh7fvbs2cybZ30hdvjwYebNm8cvv/zCkSNH+OGHH8jOzv7dxPV0I0eOJCAggJtvvpldu3bZzhQ9fPgwU6a0bI/VY489xjfffMMHH3zAwYMH+c9//sPSpUu55557WnSfl156ib/+9a98/PHHdOvWjaKiItseVCHO5Oq+4WdcFQ3397g4j24BSLgO/vA5+P3ma/OLtI4nXOe00ONjxvPquFcJ9bI/YzPcK5zkuGRUqPjfgf/x2M+P0WRucmhsv4kT6fLG62jD7MuOtWFhuPfpA01NHL37bqqWfefQuKLzCI7yOeO4T4A7k+7sR8/BcrasEEJ0Ju2qWdGZ+Pn58fPPP/P6669TXV1NTEwM//rXv5g8eTIAt956K7t27WL27NlotVoefvhhrrjiimb3eeSRR9i2bZvtHM5XX32Vq6++2vZ8Xl6ebfXSy8uLrKwsPvvsM8rKyoiIiODee+/lzjvvPO95BwcHs3LlSp588kmuvPJKjEYjffv2ZcmSJQwcONB2Xbdu3ZgzZw7PPvvsWe81Y8YM3n33XV544QUeeOABevfuTWpqKmPGjLFdM2fOHHJzc0lPTz/rfd555x2amppITk62G3/mmWfOGV90XvsKqimsakSnUfHOTUOpM5gI9bWW415UK6G/lXAd9JkC710OxXth7OPWDyeshP7W+JjxXNH1CraXbKe0vpQQrxCGhA5Bo9YwMmIkT6x7glVHVlFtqOb1K17Hx+3ML+5bw2/iRHyvusraRbe0FG1IiLUc12ymYN5fqP7uOwoefRRzeTmBs2c5LK7oHPZvtjb56hofwNBJ3airNuDtZy3HlZVQIYTofNpdIvrQQw/x0EMP2R7Hx8ezcuXKs16v0+l4++23efvtt896TW5u7u/GPT2BCwsLs5X+nq+dO3c2Gxs2bBjff//9WT+nvr6e4uJixo0bZxs7/TzU0916663ceuutZ73X4cOH7RLw6dOnN9s7ez7fByFOl7Y9H4CJCeGMj3d8g552Ta0BD731v0Pj2yQJPUmj1nBJ+CXNxid2m4ifux8PrnmQzUWbufX7W3ln/DsEeTru+ByVRoP3pcN/MyENkf98GU1AABVffknx889jKi8j5MEHL/joGNE5KIrC/s3WI4J6j4igS+8zd48XQgjRebT70tyL2dq1a7nyyivtEtHWqKqqIicnh0cffdQxExMCMJktfLvLeqbmjMFdXDwbcdKIiBF8POljAj0CySzPZPaK2RyrOeb0uCq1mrAn/0LIQ9YtDWXvvkfR08+gmB27X1VcnIoOVVNd2oDOXUOPQdJ9WQghhCSiLjVlyhS+++7C91v5+/tz7NgxfHwcV6InxLqDxzleayDQ242xveWFY3vSN6gvn036jEjvSPJq8pi9YjYHKg44Pa5KpSL4rrsInz8f1GoqFy4k/6GHsRjO74xI0XmdXA3tOTgEnXvbVRcIIYRov1qViBYXFzNr1iwiIyPRarVoNBq7DyFEx3eyLPe6gZHoNPKeVXvTzb8bX1zzBb30vShtKGXOyjlsL97eJrED/vgHurz2GiqdjppVqzh6+x2YpemZOAuz0cLBbdb9oXEjwl08GyGEEO1Fq/aIzpkzh7y8PP76178SEREhe4SEuMjUNBr5YZ91BUPKctuvUK9QPp30KfevuZ8dJTu4Y9UdvDL2FcZ1Hef02H5XT0Tj/wHH7r2X+i1bODJ7NtHvv482ONjpsUXHkrv3OIZ6Ez4B7nSJk72hQgghrFqViK5fv55169YxaNAgB09HCNEerNhbhMFkoUeINwOi/F09HXEO/u7+vDfhPR796VF+PvYzD619iPmj5jOt1zSnx/YecSnRn3/G0dvvwJCRSe4NNxL90Ye4de3q9Nii49i/yfqmVtzwMOmOK4QQwqZV9XZdu3Zt1pFVCHHxSNtubX6TNCRKKh46AE+tJ69f8TrX9bwOs2LmqQ1P8eneT9smdt++dFvwFbouXTDm5ZF7ww007t/fJrFF+9dYa+TI3jIA4i6VslwhhBCntCoRff3113niiSfkOBAhLkL5lQ1sOlQOwLRBkS6ejThfOrWOv43+G3P6zgHgX7/+i1e3vdombxq6detGzIIFuMfFYS49zpGbZlG/bZvT44r2L3tbMRazQki0L0GR0lBPCCHEKa1KRP/4xz+Snp5Oz5498fX1JTAw0O5DCNFxLd5hbVI0okcgUQFeLp6NaAm1Ss0jwx5h7tC5AHyy7xP+uuGvmCwmp8fWhYUS8+UXeA4biqWmhrw/3UbNmjVOjyvaN9vZobIaKoQQ4jdatUf09ddfd/A0hBDtgaIotrLcxMFRLp6NaK1b+t2C3l3P/F/msyRnCVWGKv459p94aD2cGlfj50f0hx+S//Bcateu5dj9DxDx3HPokxKdGle0T5XF9RQfrkalVhF7SZirpyOEEKKdaVUievPNNzt6HkKIdmBPfhU5pXW4a9VM7i8rGB3ZjNgZ6N31PPbzY6QfS+fOVXfy5lVv4ufm59S4ag8Pot78N4V/fZqqRYsofPJJzBXlBN12m1Pjivbn5GpodEIgXn5uLp6NEEKI9qbVhwOazWZSU1P5+9//zt///ncWLVqE2Wx25NyEEG3s5NmhE/uG4+uhc/FsxIW6IvoK3pvwHr46X7aXbGfOyjmU1pc6Pa5KqyXi+X8QdNufACh55V8Uv/xPFIvF6bFF+6BYFCnLFUIIcU6tSkQPHjxIfHw8s2fPJi0tjbS0NG666Sb69u1LTk6Oo+cohGgDRrOFpbsKAEiUs0MvGkPDhvLJpE8I9gwmuyKbWStmcaT6iNPjqlQqQh99lNDHHgOg/OOPKfzLkyhGo9NjC9crzKmipqwRnYeG7gPlbFkhhBDNtSoRfeCBB+jZsydHjx5l+/btbN++nby8PLp3784DDzzg6DkKIdrAzwdKKatrItjHjcti5YXjxaR3YG++mPwF0b7R5NfmM3vFbDLKMtokdtCfbiXihRdAo6Fq8WKO3f8AloaGNoktXOfkamivIaFo3TQuno0QQoj2qFWJ6E8//cTLL79s1yE3KCiIF198kZ9++slhkxNCtJ20E91yrxvYBa2m1VX7op2K8o3is8mfER8YT3ljObd+fyubCze3SWz9jOlE/edNVO7u1Kank/en2zBXVbVJbNH2TEYzB38tAaQsVwghxNm16tWmu7s7NTU1zcZra2txc5OGBEJ0NFUNRlZlFAOQOETKci9WwZ7BfHz1xwwPH06dsY67V9/NqiOr2iS27xVXEP3xR6j9/GjYvp0jN83CWFzcJrFF28rdXUZTgwmfQHciY/Wuno4QQoh2qlWJ6LXXXssdd9zB5s2bURQFRVHYtGkTd911F9ddd52j5yiEcLIVewppMlmIDfWhb6Rzu6oK1/Jx8+Ht8W8zPno8RouRR9If4X/7/9cmsb2GDiXmiy/QhoRgyM7myPU3YDh8uE1ii7azf1MhAL2Hh6NSq1w8GyGEEO1VqxLRf//73/Ts2ZORI0fi4eGBh4cHo0ePplevXrzxxhuOnqMQwslOdstNHBKFSiUvHC927hp3Xhn7CslxySgo/G3T33hv13soiuL02B6944j5739xi4nBWFDAkRtupGHPXqfHFW2joaaJvH3lAPQeIWW5Qgghzq5V54jq9XqWLFlCdnY2WVlZAMTHx9OrVy+HTk4I4XxHy+vZkluOSgXTB0e6ejqijWjUGp4e8TSBHoG8v/t9/rPzP5Q3lvP48MdRq5y7R9gtqgsxC77i6O130JiRQd7NNxP11n/wHjnSqXGF82VvK8ZiUQiN8SUg3NvV0xFCCNGOXdCrjdjYWKZOncrUqVMlCRWig1p8oknRyB5BRPh7ung2oi2pVCruH3w/Twx/AoAFWQt4Yt0TGM3OP2JFGxRE9Oef4TViBJb6eo7ecSfVK1c6Pa5wrv2bTpwdKquhQgghfsd5r4jOnTuXv/3tb3h7ezN37txzXvvqq69e8MSEEM6nKIqtW27ikCgXz0a4yo3xN6J31/PU+qdYcXgFVYYqXhv3Gl46L6fG1fj40PX99yh47M/UfP89+Q/PxVxRQcD11zs1rnCOiqI6So7UoFariB0W5urpCCGEaOfOOxHdsWMHxhMHke/YscNpExJCtJ2dRys5fLwOD52aSf1kBaMzm9JjCv7u/sxNn8vGgo3c9sNtvHXVWwR4BDg1rtrNjS6v/oui5/RUfvMNRfOfw1ReTvA998h+5Q7m5GpodL8gPH2lg74QQohzO+9EdO3atWf8byFEx7XoxGropL7h+Li3asu4uIiM6TKGDyd+yD0/3sOe43u4eeXNvDf+PSJ8IpwaV6XREP7sM2iDgjj+9tscf/M/mMvKCXvqSVRqOdO2I1AsCvu3nCjLlbNDhRBCnIdW/YW/9dZbz3iOaF1dHbfeeusFT0oI4XxNJgvf7ioAYIaU5YoTBoQM4PNJnxPmFcbhqsPMWjGLQ5WHnB5XpVIR8sD9hD31FKhUVCxYQMGjj6I0NTk9trhwBdmV1JYbcPPU0m1AkKunI4QQogNoVSL62Wef0dDQ0Gy8oaGBzz///IInJYRwvvT9JVTWGwnxdWd0T3nhKE7poe/Bl9d8SXf/7hTXFzN75Wx2l+5uk9iBN91I5Cv/BJ2O6uUrOHrX3Vjq6toktmi9rM3W1dBeQ0PR6jQuno0QQoiOoEWJaHV1NVVVVSiKQk1NDdXV1baPiooKli9fTmhoqLPmKoRwoJNludMHRaLVSPmjsBfuHc7nkz5nQPAAqgxV3PbDbWzI39Amsf2nTKHrO++g8vKibuNGjsy5BVNFRZvEFi1nbDKTs70EkLJcIYQQ569Frz71ej2BgYGoVCri4uIICAiwfQQHB3Prrbdy7733OmuuQggHqao38mOm9YXjjMFSlivOTO+h54OJHzA6cjQNpgbu+/E+lh9a3iaxfcaMJubTT9Do9TTu2cORG27EWFDQJrFFy+TuOo6x0YxvkAcRPf1dPR0hhBAdRIu6k6xduxZFUbjyyitJTU0lMDDQ9pybmxsxMTFERkY6fJJCCMdatqeAJrOFPuG+JET6uXo6oh3z0nnx5pVv8uSGJ1lxeAWPr3ucCkMFN8bf6PTYngMGELPgK/L+dBtNhw+Te/0NRH/0Ie5ybnW7krXpVJMilVo6HQshhDg/LUpEx44dC8Dhw4eJjo6W1vpCdFCLtp88O7SLi2ciOgKdRseLl71IgHsAC7IW8OKWFylvLOe+Qfc5/e+Ae48edPvvAmsympND7o030fXdd/AaPNipccX5qa9u4mhmOSBluUIIIVqmVRvD1qxZQ0pKSrPxhQsX8tlnn13wpIQQznOkrI5tRypQq2DaIElExflRq9Q8MfwJ7h98PwDv736f5zY9h9lidnpsXXg4MV9+gefAgViqqsi75VZqf/7Z6XHF78veWoxiUQjr7oc+zMvV0xFCCNGBtCoRfeGFFwgODm42HhoayvPPP3/BkxJCOM/JJkWjewUT5ufh4tmIjkSlUnHHgDt4euTTqFVqUg6k8OhPj2IwG5weWxsQQPQnH+N92WUojY0cvedeqr791ulxxbllbSoEZDVUCCFEy7UqEc3Ly6N79+7NxmNiYsjLy7vgSQkhnENRFFsiKmW5orVmxs3klbGvoFPrWJ23mrtX301tU63T46q9vOj69lv4TZ0KJhMFf36ccqnCcZmyglqOH61FrVEROyzM1dMRQgjRwbQqEQ0NDWX37uZnyu3atYugIDmPUIj2anteBUfK6vFy03B1X1nBEK03IWYC745/F2+dN1uLtnLr97dyvOG40+OqdDoiX3qRgNmzACh+4UVKXn0NRVGcHlvYO3Di7NCYfkF4+OhcPBshhBAdTasS0euvv54HHniAtWvXYjabMZvNrFmzhgcffJD/+7//c/QchRAOknaiSdGkvuF4ubWoV5kQzQyPGM7HV39MoEcgmeWZzF4xm6M1R50eV6VWEzZvHiEPPwxA2fvvU/jXv6KYTE6PLawsFoX9m4sB6D1C3tQSQgjRcq1KRP/2t79x6aWXctVVV+Hp6YmnpycTJ07kyiuvlD2iQrRTBpOZZbut+7kSh8jZocIxEoIS+Hzy53Tx6cLRmqPMXjGb/eX7nR5XpVIRfOcdhP/tOVCrqUpJ5dhDD2ExOH+/qoD8AxXUVRpw99LSrV/znhFCCCHE72lVIurm5sY333xDVlYWX331FWlpaeTk5PDxxx/j5ubm6DkKIRxgbVYJVQ1GwvzcGdlTSuiF48T4xfD55M+JDYjleMNxbll5C78W/9omsQNmzqTLG6+jcnOjdvWPHL3tdsw1NW0SuzPbf+Ls0F7DwtDoWvVSQgghRCd3QX894uLimDlzJtdeey0xMTGOmpMQwglOluVOH9wFjRw6Lxws1CuUTyd9ypDQIdQYa7hz1Z2szVvbJrH9Jkyg6wcfoPb2pn7rVo7Mmo2ptLRNYndGRoOZnB3W7690yxVCCNFardokduutt57z+Y8//rhVkxFCOEdFXRNr95cAkDhYynKFc/i5+fHehPd47KfHSD+WzsPpD/PMyGeYETvD6bG9Lx1OzBefk3f7HRiyssi94UaiP/oQt+hop8fubA7tLMVkMOMX4kl4Dz9XT0cIIUQH1aoV0YqKCruPkpIS1qxZQ1paGpWVlQ6eohDiQi3bXYDRrJAQ4UfvcF9XT0dcxDy0Hrx2xWtM6zkNs2Lm6Y1P8/Hetnlz0iMhgW4LvkIXFYXx6FFyb7iRxszMNondmew/0S2396XhqFRSXSGEEKJ1WrUiumjRomZjFouFu+++m549e17wpIQQjpUmZ4eKNqRVa/nb6L8R6BHIJ/s+4bVfX6OisYKHhz6MWuXc/YRuMTHELPiKo7ffgWH/fo7Mmk3U22/hPXy4U+N2FnVVBo5llgPQ+1I5O1QIIUTrOewVgVqtZu7cubz22muOuqUQwgEOH69jR14lahVcNyjS1dMRnYRKpWLusLk8MvQRAD7d9yl/3fBXjBaj02PrQkOJ+eJzvIYNw1Jby9Hbbqfmxx+dHrczOLClGEWB8B7++Id4uXo6QgghOjCHvjWdk5ODSc5xE6JdWbT9GACXxYYQ6uvh4tmIzmZOvzn8ffTf0ag0fJvzLQ+vfZgGU4PT42r8/Oj64Qf4XHUVSlMTx+5/gMrUVKfHvdid7JYrZ4cKIYS4UK0qzZ07d67dY0VRKCws5LvvvuPmm292yMSEEBdOURQW7ZSyXOFa03pNQ++u55GfHuGnYz9x56o7efPKN/F393dqXLWHB1FvvE7hM89QlZpG4ZNPYSovJ+i222RvYyscP1ZLWX4taq2KXkNDXT0dIYQQHVyrVkR37Nhh97F7924A/vWvf/H66687cn5CiAuw7UgFR8sb8HHXMjFBVjCE64ztOpb3J7yPr5svO0p2MGflHErqS5weV6XVEvH3vxN0++0AlP7rVUpeehnFYnF67IvNySZF3foH4+Gtc/FshBBCdHQtXhFVFIXPPvuMkJAQPD09nTEnIYSDpJ0oy53ULxxPN42LZyM6uyFhQ/h00qfcteouDlYeZNbyWbw34T26+XdzalyVSkXoI3PRBAZS8tJLlH/6KabyMiL/8Q9UOkmozofFonBgy6luuUIIIcSFavGKqKIo9OrVi2PHjjljPkIIB2k0mlm2uxCQslzRfsQFxPHFNV8Q4xdDQV0Bs1fMZt/xfW0SO+iWOUS+9CJoNFR/u5Sj996Lpb6+TWJ3dMeyyqmvasLDW0dMvyBXT0cIIcRFoMWJqFqtJjY2lrKyMmfMRwjhID9mllDTaCLS34MR3eWFo2g/uvh04bNJnxEfGE+FoYJbv7+VTYWb2iS2/7RpRL31H1QeHtT9vI68W/+EWc6//l0nmxT1GhaKRuvcI3iEEEJ0Dq36a/Liiy/y2GOPsXfvXkfPRwjhIIt2WKsWpg3uglotjVlE+xLkGcTHV3/MpeGXUm+q557V9/B97vdtEtt33DiiP/4YtZ8fDTt3knvTTZiKitokdkfU1Gji0M5SQLrlCiGEcJxWJaKzZ89my5YtDBw4EE9PTwIDA+0+hBCuVVZrIH2/9YVj4mApyxXtk4+bD2+Pf5sJMRMwWow89tNjfJP1TZvE9hoymJgvv0AbGkrTwRyOzb4ZXWlpm8TuaA7tLMXUZME/1JOwbn6uno4QQoiLRKuOb3nttdek9b0Q7djSXQWYLAr9u/gTG+br6ukIcVZuGjf+efk/+cfmf7DwwEL+vvnvlBvKuWvAXU7/O+MRF0e3/y4g70+30ZSbS9d33qVx6FB0gwc7NW5HYzs79NJw+dsvhBDCYVqViM6ZM8fB0xBCONKiHXJ2qOg4NGoNfx3xV4I8g3h317u8vfNtyhvKmXfpPNQq5+5H1HXpQsyCr8i7/Q7Yt4/8W/9E1H/exGf0aKfG7ShqKxo5tr8CkG65QgghHKtVf+E1Gg0lJc3PfysrK0OjkSMihHClgyW17DpWhUatYurASFdPR4jzolKpuHfQvcwbPg8VKr7e/zWP//w4RrPR6bG1gYF0+ehD6nr1Qmlo4Ohdd1O9YoXT43YEB7YUgwIRvfzxC5Yj24QQQjhOqxJRRVHOOG4wGHBzc7ugCQkhLszJJkVj40II9nF38WyEaJkb4m/gpctfQqvWsjJ3Jff+eC/1RucfsaL29qbgljn4TJwIRiP5cx+hfMECp8dtzxRFYf9mOTtUCCGEc7SoNPff//43YH3n+sMPP8THx8f2nNls5ueff6ZPnz6OnaEQ4rxZLAqLdxQAUpYrOq7J3Sfj7+bPQ+kP8UvhL/zp+z/x9vi3CfAIcGpcRasl7OWX0AYFUvnfryl+7m+Yy8oJvu/eTrk38vjRWsoL6tBo1fQaGurq6QghhLjItCgRfe211wDru6TvvvuuXRmum5sb3bp1491333XsDIUQ521Lbjn5lQ34umsZHx/m6ukI0Wqjuoziw4kfcu+P97K3bC+zV8zm/QnvE+ET4dS4Ko2G8KefRhsYxPG33uL4W29hrign7MknUXWyrScnV0O7DQjG3Uvn4tkIIYS42LQoET18+DAAV1xxBWlpaQQEOPfdaSFEy6Rtt5blXtM/Ag9d53rRLC4+A0IG8Nmkz7hz9Z3kVudy04qbeH/C+/TU93RqXJVKRcj996EJDKD47/+gYsF/MVVUEPnSS6g7yfYTi9nCga3FAPSRs0OFEEI4Qav2iK5du9YuCTWbzezcuZOKigqHTUwI0TKNRjMr9lhXMKQsV1wseuh78MXkL+jh34OS+hJmr5jNzpKdbRI78MYb6fLqv0Cno2bFSo7ddRfm2ro2ie1qRzMraKhuwtNXR9e+cj64EEIIx2tVIvrQQw/x0UcfAdYk9PLLL2fIkCF07dqV9PR0R85PCHGeVmUUU2Mw0UXvySXd5IWjuHiEe4fz2aTPGBAygOqmau5YdQfrjq1rk9h+kycT/d67qLy8qNv4C3lz5mAqL2+T2K60f1MhAL2GhaHROPcIHSGEEJ1Tq/66LFy4kIEDBwKwdOlScnNzycrK4uGHH+bJJ5906ASFEOfnZFnujMFdUKs7X2MVcXHTe+j5YMIHjO4ymgZTAw+seYBlh5a1SWzvUaOI+exTNAEBNO7dy5EbbsSYn98msV2hqcHEoV3HASnLFUII4TytSkTLysoID7f+cVq+fDkzZ84kLi6OW2+9lT179jh0gkKI31daY+DnbOsLxxlSlisuUl46L9688k2m9JiCSTExb908vsj4ok1ie/bvT8xXX6GNjKApN5fc62+g8cCBNond1nJ2lGA2WggI9yIk2tfV0xFCCHGRalUiGhYWRkZGBmazmZUrVzJhwgQA6uvr7TrpCiHaxtJdBZgtCgO76ukZ4vP7nyBEB6VT63h+zPPcFH8TAC9vfZk3tr9x1vOtHcm9R3e6/fe/uMf2wlRSwpGbZlG/fbvT47a1/Zuse83jLg3vlMfWCCGEaButSkRvueUW/vCHP9CvXz9UKhXjx48HYPPmzXKOqBAukLbDWpabOFhWQ8XFT61S8+dL/syDQx4E4MM9H/LsL89ispicHlsXFkbMF1/gOWgQlupq8m79EzUXUW+EmvJG8g9UAtD7UinLFUII4TytSkSfffZZPvzwQ+644w42bNiAu7s7ABqNhieeeMKhExRCnFt2cQ1786vRqlVMHRjp6ukI0SZUKhW39b+NZ0c+i1qlJi07jUfSH8FgNjg9tkavJ/qTj/EeezlKYyPH7r2PysWLnR63LRzYYl0N7RKnxzfQw8WzEUIIcTFr0Tmip0tOTm42dvPNN1/QZIQQLZe2w9o0ZVzvUAK9O8cZh0KclBSXhN5dz59//jNrjq7hrlV38e8r/42vm3P3Nqo9Pen6n/9Q8OSTVH+7lMIn5mGuqCToljlOjetMiqLYleUKIYQQztTqRPTHH3/kxx9/pKSkBIvFYvfcxx9/fMETE0L8PotFYfGJRDRJmhSJTuqqmKt4d8K73L/mfrYVb+OWlbfw7oR3CfYMdmpclU5H5Isvog0IpPyzzyh56SXM5WWEzJ3bIfdWlubVUFFUj0anpteQUFdPRwghxEWuVaW58+fPZ+LEifz4448cP36ciooKuw8hRNvYdKiMwqpG/Dy0XBkvLxxF53VJ+CV8cvUnBHoEsr9iP7OWz+Jo9VGnx1Wp1YQ+8Tghj8wFoOyDDyl86ikUk/P3qzraydXQHgODcfNs9fvUQgghxHlp1V+ad999l08//ZRZs2Y5ej5CiBY4WZY7ZUAk7lrpWC06t/igeL6Y/AV3rLqDY7XHmLViFu9OeJc+gc5toqdSqQi+/Xa0AQEUPv0MValpmCsq6fLqv1B7dIx9lmazhextxYCU5QohhGgbrVoRbWpqYtSoUY6eixCiBRqazKzYUwhIWa4QJ0X7RfPF5C+IC4ijrLGMW1bewtairW0SW5+cTNS/30Dl5kbtmjXk3XYb5urqNol9oY7uK6ehxoinr47ohEBXT0cIIUQn0KpE9LbbbmPBggWOnosQogV+yCiirslMdKAXQ2MCXD0dIdqNEK8QPpn0CUNCh1BrrOWuVXexJm9Nm8T2HT+erh9+gNrHh4Ztv3Jk1myMJSVtEvtCZJ1sUnRJOGpNq14aCCGEEC3SqtLcxsZG3n//fVavXs2AAQPQ6XR2z7/66qsOmZwQ4uzStlvLcqcP7tIhG6MI4Ux+bn68N+E9Hvv5MdKPpvNw+sM8O/JZZsTOcHps7+HDifnic/JuvwPD/v0cufEmoj/6ELfoaKfHbg1DvZHc3ccB6D1CynKFEEK0jVa97bl7924GDRqEWq1m79697Nixw+5DCOFcJdWNrMsuBSBxsJTlCnEmHloPXhv3GtN7TceiWHh649N8tOcjFEVxfuz4eLot+Apd164Yjx4l94YbaczIcHrc1sjZXorZZCEw0pvgrj6uno4QQohOolUromvXrnX0PIQQLfDtrgIsCgyJ1tMt2NvV0xGi3dKqtTw36jkCPQL5eO/HvL79dcoby3lk2COoVc4tQXWLjqbbgq+sK6NZWRyZfTNRb72F96XDnRq3pbI2Wfea9740XKorhBBCtJkWJaKJiYm/e41KpSI1NbXVExJC/L6TZbkzhkS5eCZCtH8qlYqHhz5MoEcgr2x7hc8zPqeisYL5o+ejU+t+/wYXQBsSQswXn3Psnnup37qVo7ffTuS/XsFvwgSnxj1f1ccbKDxYBSqIGx7m6ukIIYToRFr0drC/v//vfvj5+bV6MoqicMcddxAYGIhKpWLnzp2tvtfvefbZZxk0aJDD7ufIuT/77LOEhYWhUqlYvHhxq+/z/vvv07VrV9RqNa+//nqr7yPaB7NF4ZecMt5JP0hGYTVaNUwdEOHqaV28LGZorLT+d0mm9bHo0G7uezPPj3kejUrD0kNLeXDNgzSYGjBbzGwr3saupl1sK96G2cH/1hpfX7p++AE+469CaWoi/8GHqFi4EMVspm7zFqqWfUfd5i0o5rb7GbNYFPL3V7Ax7SAAXeL0+AR0jKNmhBBCXBxatCL6ySefOGseAKxcuZJPP/2U9PR0evToQXBwsFPjOdLZ5v7WW2/xz3/+k6KiIgYOHMibb77J8OFnL8vKzMxk/vz5LFq0iBEjRhAQEMAHH3zA559/zt69ewEYOnQozz///DnvU11dzX333cerr75KUlIS/v7+ds9v2LCBsWPH0q9fP6cm/MIxVu4tZP7SDAqrGm1jGrWaTYfKmNRPklGHy/gWVj4O1QXWxz+9BDu+gEkvQcJ1rp2buCBTe07F392fR9IfYV3+Ov6w9A/UGesobbDuuV7440LCvMJ4YvgTjI8Z77C4and3ol5/naL586lcmELRX5+m5KWXsdTW2q7RhocT9pd5+E2c6LC4Z5Kzo4R132RTV2mwjR0/WkvOjhJ6Dg51amwhhBDipHbVoz0nJ4eIiAhGjRpFeHg4Wm2rtrC6xJnm/s033zB37lyeeeYZtm/fzsCBA7n66qspOUcr/5ycHACmTZtGeHg47u7upKenc/3117N27Vp++eUXunbtysSJE8nPzz/rffLy8jAajUyZMoWIiAi8vLxsz1VWVjJ79myuuuoqx30DhNOs3FvI3V9ut0tCAQwmC3d/uZ2VewtdNLOLVMa38L/Zp5LQk6oLreMZ37pmXsJhLo+6nA8mfoCH1oPc6lxbEnpSSX0Jc9PnsvrIaofGVWm1hD/3HD4nynJPT0IBTMXF5D/4ENU//ODQuKfL2VHCyvf22iWhAIZ6Eyvf20vOjvZ/1IwQQoiLQ7tJROfMmcP9999PXl4eKpWKbt26ATBu3Djuv/9+HnroIQICAggLC+ODDz6grq6OW265BV9fX3r16sWKFSts9/r000/R6/V291+8eHGLmjBUVFRw4403EhISgqenJ7GxsWddET7b3F999VVuv/12brnlFhISEnj33Xfx8vLi448/PuN9nn32WaZOnQqAWq22zferr77innvuYdCgQfTp04cPP/wQi8XCjz/+eMb7fPrpp/Tv3x+AHj16oFKpyM3NtT1/1113ccMNNzBy5Mjz/n4I1zBbFOYvzeBcPT7nL83AbHF+F9BOwWK2roSe8Tt+YmzlE1KmexHoH9wfb+2ZG30pJ/6tX9ryksPLdLFYaNyz58zPnejmW/z8C04p07VYFNZ9k33Oa9b/LxuL/D4RQgjRBtpNIvrGG2/w3HPPERUVRWFhIVu3brU999lnnxEcHMyWLVu4//77ufvuu5k5cyajRo1i+/btTJw4kVmzZlFfX++w+fz1r38lIyODFStWkJmZyTvvvHPWUuEzzb2pqYlff/2V8eNPlXap1WrGjx/PL7/8csb7PProo7Zkt7CwkMLCM6901dfXYzQaCQwMPOPzf/zjH1m92vpO/pYtWygsLKRr166Atbz60KFDPPPMM+f1fTAYDFRXV9t9iLaz5XB5s5XQ0ylAYVUjWw6Xt92kLmZHNjZfCbWjQHW+9TrRoW0v2U5ZY9lZn1dQKKovYnvJdofGrd/2K6aiorNfoCiYioqo3/arQ+MCFGZXNlsJ/a3aCgOF2ZUOjy2EEEL8VrupffX398fX1xeNRkN4uP2B2gMHDuSpp54CYN68ebz44osEBwdz++23A/D000/zzjvvsHv3bkaMGOGQ+eTl5TF48GCGDRsGYFvlPN+5FxQUYDabCQuz70IYFhZGVlbWGe/j4+NjW8n97ffgdI8//jiRkZF2Se7pPD09CQoKAiAkJMR2r+zsbJ544gnWrVt33mXPL7zwAvPnzz+va4XjldScPQltzXXid9QWO/Y60e4YLUZ+Pvoz7+x657yuL60v/f2LzpPp+HEq//fN+V1b6ri4iqJQklvD1u8On9f1ddXnTlaFEEIIR2g3iei5DBgwwPbfGo2GoKAgW+kpYEv2zrX3sqXuvvtukpKSbCuu06dPZ9SoUQ67f2u9+OKLfP3116Snp+Phcf4dDs1mMzfccAPz588nLi7uvD9v3rx5zJ071/a4urratroqnC/U9/z+jc/3OvE7fM7z+IrzvU60G0eqj5CWncaSg0vOuRL6WyFeIRcUVzGbqduwgcqFKdSsXQsm03l9njbkwuICNNYZ2b+5iMwNBZTl153353n7uV9wbCGEEOL3dIhEVKezP+dNpVLZjZ3cS2mxWABrCayi2O9xMRqNLYo5efJkjhw5wvLly1m1ahVXXXUV9957L6+88sp5fX5wcDAajYbiYvuVk+Li4nOudp7LK6+8wosvvsjq1avtkvPzUVNTw7Zt29ixYwf33XcfYP1+KYqCVqvlhx9+4Morr2z2ee7u7ri7y4sSVxnePZAIfw+KqhrPuGtRBYT7ezC8+5nLtEUL1R3/nQtU4BcJMa5/U0r8vkZTI6vzVpN6IJVtxdts40EeQUztOZVlOcsoayyz7Qk9nQoVYV5hDAkd0qrYxvx8KtMWUZmWhum0bRbuA/pjzD2C5WzbHFQqtGFheA0b2qq4ikUhP7uSjPUFHNpRitlk/buo0anpOTiEvIxyGmvP/vfQJ8CdiFh9q2ILIYQQLdEhEtGWCgkJoaamhrq6Ory9rc0oWnNESUhICDfffDM333wzl112GY899th5J6Jubm4MHTqUH3/8kenTpwPYGgydTARb4uWXX+Yf//gH33//va1cuCX8/PzY85sGGW+//TZr1qwhJSWF7t27t/iewvk0ahXPTE3gri+b71M72XrrmakJaNTn34hLnMW2j2HZ3NMGVNg3LTrxPZ70Iqg1bTgx0VL7y/eTmp3KskPLqGmqAUCtUjM6cjRJsUlc3vVydGodA0MGMjd9LipUdsmo6sS/9ePDH0fTgn9rpamJmrXpVKakULd+va35kMbfH79p16FPSsajdxzVP/xA/oMPnfik037GTrypGvaXeag0LfsZq6sykPVLIRkbCqkubbCNB0X50HdMJLGXhOHhrbN1zT2bMX+IRS2/T4QQQrSBizIRvfTSS/Hy8uIvf/kLDzzwAJs3b+bTTz895+csWrSIefPm2fZvPv300wwdOpS+fftiMBhYtmwZ8fHxLZrH3Llzufnmmxk2bBjDhw/n9ddft3X7bYmXXnqJp59+mgULFtCtWzeKTjS68PHxwcfH57zuoVar6devn91YaGgoHh4ezcZF+zKpXwSJg7uQtsP+uJ5wfw+emZog54heKEWBn/8Ja/9hfTx0DvS4Ar6fZ9+4yC/SmoTKOaLtUp2xjuWHl5N2II29ZacSrQjvCGbEzmBGrxmEe9tXo4yPGc+r417lxS0vUlx/qnolzCuMx4c/ft7niBoOHaYyNYWqxUswl50q+/UaMQJ9cjK+E8ajPq2yxG/iRHjjdYqff8GucZE2LKxF54hazBby9pWTsaGA3D1lKCe63eo8NMRdEkbCmEhCon3tOsb3HBzKpDv7NTtH1CfAnTF/iJVzRIUQQrSZizIRDQwM5Msvv+Sxxx7jgw8+4KqrruLZZ5/ljjvuOOvnVFVVsX//fttjNzc35s2bR25uLp6enlx22WV8/fXXLZrHH//4R0pLS3n66acpKipi0KBBrFy50q6B0Zw5c8jNzSU9Pf2s93nnnXdoamoiOTnZbvyZZ57h2WefBaxHv3z66ad2x7SIi4OiKOwrsJbx3TamO/2j/An1tZbjykroBbJYrMe1bHnf+vjyx+CKJ60rU/FTrd1xa4ute0JjRslKaDujKAq7SneRlp3GytyVNJisK4FatZYru15JUmwSl0Zces5VzfEx47mi6xVsKdjCql9WMWHkBIZHDv/dlVBLQwPV339PZUoKDad1uNWGhOCfmIg+KRG36Oizfr7fxIn4XnWVtYtuaSnakBC8hg09r5XQ6uMNZG4sJHNjoV0yGdHTn/jRkfQaGorO/ez36Tk4lO4DQ6xddKsNePtZy3FlJVQIIURbUim/3Uwp2tTYsWO54oorbAlla918882oVKrfXfm9UNXV1fj7+1NVVYWfnx9Go5Hly5dzzTXXNNvLKxxjX0EVU/69Hjetmq1/GY+/V+f7Pjvl58zUBIvvgr2p1seTXoIRdznm3sKpKhorWHZoGWnZaRysPGgb7+7fnaTYJK7tcS1BnkEtuuf5/ow1ZmRQmZJC1dJlWGqsZb+o1fiMHYt+ZjI+l1+O6jy7kreE2Wjh0K5SMtYXcCyrwjbu4a2j98hwEkZFEhh55nNRRfsgfy+Fs8nPmHC2M/2M/TY3aImLckW0o6iqqiInJ4fvvvvugu6jKArp6emsX7/eQTMT7cmi7daS3PHxoZ0yCXUKQy38bxbkrAG1Fqa/CwNmunpW4hwsioUtRVtIPZDKj3k/YrRYG+54aDyY2G0iyXHJDAoZZFeG6ijmmhqqv/uOyv8tpDEjwzaui4pCn5yE/4wZ6MKc00m5vKCOjA0F7N9URGPdqSZDXeMDiB8dSY+BIWh07eZIcCGEEOK8SSLqQv7+/hw7duyC76NSqThy5IgDZiTaG5PZwpJd1n2KMwZHuXg2F4m6MlgwE/J/BZ0X/OELiD2/vYCi7RXXFbMkZwlp2Wnk157aJx0fGE9yXDKTu0/G183X4XEVRaFhxw4q/7eQ6pUrURqtZ/WqdDp8J4xHn5yM14gRqNSOTwKNBjMHfy0mY30hRYeqbOPe/m7Ej44kflQEfsGeDo8rhBBCtCVJRIVox9YfPE5pjYFAbzfGxl34uYKdXuVR+GIGlGWDZwDcmAJRLe9CLZzLZDGx7tg60rLT+Dn/ZyyK9QgSX50v1/S4hsTYRBKCEpwS21xeTvV3y6lMSaHp0CHbuFuvngTMnInfddehDQhweFxFUSjNqyFjfQEHthZjbDQDoFKr6NY/iIQxkUQnBKLWyOqnEEKIi4MkokK0Y4tOdMqdOiACN628AL0gJVnwZSJU54NfF5i1CEJ6u3pW4jRHq4+y6OAiFh9cTGlDqW18SOgQkuKSmBAzAU+t41cCFYuF+o0bifjyKw4/+RSYTACoPD3xu2Yy+uRkPAc5p+y3sc5I9tZi9q0voOxYrW3cL8SThNER9BkZgbe/nOUshBDi4iOJqBDtVK3BxPf7rEc7zBgiZbkX5OhWazluQwUEx1mTUH/5nrYHBrOBNXlrSD2QyuaizbbxQI9Arut5HTNiZ9DDv4dTYhuLiqhMS6MqJRVjQQEnC3w9+vdHn5yM35Rr0JznEVktoSgKhQcr2be+gJztpZiN1hVfjVZNj8EhJIyJpEusHpV0sRVCCHERk0RUiHZqxZ5CGo0WeoR4MzDK39XT6biyV1sbExnrocswuHEheAW6eladXnZFNmnZaSw9tJQqg3UfpAoVoyJHkRSXxLioceg0jm/OpRiN1P70ExULF1K3br31CB9A7etLWf9+DJg7Fx8nna1cX91E1i+FZGwooKqkwTYe1MWbhDGRxA0Px8NbGpIJIYToHCQRFaKdOlmWmzi4i1NKAjuF3QutR7RYTNDzKvjD5+Du+BUucX7qjfWszF1JanYqu0t328bDvcOZ0WsG03tNJ9In0imxm3JzqUxNpXLRYszHj9vGvYYPRz8zGY9x48haswb33o4t17ZYFI5mlJOxoYDcXcexWKwnpuncNcReEkbC6EhCu/nK/8eFEEJ0OpKICtEOFVQ28MuhMgCmD+7i4tl0UJvehZWPW/+7XzJMfwe0bq6dUyekKAp7j+8lNTuVFYdXUG+qB0Cr0jKu6zgSYxMZFTkKjVrj8NiWxkZqVq2icmEK9Vu22MY1wcHoZ0xHn5SEW7dugPVsNEeqLmsga2MhmRsLqa0w2MbDuvuRMCaSXkNDcfOQP8FCCCE6L/krKEQ7tHhnPooCl3YPJCrAy9XT6VgUBdb8Hda9Yn08/E6Y9CI44ZgNcXZVhiqWHVpGanYq2RXZtvFuft1IjE1kas+pBHsGOyV24/79VP5vIVVLl2KprrYOqtV4XzYGfXIyvuPGoXLCYe9mk4Xc3cfJWF9AXmY5WBc/cffW0vvScBJGRxLURVbkhRBCCJBEVIh2R1EUFm0/UZY7RFZDW8RihmUPw/bPrI+vfAouexSk7LFNWBQL24q2kZqdyuojq2myNAHgrnFnYsxEEmMTGRo21CllqObaOqq/+47KlBQa9+yxjWsjI9AnJaFPTEQXEeHwuAAVRXVkbChk/6ZCGmpOrax26R1A3zGRdB8UjFbn+BVfIYQQoiOTRFSIdmZvfjXZJbW4a9VM7u+cF84XJWMjpN0GmUtBpYYpr8KwW1w9q06htL6UJTlLSMtO42jNUdt474DeJMUlcU33a/B3d3zDLUVRaNi5k8qUFKpXrESpt5b9otPhe9VV6JOT8R45ApXG8UmgsclMzvYSMtYXUHiwyjbu5e9G/MgI4kdH4B8i1QxCCCHE2UgiKkQ7k7bjGAATEsLw85AOmuelsRq+vgFy14HGDZI+hIRprp7VRc1kMbGxYCMpB1L4+djPmBUzAN46b67pfg1JcUkkBCY4ZfXTVFFB9bffUpmSgiH7oG3crUcP9MnJ+E+7Dm1QkMPjApTm1ZCxoYADW4ppajhx3qgKYvoHkzA6gph+Qag1UgYuhBBC/B5JRIVoR4xmC0t3FQBSlnveakvgyyQo2g1uvnD9Auh+uatnddHKr80nLTuNxQcXU1JfYhsfHDqYxNhEJsZMxEvn+JVAxWKhfvNmKhcupGbVapQTzYVUHh74TZqE/g8z8Rw82CmJr6HBRPaWIjI2FFKaV2Mb9wv2IH5UJH1GRuAT4O7wuEIIIcTFTBJRIdqRddmlHK9tItjHjctiQ1w9nfav/DB8MQMqDoNXMNyUCpGDXD2ri06TuYk1R9eQdiCNTYWbUE504dG767mu53UkxibSU9/TKbGNxcVULVpEZUoqxmPHbOMeCQno/zATvylT0Pj6OjyuoigU5lSRub6Ag7+WYDKeOG9Uq6LnoBDix0QSFReASi37j4UQQojWkERUiHYk7USToqkDI9FJed+5Fe2xroTWFoM+GmYthiDnJEOdVU5lDmnZaSzNWUqFocI2PjJiJIlxiVzZ9UrcNI4/Ekcxmaj9+WcqF6ZQ+9NPYDmRBPr64j/1WvyTkvDs29fhcQEaaprY+2shmRsKqCiqt40HRHjTd0wkcZeG4ekjxwAJIYQQF0oSUSHaiepGI6syigFIHBzl4tm0c7kb4L//B4ZqCO1rXQn1k8ZOjlBvrOf73O9Jy05jZ+lO23ioZyjTY6czo9cMonyd8/PZlJdHZWoaVWlpmEpLbeOew4aiT07G7+qrUXt6OjyuYlE4lllB2Q4PvvphCxazdcVX66YmdlgYCWMiCevu55SyXyGEEKKzkkRUiHZixZ5CDCYLsaE+9Ovi5+rptF9Z38HCW8BsgOiRcP3X4Kl39aw6NEVRyCjLIDU7leWHl1NnrANAo9IwNmosSXFJjIochVbt+D8ZFoOBmtWrqVyYQv2mTbZxTWAg/tOno09Owr1HD4fHBaitaCRzYyGZGwqpKW8EdIBCaIwvCWMiiR0Whpun/JkUQgghnEH+wgrRTpwsy50xpIusvJyFaudXsPxhUCwQNxlmfgI6x6+QdRZVhiqWH15OWnYaWeVZtvGuvl1JjE1kWs9phHg5Z69y44ED1mNXlnyLuerE8ScqFd6jR6OfORPfK8ahcnN8CazZbOHI7jIyNhSQt68Mxbr4iZunFrfQeq7+v0sJ7x7g8LhCCCGEsCeJqBDtwNHyejYfLkelgumDpFtuM4pCr+Lv0O74xvp40I0w9d+gkV9hLaUoCr8W/0pqdiqrjqzCYDYA4KZ2Y3zMeJJikxgWPgy1yvF7lC11dVSvWEHlwhQadu2yjWsjItAnJqJPnIGui3N+/iuL68ncWEDmL0U0VDfZxrvE6YkfHUl0Pz0/rP6eoCgfp8QXQgghhD15FSdEO7Bkp3U1dGSPICL1ssJnx2JB/eMz9C04kYSOfhDGz7ce3ijO2/GG43yb8y2LsheRW51rG48NiCUpNolre1yLv7u/w+MqikLjnj1ULkyh+rvvsNSfaACk1eJ7xRXoZybjPXo0Ko3G4bFNTWZydpSSsb6AguxK27innxvxI8OJHxWJPsx61IzxxHEwQgghhGgbkogK4WKKopC240RZ7mBZDbVjNsK396PZ9V/rw6ueRXPZwy6eVMdhtpjZWLCRtOw00o+mY1JMAHhpvZjcfTJJsUn0C+7nlFJwc2UlVd8upTIlBcOBA7Zxt27d0M9Mxn/aNLTBwQ6PC3D8WC0Z6ws4sKUIQ731a1apILpvEAljIonpH4RGulILIYQQLiWJqBAututYFYdK6/DQqZncXzq/2jTVw8I5kP09ikrDjq630n/EfTh+3eziU1BbwOKDi1l0cBFFdUW28QEhA0iKTWJSt0l46bwcHldRFOo3b6EyJYWaH35AabKWwKrc3fGbdDX65GQ8hw1zSuLb1Ggie2sxGesLKDlSYxv3DfQgfnQEfUZG4Bvo4fC4QgghhGgdSUSFcLFF248BcHXfcHzc5f+SADRUwII/wtHNoPXAnPgRR7PN9Hf1vNoxo9lI+rF0UrNT2Zi/EQVrFx5/d3+m9phKYmwisQGxzoldUkLV4iVUpqZgPJJnG3fv08e6+nnttWj8nVP2W3y4moz1BWT/WoLJYAZArVHRfWAICWMi6NonEJVayriFEEKI9kZe9QrhQk0mC0t3FwJSlmtTXQBfJkFJBnj4w/XfoEQOg+zlrp5Zu3S46jBp2Wl8m/Mt5Y3ltvFLwy8lKS6JK6OvxF3j7vC4islE7fr1VC5MoTY9HcwnkkBvb/yuvRb9zJl49E1wyupnQ20TBzYXk7GhgPKCOtt4QLgX8aMj6TMiHE9fx3fcFUIIIYTjSCIqhAv9dKCU8romQnzdGdPLOfvlOpTjB+GLGVCVBz7hMCsNwvqCNJKx02BqYNWRVaQeSGV7yXbbeIhnCNN7TWdGrxl09evqlNhNx/KpTE2hKm0RpuJi27jnkCHok5Pxm3Q1ai8nlP1aFI7tryBjQwGHdpZiMVlXfLU6Nb2GhpIwJpLwnv5y9JEQQgjRQUgiKoQLLdphLcudNjASbWdvnpK/Hb5KhvoyCOwJsxZBQIyrZ9WuZJZlkpqdyvJDy6kxWvdBqlVqLu9yOYmxiVwWdRlateN/rVuamqj98UcqF6ZQ98svnDx8U6PX4z99OvrkJNx79XJ4XIDaCgNZvxSSubGA6uONtvGQaF8SxkQSe0kY7p7yp0wIIYToaOSvtxAuUlVvZHVmCQAzhnTystxD6fD1jdBUCxED4cZU8Alx9azahZqmGlYcXkHKgRQyyzNt4118upAYm8i0ntMI8w5zSmzDwYNUpqRStWQJ5ooK27j3qFHoZybjc9VVqN0cXwJrMVs4sreMjA2FHNlz/GTei5unlrjhYSSMjiQk2tfhcYUQQgjRdiQRFcJFvttTSJPJQp9wXxIi/Fw9HdfZtwjS7gBzE3S/HP74FXh04u8H1iY8O0t3knIghR9yf6DRbF0J1Kl1jI8eT2JcIsPDh6NWOX4V3VJfT/XK76lcuJCGHTts49rQUPyTEtEnJeEWFeXwuABVpfVkbCgk65dC6quabOMRvfxJGBNJzyGh6Nykb7IQQghxMZBEVAgXOVmWO2Nwl867r23rh/Ddo4ACCdMg8QPQOr6xTkdR3ljO0pylpGancrjqsG28p39PkuKSuLbHtQR4BDg8rqIoNO7LoHLhQqqXLcNSd6IBkEaDzxXj0Ccn4zNmDCqt4/9kmIxmDu0sJWN9Ifn7T626evrq6DMigvjREQSEezs8rhBCCCFcSxJRIVwgr6yerbkVqFQwbVAnLMtVFPjpJUh/wfp46C0w5V+g7nyrXRbFwqaCTaRmp7Lm6BpMFhMAnlpPJnWbRGJsIgNDBjrlzQpzdTVVS5dSmZKKIfNU2a8uOhp9cjL+06ehCw11eFyAsvxaMjYUsH9zEYY669eMCqITAkkYHUm3AcFotJ1837QQQghxEZNEVAgXWLQjH4AxvYIJ9/dw8WzamMUMK/5sXQ0FGPs4jJsHnWxVuKiuiMUHF7MoexEFdQW28X5B/UiKS2JSt0n4uPk4PK6iKDRs20ZlSgrVK79HMRgAULm54TtxIvrkZLyGX4JK7fgksKnRxMFfS8hYX0Dx4WrbuE+AO/GjIugzKgK/IE+HxxVCCCFE+yOJqBBtTFEUu7LcTsVkgEV3WveFooLJL8Old7h6Vm3GaDHy89GfSc1OZUPBBiyKBQBfN1+m9phKYmwivQN7OyW26fhxqhYvpjIllabcXNu4e1wc+pkz8Z96LRq93uFxFUWhJLeGjPX5ZG8rwWg4cd6oWkW3gcEkjImka3wganXneiNCCCGE6OwkERWijW3PqyS3rB5PnYar+4a7ejptx1AD39xk7ZCr1sGMd6F/sqtn1SaOVB8hLTuNJQeXUNZYZhu/JPwSEmMTGR89Hg+t41fGFbOZug0bqFyYQs3atWCylsCqvbzwmzIF/cxkPPr3d0rZb2Odkf2bi8jcUEBZfp1tXB/mRfzoCPqMiMDLz/Edd4UQQgjRMUgiKkQbO7kaOrlfON7uneT/gnXH4auZULAddN7wxy+g11WunpVTNZoaWZ23mtQDqWwr3mYbD/IIYlqvaSTGJhLj55xzUo35+VSmLaIyLQ1TYaFt3HPgQPQzk/GbPBm1t+MbACkWhfzsSjLWF3BoRylmk3XFV6NT02tIKAljIojope+8zbmEEEIIYdNJXgUL0T4YTGaW7bYmBp3m7NDKPPgiEcqywTMQbkyBqKGunpXT7C/fT2p2KssOLaOmqQYAtUrNmC5jSIxN5PKoy9GpdQ6PqzQ1UbM2ncqUFOrWr+fk4Zsaf3/8pl2HPjkZj7g4h8cFqKsykPVLIRkbCqkubbCNB0X50HdMJHHDw3D3cvzXLIQQQoiOSxJRIdrQ2qxSKuuNhPm5M6pnsKun43wlmdYktKYA/KJg1iIIcU4y5Ep1xjqWH15O2oE09pbttY1HekcyI3YG03tNJ9zbOWXYhkOHqUxJoWrxYszl5bZxrxEj0M9Mxnf8eNTujj8Sx2K2kJdRTsb6AnL3lKFYrImvzkND3PBwEkZHEBLtK6ufQgghhDgjSUSFaEMny3KnD+qC5mJvznJ0i7Uct7ESgntbk1D/i2cVWFEUdpXuIi07jZW5K2kwWVcCtWotV3a9kqTYJEZEjkCtcnz3WUtDA9Xff09lSgoN2361jWtDQvBPTESflIhbdLTD4wJUH28gc2MhmRsLqas02MYjevoTPzqSXkND0bl3vmN4hBBCCNEykogK0UYq65tYk1UCdIKy3OxV8M0sMDVA1CVww//AK9DVs3KIisYKlh1aRlp2GgcrD9rGu/t3Jyk2iak9pxLo4ZyvtTEjw7r6uXQZlhpr2S9qNT5jx6KfmYzP5Zej0jr+17rZaOHQrlIyNxRwNKsCrIufeHjr6D0ynIRRkQRGOn7PqRBCCCEuXpKICtFGlu4uxGhWSIjwo0+4n6un4zy7voEl94DFBL3Gwx8+B7eOnaRYFAubCzeTlp3Gj3k/YrQYAfDQeHB1t6tJiktiUMggp5ShmmtqqP7uOyr/t5DGjAzbuC4qCn1yEv4zZqALC3N4XIDygjoyNhawf1MRjbVG23jX+ADiR0fSY2AIGp3jV3yFEEIIcfGTRFSINrJou7UsN/FiXg395W34fp71v/v/Aaa/DZqO26SmuK6YJTlLSMtOI7823zaeEJRAUmwSk7tPxtfN1+FxFUWhYccOKv+3kOqVK1EaGwFQ6XT4TpiAfmYyXpdeikrt+CTQaDBz8NdiMtYXUnSoyjburXcnflQE8aMi8Av2dHhcIYQQQnQukogK0QZyj9exPa8StQquGxjp6uk4nqLAj8/B+letjy+9G65+HpyQKDmbyWJi3bF1pGWn8XP+z1gU6xEkvjpfrulxDUmxScQHxTsndnk5VYuXUJmSQtOhQ7Zxt149CZg5E7/rrkMbEODwuIqiUJpXQ8b6Ag5sLcbYaAZApVbRrX8QCWMiiU4IRK3peP+eQgghhGifJBEVog2k7bCupl0WG0Kon4eLZ+NgZhMsewh2fGF9fNXTMGYudLBuqUerj5J2MI0lB5dQ2lBqGx8SOoTkuGTGx4zHU+v4lUDFYqFu4y9UpqRQ8+OPYLSWwKo8PfG7ZjL65GQ8Bzmn7Lexzkj21mIyNhRw/GitbdwvxJOE0RH0GRmBt7/jO+4KIYQQQkgiKoSTKYrC4hOJ6EVXlmtshNQ/QdYyUKnh2tdh6M2untV5M5gN/HjkR9Ky09hctNk2HugRyLSe05gRO4Pu/t2dEttYVERlWhpVKakYCwps4x79+6OfmYzfNdeg8fFxeFxFUSg8WMm+9QXkbC/FbLSu+Gq0anoMDqHvmEgiY/WoLvauzkIIIYRwKUlEhXCyX49UkFdej7ebhokJzjlL0iUaq+C/N8CR9aBxh+SPIH6qq2d1XrIrsknLTmPpoaVUGaz7IFWoGNVlFEmxSYyLGofOCXtbFaORmvR0KlNSqFu3HizWJFDt54f/ddehT07Co08fh8cFqK9uIusX67ErlcX1tvGgLt4kjIkkbng4Ht4ddz+vEEIIIToWSUSFcLLU7dbV0Mn9I/B0u0jOV6wphi+ToHgPuPnC9f+F7pe5elbnVG+sZ2XuSlKzU9lduts2Hu4dzoxeM5jRawYRPhFOid2Um0tlaiqVixZjPn7cNu41fDj6mcn4TpiA2sPxJdsWi8LRjHIyNhSQu+s4Fov13BWdu4bYS8JIGB1JaDdfp5T9CiGEEEKciySiQjhRo9HMd7utZZeJgy+SstzyQ/DFDKjIBe9QuCkFIga6elZnpCgKe4/vJTU7lRWHV1Bvsq4EalVaxnUdR1JcEiMjRqJRO/4NAktjIzWrVlG5MIX6LVts45rgYPQzpqNPSsKtWzeHxwWoLmsga6N19bO2wmAbD+vuR8KYSHoNDcXNQ379CyGEEMJ15JWIEE60JquE6kYTEf4ejOgR5OrpXLjC3daV0LoSCOgGsxZBYA9Xz6qZKkMVyw4tIzU7leyKbNt4N79uJMYmMrXnVII9g50Su3H/fir/t5CqpUuxVFdbB9VqfC67DP3MZHzGjkWlc3wJrNlkIXf3cTI2FJCXUQ7WxU/cvbX0vjSchNGRBHVx/J5TIYQQQojWkERUCCdKO1GWO31wF9QdvflL7nr47/VgqIaw/taVUN/2s+fVoljYVrSN1OxUVh9ZTZOlCQB3jTsTYyaSGJvI0LChTilDNdfWUf3dd1SmpNC4Z49tXBcZiX9yEvoZM9BFOKfst6KojowNhezfVEhDjdE2HtUngITRkXQfFIxWd5GUhAshhBDioiGJqBBOUl7XRPr+EuAiKMvNXAYpt4LZADGj4f8WgKfe1bMCoLS+lCU5S0jLTuNozVHbeJ/APiTFJnFNj2vwc/NzeFxFUWjYuZPKlBSqV6xEqT/RAEinw/eqq9AnJ+M9aiQqJ5ylamwyk7O9hIz1BRQerLKNe/m7ET8ygvjREfiHeDk8rhBCCCGEo0giKoSTLN1VgMmi0L+LP7Fhvq6eTutt/xyWPgiKBXpPsXbH1Tn+PM2WMFlMbCzYSMqBFH4+9jNmxQyAt86bKd2nkBiXSEJgglNWP00VFVR/+y2VKSkYsg/axt169ECfnIz/9GloAwMdHhegNK+GjA0FHNhSTFODCbAe1xrTP5iE0RHE9AtCrXF84iuEEEII4WiSiArhJGknzg6d0VFXQxUF1r8GP863Ph58E1z7Bmhc92ujoLaAb3O/ZfHBxZTUl9jGB4cOJjE2kYkxE/HSOX4lULFYqN+8mcqFC6lZtRrFaC2BVXl44Dd5MvqZyXgOHuyUxNfQYCJ7azEZ6wsozauxjfsFexA/OpI+IyLwCXB3eFwhhBBCCGeSRFQIJ8gprWXX0Uo0ahXXDYp09XRazmKBH56CTW9ZH495GK56xrr81saazE2sOrKKT2o/4dC3h1BOdOHRu+u5rud1JMUm0UPvnIZJxuJiqhYtojIlFeOxY7Zxj7590c9Mxm/KFDS+jl/tVhSFopwqMtYXcPDXEkzGE+eNalX0HBRC/JhIouICUHX0fcdCCCGE6LQkERXCCRadaFI0Ni6EYJ8OtlplNsKSe2H3N9bHE/8Bo+5r82nkVOaQlp3G0pylVBgqbOMjI0aSFJfEFV2vwE3j5vC4islE7c8/U7kwhdqffrIm5YDa1xf/qdeiT07GIyHB4XEBGmqayNpUROaGAiqK6m3jARHe9B0TSe9Lw/HwcXzHXSGEEEKItiaJqBAOZrEoLOqoZblNdfC/m+HgKlBpYPrbMPD/2ix8vbGe73O/Jy07jZ2lO23joZ6hJFgSeOTqR+gW0M0psZvy8qhMTaMqLQ1Taalt3HPYUAJmzsR34kTUno7fG6tYFI5mlZOxvpDDu0qxmK0rvlo3NbHDwkgYE0lYdz+nlP0KIYQQQriKJKJCONjW3HLyKxvwddcyISHM1dM5f/XlsOCPcGwLaD3hD59B3NVOD6soChllGaRmp7L88HLqjHUAaFQaxkaNJSkuiUtCLuGHlT/Qxcexib3FYKBm9WoqF6ZQv2mTbVwTGIj/jOnok5Jx79HdoTFPqq1oJHNjIZkbCqkpb7SNh8b4kjAmkthhYbh5yq9oIYQQQlyc5FWOEA528uzQa/pH4NFRzm+syocvE6E0Czz84YaFEH2pc0Maqlh+eDlp2WlklWfZxrv6diUxNpHpvaYT7BkMgNFoPNttWqXxwAHrsStLvsVcdeL4E5UK7zFj0Ccn43vFOFRuji/7NZstHNldRsaGAvL2laFYFz9x99ISd2k4CaMjCI7qwB2WhRBCCCHOkySiQjhQo9HM8j2FAMwY0kHKco9nwxczoOoo+EbATWkQ5pw9kIqi8Gvxr6Rmp7LqyCoMZgMAbmo3JnSbQFJsEkPDhqJWOf4IEktdHdUrVlC5MIWGXbts49qICPSJieiTEtFFOqexVGVxPZkbC8j8pYiG6ibbeJc4PfGjI+k5OAStWwd500IIIYQQwgEkERXCgVZnFlNjMNFF78nwbs45S9Kh8n+Fr2ZCfRkE9YJZi0Af7fAwxxuO823OtyzKXkRuda5tPDYglqTYJK7tcS3+7v4Oj6soCo179lC5MIXq777DUn+iAZBWi+8VV6D/w0y8R41CpXF8EmhqMpOzo5SM9QUUZFfaxj393IgfGUH8qAj0YY4/akYIIYQQoiOQRFQIBzpZljtjcBfU7f1ojZw18PVNYKyDyMFwYwp4Bzvs9maLmY0FG0nLTiP9aDomxQSAl9aLyd0nkxSbRL/gfk5pwmOurKTq26VUpqRgOHDANu7WrRv6mcn4T5uGNthxX+vpjh+rJWN9AQe2FGGot37NKhVE9wsiYXQkMf2D0Ggcv+IrhBBCCNGRSCIqhIMcrzXw0wFrt9V2X5a7NxXS7gSLEXqMgz9+Ce6O2ZtYUFvA4oOLWXRwEUV1RbbxASEDSI5N5upuV+Olc/xKoGKxUL9lK5UpKdT88ANKk7UEVuXujt+kq9EnJ+M5bJhTEt+mRhPZW4vJWF9AyZEa27hvoAfxoyPoMzIC30APh8cVQgghhOioJBEVwkG+3VmA2aIwMMqfniE+rp7O2W35AJY/BijQdwbMeA+0F3bWqdFsJP1YOqkHUtlYsBEFaxcef3d/pvaYSmJsIrEBsQ6Y/Blil5RQtXgJlSkpGPPybOPu8fHW1c9rr0Xj5+fwuIqiUHy4moz1BWT/WoLJYAZArVHRfWAIfcdEEtUnAFV7XxkXQgghhHABSUSFcJCTZ4cmDoly8UzOQlEg/QX46SXr40tug8kvg7r1+yMPVR1iUfYivs35lvLGctv4pRGXkhSbxJXRV+KuubAk90wUk4na9eupXJhCbXo6mE8kgd7e+E29Fn3yTDz6Jjhl9bOhtokDm4vJ2FBAeUGdbTwg3IuEMZH0vjQcT1/Hd9wVQgghhLiYSCIqhANkF9ewJ78KrVrF1IHO6bx6QSxm6yroto+sj8fNg7GPWzcvtlCDqYFVR1aReiCV7SXbbeMhniFM7zWdGbEz6Orb1VEzt2PMz6diyRKq0hZhKi62jXsOGYI+ORm/SVej9nJG2a/CsQMVZKwv4NDOUiwm64qvVqem17BQEkZHEt7T3ymJrxBCCCHExUgSUSEcIO3Eaui43qEEerez1TCTAdLugIzFgAqu+ScMv73Ft8ksyyQ1O5Xlh5ZTY7Tug1Sr1Fze5XKS4pIY02UMWrXjf6VYmpqo+f4Hunz4EUcOHuTk4ZsavR7/6dPRz0zGvWdPh8cFqK0wkPVLIZkbC6g+3mgbD4n2JWFMJLGXhOHuKb9GhRBCCCFaSl5BCXGBLBaFJbay3HbWpMhQA1/fCId/ArUOEt+Hfonn/ek1TTUsP7Sc1OxUMsszbeNdfLqQFJvEdT2vI8w7zBkzx3DwIJUpqVQtWYK5ogLvE+Peo0ah/8NMfK68ErWb45N+i9nCkb1lZGwo5Mie4yfzXtw8tcQNDyNhdCQh0Y5p7CSEEEII0VlJIirEBdp0uIyCqkZ8PbRc2SfU1dM5pe44fJkEhTtB5w3/9xX0vOJ3P01RFHaU7CA1O5Ufcn+g0WxdCdSpdYyPHk9iXCLDw4ejVjn+CBJLfT3VK1ZSmZJCw44dtnFNaCgl/fsx5NFH8ere3eFxAapK68ncUEjmL4XUVzXZxiNj9SSMjqDHkFB0bo4/b1QIIYQQojOSRFSIC3Ty7NBrB0TioWsniUrFEfgyEcoOglcQ3LgQugw956eUN5azNGcpqdmpHK46bBvvpe9FYmwiU3tMRe+hd/hUFUWhce8+KlNSqF62DEvdiQZAGg0+V4xDn5yM+6WXkvnDD+iiHNsIymQ0c3jncfatLyB/f4Vt3NNXR58REcSPjiAg3PscdxBCCCGEEK0hiagQF6ChycyKPYVAOyrLLc6wJqE1heDfFWYtguAzH51iUSxsKthEanYqa46uwWQxAeCp9WRy98kkxiYyIHiAU5rwmKurqVq6lMqUVAyZp8p+ddHR6JOT0c+YjjYkBACj0ejQ2GX5tWRsKGD/5iIMddavGRVEJwSSMDqSbgOC0Wgdv+IrhBBCCCGsJBEV4gL8kFFEXZOZroGeDIsJcPV0IG8TLPgDNFZBSDzMSgO/5l18i+qKWHxwMYuyF1FQV2Ab7x/cn8TYRCZ1m4SPm+PPQlUUhYZt26yrnyu/RzEYAFC5ueF79dXok5PxumQYKrXjk8CmRhMHfy0hY30BxYerbeM+Ae7Ej44kflQEvoEeDo8rhBBCCCGak0RUiAtwsix3xuAo1x/dceB7+N/NYGqAqOFwwzfgFWh72mgx8vPRn0nNTmVDwQYsigUAXzdfpvaYSmJsIr0Deztlaqbjx6lavJjKlFSacnNt4+5xcehnzsR/6rVo9HqHx1UUhZLcGjI2FJC9tRij4cR5o2oV3QcGEz8mkq7xgajVcuyKEEIIIURbkkRUiFYqqWlkXXYpADMGu7gsd+d/Ycm9oJghdiLM/AzcrOdpHqk+Qlp2GksOLqGsscz2KZeEX0JSbBJXRV+Fh9bxK4GK2Uzdhg1ULkyhZu1aMFlLYNVeXvhNmYJ+ZjIe/fs7JYFvrDOyf3MRmRsKKMuvs43rw7yIHx1BnxERePm1s2N2hBBCCCE6EUlEhWilb3cWYFFgcLSe7sEubGiz8T/ww5PW/x7wR5j2Fo2KmdWHlpF6IJVtxdtslwZ5BDG913RmxM4gxi/GKdMx5udTmbaIyrQ0TIWFtnHPgQPR/2EmfpMmofZ2/PdLURTyD1SSsb6AQztKMZusK74anZpeQ0JJGBNJRC9/169cCyGEEEII1yaiiqJw5513kpKSQkVFBTt27OChhx5i0KBBvP766w6JkZWVxZw5c9i5cyd9+vRh586dDrnvhZg1axbx8fH85S9/cdg9R4wYwWOPPUZSUpLD7inOzGxR2HK4nE825AIwvY1WQ82mJrbv+YLS6jxC/KIZ0u8mNOnPw4bXrReMuJf9l8wmdds/WXZoGTVNNQCoVWrGdBlDYmwil0ddjk6ta3FsxWymftuvmEpL0YaE4DVsKCrNqQ7BSlMTNWvTqUxJoW79ek4evqnx98d/+jT8k5LwiItr1ddtsSgUZFdSX6ClILuSrn2C7Upp66oMZP1SSOaGQqpKG2zjwV19SBgdSdzwMNy9Wv41CyGEEEII53FpIrpy5Uo+/fRT0tPT6dGjB8HBwQ6P8cwzz+Dt7c3+/fvx8fEhNzeXv/3tb6xZs4aioiIiIyO56aabePLJJ3Fz+/1SPUVRuOaaa1i5ciWLFi1i+vTptue2bt3KE088wa+//opKpWL48OG8/PLLDBw40HbNrl27WL58Oe+88855fw1paWk8//zzHDx4EKPRSGxsLI888gizZs2yXfPUU0/x8MMPM2PGDNTn2ejlrrvu4r333uO1117joYceOu/5dGYr9xYyf2kGhVWNtrG31xwkzNedSf0inBZ39foXePHAVxRrTiVgYdv/xRNl5YxUqVh+yR9JMx1m77KZtucjvSOZETuD6b2mE+4d3urY1T/8QPHzL2AqKrKNacPDCfvLPNx7xVKZkkLV4sWYy8ttz3uNHIE+ORnf8eNRu7u3OnbOjhLWfZNNXaUB8GTZrj14690ZM7MXWjcNGesLyN1ThmKxJr46Dw1xw8NJGB1BSLSvrH4KIYQQQrRTLk1Ec3JyiIiIYNSoUU6NMWXKFGJirGWIW7duxWKx8N5779GrVy/27t3L7bffTl1dHa+88srv3u/1118/44vb2tpaJk2axHXXXcfbb7+NyWTimWee4eqrr+bo0aPodNYVmTfffJOZM2fi43P+HUkDAwN58skn6dOnD25ubixbtoxbbrmF0NBQrr76agAmT57MbbfdxooVK5gyZcrv3nPRokVs2rSJyMjmHVXFma3cW8jdX25H+c14SY2Bu7/czjs3DXFKMrp6/QvMPfgVym/eXyjWqHk4NBg3lYam0o0AaNVaroq+isTYREZEjECturDus9U//ED+gw/ZVjhPMhUVkf/Ag3Zj2pAQ/BMT0Scn4da16wXFBWsSuvK9vc3G6yoNfP/BPruxiJ7+xI+OpNfQUHTu7eQsVyGEEEIIcVYuOyhvzpw53H///eTl5aFSqejWrVuza/7zn//Qr18/2+PFixejUql49913bWPjsTc/aAAAOKhJREFUx4/nqaeeOmMMlUrFr7/+ynPPPYdKpeLZZ59l0qRJfPLJJ0ycOJEePXpw3XXX8eijj5KWlva7c965cyf/+te/+Pjjj5s9l5WVRXl5Oc899xy9e/emb9++PPPMMxQXF3PkyBEAzGYzKSkpTJ061e7zvLy8WLBggW3sf//7H56enmRkZAAwbtw4ZsyYQXx8PD179uTBBx9kwIABrF+/3vY5Go2Ga665hq+//vp3v478/Hzuv/9+vvrqK1uCLM7NbFGYvzSjWRIK2MbmL83AbDnTFRcQ19TEiwe+ssb47RsgKhWoVDRhoZtvNx4d9ig/zvyRV8a+wqjIURechCpmM8XPv9AsCf0t73HjiHr7bXqtXUPoww85JAm1WBTWfZN97otUMOCqKK5/5lISHxtK/KgISUKFEEIIIToIlyWib7zxBs899xxRUVEUFhaydevWZteMHTuWjIwMSkutnUl/+ukngoODSU9PB6yH3P/yyy+MGzfujDEKCwvp27cvjzzyCIWFhTz66KNnvK6qqorAwMAzPndSfX09N9xwA2+99Rbh4c3LHHv37k1QUBAfffQRTU1NNDQ08NFHHxEfH29Lsnfv3k1VVRXDhg2zfV6fPn145ZVXuOeee8jLy+PYsWPcddddvPTSSyQkJDSLoygKP/74I/v37+fyyy+3e2748OGsW7fO9jg3NxeVSmX7fgFYLBZmzZrFY489Rt++fc/5NQMYDAaqq6vtPjqjLYfL7cpxf0sBCqsa2XK4/KzXtMb2PV9Yy3F/p8T0r92mcXPfmwn0OPfPcUvUb/vVrhz3bIJuuQXfK69ApXVcgUVhduWJctxzUKDHgBACI1zYKEoIIYQQQrSKyxJRf39/fH190Wg0hIeHExIS0uyafv36ERgYyE8//QRAeno6jzzyiO3xli1bMBqNZy3tDQ8PR6vV4uPjQ3h4+BnLYQ8ePMibb77JnXfeec75Pvzww4waNYpp06ad8XlfX1/S09P58ssv8fT0xMfHh5UrV7JixQq0J16gHzlyBI1GQ2hoqN3n3nPPPYwZM4abbrqJOXPmcMkll3D//ffbXVNVVYWPjw9ubm5MmTKFN998kwkTJthdExkZydGjR7FYrN1CdTodvXv3xsvLy3bNSy+9hFar5YEHHjjn13vSCy+8gL+/v+2jqwNWuzqikpqzJ6Gtue58lVbnndd1x2uOOjQugOnEG0COuq4l6qp/Jwlt4XVCCCGEEKJ9cVkiej5UKhWXX3456enpVFZWkpGRwT333IPBYCArK4uffvqJSy65xC7Raon8/HwmTZrEzJkzuf3228963bfffsuaNWvO2cm3oaGBP/3pT4wePZpNmzaxYcMG+vXrx5QpU2hoaLBd4+7ufsY9ph9//DG7d+9m+/btfPrpp82u8fX1ZefOnWzdupV//OMfzJ07126lE8DT0xOLxYLBYH1x3qVLF7Kyshg+fDgAv/76K2+88cYZ73828+bNo6qqyvZx9KjjE56OINT3/M7ZPN/rzleIX7RDr2sJ7RneHLqQ61rC2+/8Ghyd73VCCCGEEKJ9adeJKFj3R6anp7Nu3ToGDx6Mn5+fLTn96aefGDt2bKvuW1BQwBVXXMGoUaN4//33z3ntmjVryMnJQa/Xo9VqbSucSUlJtrLgBQsWkJubyyeffMIll1zCiBEjWLBgAYcPH2bJkiUABAcHU19fT1NTU7MYu3btoq6ujrq6OgpPO3vxJLVaTa9evRg0aBCPPPIIycnJvPDCC3bXlJeX4+3tjaen5xm/jnXr1lFSUkJ0dLTt6zhy5AiPPPLIGffoAri7u+Pn52f30RkN7x5IhP/Zk0wVEOHvwfDujiuNBRjSfxZhZgXVWfZpqhSFcLPCkP6zzvj8hfAaNhTtGcrQTwVXoQ0Px2vYUIfHjojV460/d5LpE+BORKze4bGFEEIIIYTztftE9OQ+0YULF9qSvnHjxrF69Wo2bNhw1v2h55Kfn8+4ceMYOnQon3zyye8ed/LEE0+we/dudu7cafsAeO211/jkk08A6x5StVptt9J48vHJUtlBgwYB2JoQnVReXs6cOXN48sknmTNnDjfeeKNtFfVsTl/5PGnv3r0MHjz4rJ8za9asZl9HZGQkjz32GN9///0543V2GrWKZ6Y237ML1iQU4JmpCWjUjj0uRKN144m4G63Nin6TjJ5MTh+PuxGN9vePHmoplUZD2F/mneVJ69cZ9pd5dueJOoparWLMH2LPec2YP8TanScqhBBCCCE6jnafiA4YMICAgAAWLFhgl4guXrwYg8HA6NGjW3S/k0lodHQ0r7zyCqWlpRQVFVF0jqYs4eHh9OvXz+4DIDo6mu7duwMwYcIEKioquPfee8nMzGTfvn3ccsstaLVarrjiCgBCQkIYMmSIXbdbsJ7n2bVrV5566ileffVVzGazXWOlF154gVWrVnHo0CEyMzP517/+xRdffMFNN91kd59169YxceJEu6+1T58+bNmyBYCgoKBmX4dOpyM8PJzevXu36PvYGQ2ODuBMaU+4v4fTjm4BGD9mHlN1oc0aFoVZ4NVeNzJ+zFmSRQfwnTABbUTzVVFtWBhd3ngdv9N+3hzNP/jMK/s+Ae5MurMfPQeHnvF5IYQQQgjR/rn0HNHzoVKpuOyyy/juu+8YM2YMYE1O/fz86N27N97eLeuYuWrVKg4ePMjBgweJioqye045bcVJpVLxySefMGfOnPO6b58+fVi6dCnz589n5MiRqNVqBg8ezMqVK4mIOJWg3HbbbXz++efcd999AHz++ecsX76cHTt22Mplv/zyS8aMGcO1117L5MmTqaur45577uHYsWN4enrSp08fvvzyS/74xz/a7pufn8/GjRv58ssvbWNGo5H9+/dTX1/fou+ROLMlO/NRgKHReh69ug8lNY2E+lrLcR29Eno6xWIhs6kM1HCzV08SQgcS4hfNkP6znLISejpD5v+3d+fxUdX3/sdfZ2aybxCys4Z9k1USUFSUGEAMola9alVcqhbkSsFb1GrB1ha1ve7+amsVyq3UtldEWcUFuCCbsiMQQwSCIQFCyB6yzJzfHyHRgbCafIeE9/PxyOPBzDlz3t+hJ6d++H7O9+ykOicX/Pxo8+oreErLcEVHE3zpwEaZCf2h9LU1/zjUaUA0PYbGsXrFei67Kom23aM0EyoiIiLSxPm0EJ00aRKTJk3yeu/EBXig5vmhP+RwOMjPP7vHZNS20dYaN27cGYvLPXv24HK5Tjvbatdzz96111570kq2Jxo3bhwzZsxgzZo1DBkyhLvvvpu7777ba5+kpCSv+0ifffZZnn322dMe99VXX2XcuHFexXWHDh3qHecP7d2797Tb5XtzN2YDcPPAtgzp1MpYbnrGAnY7PPjbNg+mvkZ4hLmViwuP398cNnw4Ycdn9k3wuD1882VNIdp9cDwJXSIIzqgmoUsLFaEiIiIizcAFPyPqC4sWLeLBBx+kS5fT36N2PoKCgpg9ezZ5eXkNetyYmBgmT57coMeU7+04UMSu3GL8nQ5GX9I4LbinMn/r2wAMc7U0WoTa1dUULlwEQMQNY4zlAmTtyKe8uIqgMD/a9orE43EbzRcRERGRxqVCtB4TJkxo1OOfzwJLZzJlypQGP6Z8b+7G7wAY3iOGiGA/Y7nVVcdYWJwJTou0zmON5QKUrl6NOy8PZ2Qkocfb4k35Zl3NbGiXS2NxOh0qREVERESamQt+sSIRX6t2e/hwywEAbhrQ5gx7N6y1m97iiNOipcfm8oE/N5pdOK+mLTd89GgsP3PFd0V5Nd9uqekY6Db4NI+PEREREZEmS4WoyBl8kXmEw8UVtAz246qu0Uaz52e8D8CokA74+QUby3WXlFD82WcARIwx25abufEQ7ioPLeOCiW4XZjRbRERERMxQISpyBrVtuWP6JuDvMvcrU1qSy+eVNTODab3vMZYLUPzxUuyKCvw7diSwdy+j2bVtud0Gx3k9l1dEREREmg8VoiKnUVJRzcdf1xRGNxpuy/1k3Uscc1gkui16db/ZaHbtarkRN9xgtBgsOlJO9jcFYEHXJLXlioiIiDRXKkRFTmPJ9lyOVXnoGBVC3zYRRrMXfPc5AGlR/bAc5n5Vq7KzKVu/HoCItOuN5QJ8s/4gAK27tiAsMtBotoiIiIiYo0JU5DRq23JvGtDa6Mxgbs4m1tvlAIy+9D+N5QIUzl8AQHBSEn4JCcZybdsmfe3xttxkzYaKiIiINGcqREVOIaewnDXfHgHghn6tjWYv+OoVbMtikB1AQsKlxnJt26bwo4+AmrZckw7tK6bgYBkuPwed+scYzRYRERERs1SIipzCvE0HsG1ISoykbaS5FWttj4cFhzcCkNbmamO5AMe2f03lt99iBQQQNiLVaHb68UWKEvtF4x+kRxyLiIiINGcqREXqYdt2XVvuzQPMzobu+GYemU6bAI/NtcmTjWbXLlIUNnw4ztBQY7lut4eML2vuD1VbroiIiEjzp0JUpB5fHygi41AJAS4Hoy6JN5q9YOtMAK7xa0VomLlsu6qKokWLAIgYa7YtN+vrfI6VVBEU7k/bHi2NZouIiIiIeSpERerx/vHZ0JSesYQH+hnLraoqY1HpHgCu73KTsVyAklWrcOfn44yKIuSyy4xm1y5S1HVQLA6nLksiIiIizZ3+i0/kBNVuD/O3HADMt+Wu2fhn8h0WkR6bywY8ZDS78MPjixSNvg7LZe4ezYqyKvZuzQPUlisiIiJysVAhKnKClRl55JVU0irEnyu6RBvNnp/xAQDXhXTE5WfuOZruoiJKPq95bqnp1XJ3bziEu9pDZEIIUW3N3ZcqIiIiIr6jQlTkBLVtuWP6JeBnsE20uCibz6vzAUjrc5+xXICijz/GrqwkoEtnAnr0MJpdu1put+Q4o89qFRERERHfUSEq8gNFx6r4ZEfN6q039W9jNPuT9S9RaVl0clv06DrGaHbtarnhY8YYLQaL8srJ2V0IFnRNijWWKyIiIiK+pUJU5AeWbMulotpD55hQercON5o9/7vlAKRFD8RymPvVrPwum/KvNoBlEZGWZiwXvp8NbdOtJaEtzbUii4iIiIhvqRAV+YHattybBrQ2OjOYnb2er6wKLNtm9KBHjeUCFM2vWaQoeHAyfnHmFguybfv7ttzBWqRIRERE5GKiQlTkuO+OlrFuTz6WBWP7mV0td+GG1wBIsoKIi+tnLNe2bQrn1bTlml6k6OCeIgoPlePyd9Cxn9lFoURERETEt1SIihz34eaaR7YMTmxFQosgY7m2x8P8vC0ApLUdbiwX4NjWrVTu24cVFET4tdcaza6dDe3YPxr/QHOPixERERER31MhKkLNzOAP23JN2r7zffY6bQI9NilJk4xm1y5SFJaSgiMkxFiuu9pDxlc1i0Lp2aEiIiIiFx8VoiLA1u8K+fZwKYF+DkZdEm80e/72WQAM948iJNTgPZqVlRQtXASYb8vdt/0IFaXVBEf406Z7pNFsEREREfE9FaIiwNzjs6GpPeMIDTDXJlpVUcrisn0ApHX9ibFcgJKVK3EXFuKKjiZkyGCj2bVtuV2T4nA49OxQERERkYuNClG56FW5PczfmgOYb8tdtfFPFDgsotw2yf0eMJpdu0hR+PXXYzmdxnKPlVaxd2seoLZcERERkYuVClG56K1IP0x+aSVRoQEM7RxlNHv+7ppicHRYZ1x+5p6j6S4spGT5cgAixppty9294RAet02rNqFEtQk1mi0iIiIiFwYVonLRm7uppi13bL8EXE5zvxKFhVksdx8FIK2v2dnQosVLsKuqCOjWjcBu3Yxmp689/uxQzYaKiIiIXLRUiMpFrbC8ik93HgLgRsNtuUvXvUSVZdHF46Bb1+uNZteulhsxZozR3IJDZeR+W4hlQdekWKPZIiIiInLhUCEqF7VF23KorPbQLTaMnvHhRrMXHPg/AMZEX2o0tzIri/JNm8DhIPx6swXwN8cXKWrbI5KQiACj2SIiIiJy4VAhKhe1uT94dqhlmVu9df/+NWy0KnHYNtcN+oWxXIDCj+YDEDJkCH6xMcZybdv+frVcteWKiIiIXNRUiMpFK+tIGV/uPYplwQ39zLblLtjwOgDJVjAxsb2N5dq2TeFHHwEQcYPZttzczEKK8o7hCnDSsV+00WwRERERubCoEJWL1gebsgG4vFMUcRHmVqy1PR7m528FIK1dqrFcgPJNm6nKysIKDiYsJcVodu1saOf+0fgFmHtcjIiIiIhceFSIykXJtm0+2PR9W65JW3a8x34nBHlshidPMppd+NHxZ4deey2O4GBjue4qD7s31CwK1XWw2nJFRERELnYqROWitGl/AXuPlBHk52REL7OF0YLt/wNAin8MwcHmnlvqqaykaPESwHxb7t5teVSUVRPSIoDWXVsazRYRERGRC48KUbko1S5SNLJ3HCEBLmO5lRXFLC7fD0Ba91uN5QKULF+Op7AQV2wswcnJRrNr23K7JcficJhbFEpERERELkwqROWiU1ntYcHWHMB8W+7Kr96gyGER47ZJ6nuf0ey6RYrSrsdymrtHs7ykkn3bjwBaLVdEREREaqgQlYvOsvRDFJRVERsewGWdzLXGAsz/tubRKaPDu+J0+RvLrT56lJIVNc8tDR9jti1391eH8LhtotuF0Soh1Gi2iIiIiFyYVIjKRae2LXdsv9Y4DbaJFhzdwwp3IQBp/R40lgtQtHgxVFUR0LMHgV27Gs3+vi1Xs6EiIiIiUkOFqFxUCsoq+XxXzeqtNxpuy/14/UtUWxbdPQ66dB5pNLvww5rVciMMz4YezS3l4J4iLIdFl0GxRrNFRERE5MKlQlQuKgu25lDltukRH073uHCj2fMPrAIgLcbsQkEVe/ZwbMtWcDqJGD3aaPY36w8C0K5nJMHh5lqRRUREROTCpkJULiq1bbk3G54N3bdvJVscVThsm+uSfmE0u2h+zX2pIZdfhis62liu7bHVlisiIiIi9VIhKheNvXmlbMwqwGHBmL4JRrMXbPx/AAyxQoiK7mEs1/Z4KPzw+Gq5Y24wlguQk1lA8ZFj+AU6SexrdlEoEREREbmwqRCVi8bcTdkADO0STUx4oLFc2+Nh/tHtAIxpb/be0PKNG6nKzsYREkLY8GuMZqevrZkN7TwgBpe/ucfFiIiIiMiFT4WoXBRs22be8ULUdFvupm1/J9sJIR6bq5MeNZpdOxsaNmIEjqAgY7nVlW52bzwMqC1XRERERE6mQlQuChv2HSUrv4wQfyepPc0WRvN3vgtASkAcQcGRxnI9FRUULVkCmF8td8/WPCrLqwmNDCChSwuj2SIiIiJy4VMhKheF9zfWzIaO7B1PkME20YpjhXxcXpM9psd/GMsFKFm2DE9xMa74eIKTBhnN/qZ2kaKkOCyDz2oVERERkaZBhag0e8eq3CzcegAw35a74svXKHZYxLltLu0zzmh23SJFaWlYDnO/6mVFlWR9nQ9At8FqyxURERGRk6kQlWZv2a5DFB2rJj4ikMEdWxnNnr9nEQCjI7rjcLqM5Vbn51OyciUAETeYbcvN+OogHo9NTPswWsaFGM0WERERkaZBhag0e7VtuWP7t8ZhsE00P383qzxFAKT1e8hYLkDRwkVQXU1g794EdOpkNLuuLVezoSIiIiJyCipEpVnLL61kefohAG7qb7Ytd8n6l6i2LHp6nHTqdK3R7MKPap8danY2ND+nlEP7inE4LLpcGms0W0RERESaDhWi0qwt2HqAao9N79bhdIkNM5udsxqAtLjBRnMrvv2WY9u2gdNJ+OjrjGanH58NbdcrkqAwf6PZIiIiItJ0qBCVZq22Lfem/m2M5u7Zu5xtjmqcts2oQZONZtcuUhR6xRW4Wpm7J9b22D9oy403lisiIiIiTY8KUWm2Mg+XsGV/AU6HxZh+CUaz52/8fwBc7gijVVRXY7m2x0Ph/ONtuYYXKcrOKKDkaAX+QS469DG7KJSIiIiINC0qRKXZ+uD4bOiVXaKICg0wlutxV7OgYAcAaR1GGssFKPvyK6oP5OAICyP06quNZte25XYeGIPLz9yzWkVERESk6VEhKs2Sx2PzwabjbbkDzLblbtg2mxynRajHZtig/zSaXfjRhwCEjxyBIzDQWG5VpZvMjTWLQnVL1mq5IiIiInJ6KkSlWfpybz7ZBeWEBbi4tqfZ1VsX7PwHAKmB8QQGtTSW6ykvp3jJx4D51XL3bDlM1TE3Ya0Cie8UYTRbRERERJoeFaLSLM093pY76pI4Ag22iR4rP8rSYzkApPW401guQPHnn+MpLcWvdWuCBg40mp2+9iBQMxtqGXxWq4iIiIg0TSpEpdk5VuVm0baaYtB0W+7yL1+lxGGR4IYBl/zUaHbts0PDx6RhOcz9apcWVrB/Zz6gtlwREREROTsqRKXZ+XTnQYorqmndIoikDpFGs+fvXQLA6BY9cDhdxnKr8/IoXfUFYL4tN+PLg9gem9jEcFrEBhvNFhEREZGmSYWoNDu1bbk39m+Nw2CbaF7eLr7wFAOQNmC8sVyAooULwe0msG8fAhITjWbXrpar2VAREREROVsqRKVZySupYMU3hwG4cUBro9lLvnwZt2VxicdFYodhRrMLPzz+7FDDs6FHskvI21+Cw2nR5VKzi0KJiIiISNOlQlSalY82H8DtsenbJoJO0aFms3PXAnB9/GVGcysyMji2Ywe4XIRfd53R7NrZ0Pa9WxEY6mc0W0RERESaLhWi0qz46tmhmZmfsNPhxmXbjEqabDS7dpGi0KuuwtXS4ONiPDbfrD++Wu5gteWKiIiIyNlTISrNRsbBYrZlF+JyWKT1TTCaPX/znwEY6ginZWQnY7m2203h/AWA+bbc7G+OUlpQQUCwiw69o4xmi4iIiEjTpkJUmo25x2dDh3WLJjLE31iux13NgsJdAKQlmm2NLVu/nurcXBzh4YRePcxodvramrbczgNjcPrpUiIiIiIiZ0//9SjNgsdj86GP2nK/3PIOB50WYR6bqwZNNJpdu0hR+KhROPzNFd9VFW4yN9UsCtVtcLyxXBERERFpHlSISrOwds8RDhQeIyzQxTXdY4xmz9/1LwBGBLUmIDDCWK6nrIyipUsBiLjBbFvut5sPU13hJjw6iLiO4UazRURERKTpUyEqzULts0Ov7xNPoJ/TWG55WT6fVNS0qKb1uNNYLkDxZ59hl5Xh17YtQf37G82ue3ZoUiyWZe5ZrSIiIiLSPKgQlSavvNLN4m05gPm23M/Xv0yZw6K1G/pf8lOj2T98dqjJYrC0oILvduYDWi1XRERERM6PClFp8pbuyKW00k3byCAubW/u8SUA8/d9DEBay95YDnO/TlWHDlG6ejUAEWPSjOUCfLP+ILYNcR0jiIgONpotIiIiIs2DClFp8mrbcm/s19rozODhQ1+zxi4FIG3gBGO5AEULFoLHQ1D//vi3b280u64tV7OhIiIiInKeVIhKk3ao+BgrM2pWb73RcFvuoi9fwWNZ9PX40a7dUKPZhR8db8s1vEhR3nfFHMkuweGy6DzQ7KJQIiIiItJ8+LQQtW2bBx98kMjISCzLYvPmzQwbNoxJkyY1WMauXbsYPHgwgYGB9OvXr8GO+2Pcdddd/P73v2/QYw4ePJj333+/QY95IXN7bNZkHuH3C3fisaFf2wgSo0LMZFdX8uWmt3n3YE1r7Oj4y4zk2m43pevWk/fWW1Ts2gUuF+EjRxrJ9nhsstOPsnZeJgDte7ciMMTPSLaIiIiIND8+LUSXLFnCrFmzWLBgATk5OfTu3bvBM6ZNm0ZISAjp6el89tlnde8vXLiQ5ORkgoKCaNmyJWPHjj3tcaZPn0737t0JCQmhZcuWpKSksG7durrte/fu5f777ycxMZGgoCA6derEtGnTqKys9DrOli1bWLRoEf/5n/951t/hrbfe4oorrqBly5Z12evXr/fa56mnnuLxxx/H4/Gc9li2bfPrX/+a+Ph4goKCSElJISMj46zHciFYsj2Hoc9/zu1vrWXe5gMAfHu4lCXbcxo9+9NVMxgxewD3bX2ZHGdNG/BbB5bz6aoZjZpbtHQpu4enkHXPPRz+7xcBsJxOSk84DxpD5qZDzH5yNfNe2sS+7TWLFOVkFJK56VCjZ4uIiIhI8+TTQjQzM5P4+Hguu+wy4uLicLlcjZIxdOhQ2rdvT6tWrQB4//33ueuuu7j33nvZsmULX3zxBXfcccdpj9O1a1def/11tm3bxqpVq+jQoQOpqakcPlzTFrpr1y48Hg9//vOf+frrr3nppZd48803efLJJ72O89prr3HLLbcQGhp61t9h+fLl3H777Sxbtow1a9bQtm1bUlNTyc7Orttn1KhRFBcXs3jx4tMe64UXXuDVV1/lzTffZN26dYSEhDBixAiOHTt21uPxpSXbc/j53zeSU+g93uJj1fz87xsbtRj9dNUMJu9+l4Mn/NbkOWDy7ncbrRgtWrqU7EcnUZ2b6/W+XVFB9qOT6p4l2hgyNx1iyZ+3U1pQ4fX+sdIqlvx5u4pRERERETkvPitEx40bx8SJE8nKysKyLDp06HDSPq+//rrXLOm8efOwLIs333yz7r2UlBSeeuqpejMsy2LDhg385je/wbIspk+fTnV1NY8++ih/+MMfePjhh+natSs9e/bk1ltvPe1477jjDlJSUujYsSO9evXixRdfpKioiK1btwIwcuRIZs6cSWpqKh07dmTMmDE89thjzJ07t+4Ybreb//3f/yUt7ftVTnft2kVwcDBz5sype+9f//oXQUFB7NixA4B3332X8ePH069fP7p3785f//pXPB6P1wyv0+nkuuuu47333jvld7Btm5dffpmnnnqKG264gT59+jB79mwOHDjAvHnzTvv9LwRuj80z83dg17Ot9r1n5u/A7alvjx+ZXV3Jc9+8W5NzwoJI9vHXz3/zLu7qypM//CPYbjcHfz8D7FN/p4O/n4HtdjdoLtS046785+lny1f9KwNPI/x9i4iIiEjz5rNC9JVXXuE3v/kNbdq0IScnhy+//PKkfa666ip27NhRN+u4YsUKoqKiWL58OQBVVVWsWbOGYcOG1ZuRk5NDr169mDJlCjk5OTz22GNs3LiR7OxsHA4H/fv3Jz4+nlGjRrF9+/azHntlZSV/+ctfiIiIoG/fvqfcr7CwkMjIyLrXW7dupbCwkEsvvbTuve7du/PHP/6R8ePHk5WVxXfffcfDDz/M888/T8+ePes9bllZGVVVVV7HBkhKSmLlypV1r/fu3YtlWXV/X3v27CE3N5eUlJS6fSIiIkhOTmbNmjX1ZlVUVFBUVOT14yvr9+SfNBP6QzaQU3iM9XvyGzx747b/4aDTOqkIrcu2LHKdFhu3/U+D5pZ9teGkmVDvYJvq3FzKvtrQoLkAORkFJ82EnqjkaAU5GQUNni0iIiIizZvPCtGIiAjCwsJwOp3ExcURHR190j69e/cmMjKSFStWADUtqlOmTKl7vX79eqqqqrjssvoXi6lt9w0NDSUuLo7Q0FC+/fZboOaez6eeeooFCxbQsmVLhg0bRn7+6QuYBQsWEBoaSmBgIC+99BKffPIJUVFR9e67e/duXnvtNR566KG69/bt24fT6SQmxnu10fHjxzN06FB++tOfMm7cOAYNGsTEiRNPOY6pU6eSkJDgVVACJCQksH///rr7RP38/OjWrRvBwTXPesw9XtDExsZ6fS42NrZu24lmzJhBRERE3U/btm1POa7Gdqj47NqHz3a/c3G4KKtB9ztb1cf/Eaah9jsXpUWnL0LPdT8RERERkVoX9ONbLMviyiuvZPny5RQUFLBjxw7Gjx9PRUUFu3btYsWKFQwaNKiu0DobtUXar371K26++WYGDhzIzJkzsSyLf//736f97NVXX83mzZtZvXo1I0eO5NZbb+XQoZPvkcvOzmbkyJHccsst/OxnP6t7v7y8nICAgHqfdfnOO++wdetWNm7cyKxZs075PMznnnuO9957jw8++IDAwECvbUFBQXg8HioqagqD1q1bs2vXLpKSkk7/l3IaTzzxBIWFhXU/+/fvP+9j/VgxYYFn3ukc9jsX0eHtGnS/s+Wq5x9ofsx+5yIkPKBB9xMRERERqXVBF6IAw4YNY/ny5axcuZL+/fsTHh5eV5yuWLGCq6666pyOFx8fD+DV9hoQEEDHjh3Jyjr9bFZISAidO3dm8ODBvP3227hcLt5++22vfQ4cOMDVV1/NZZddxl/+8hevbVFRUZSVlZ20ki7UrKZbWlpKaWkpOTn1L7jzxz/+keeee46lS5fSp0+fk7bn5+cTEhJCUFBQvZ+Pi4sD4ODBg17vHzx4sG7biQICAggPD/f68ZWkxEjiIwKpv0QHC4iPCCQpMfIUe5y/AZfcRazbxjrFvZqWbRPnthlwyV0Nmht86UBccXGnbAnGsnDFxRF86cAGzQWI79KCkBanLzJDWwYQ36VFg2eLiIiISPN2wReitfeJ/vvf/667F3TYsGF8+umnfPHFF6e8P/RUBg4cSEBAAOnp6XXvVVVVsXfvXtq3b39Ox/rh7CPUzIQOGzasbpbV4fD+6619jmntIkS18vPzGTduHL/61a8YN24cd955J+Xl5V77vPDCC/z2t79lyZIlXveY/tD27dvp37//KcebmJhIXFyc1yJHRUVFrFu3jiFDhpzVd/Ylp8NiWlrNPyCcWJbVvp6W1hOn41Sl6o/IdvnzeNc7a7JOKEZrX0/teidOl3+D5lpOJ7FPPnH8xQnf6/jr2CefwHI6GzQXwOGwuOK2LqfdZ+itXXA0wt+3iIiIiDRvF3wh2qdPH1q2bMmcOXO8CtF58+ZRUVHB5Zdffk7HCw8P5+GHH2batGksXbqU9PR0fv7znwNwyy231PuZ0tJSnnzySdauXcu+ffvYsGED9913H9nZ2XWfqS1C27Vrxx//+EcOHz5Mbm6u172X0dHRDBgwgFWrVnkd/+GHH6Zt27Y89dRTvPjii7jdbh577LG67c8//zxPP/0077zzDh06dKg7bklJiddxVq5cSWpqat3r7OxsunfvXvfMUcuymDRpEs8++ywfffQR27Zt4+677yYhIeGMz1G9UIzsHc+ffjqAuAjv9tu4iED+9NMBjOwd32jZKUOf4MXOdxJzwqNaYz3wYuc7SRn6RKPkhqem0vqVl3GdcG+vKzaW1q+8TPgP/jdvaJ36xzDyod4nzYyGtgxg5EO96dQ/5hSfFBERERE5tYZ/cGcDsyyLK664goULFzJ06FCgpjgNDw+nW7duhISEnPMx//CHP+ByubjrrrsoLy8nOTmZzz//nJYtW9bt06FDB8aNG8f06dNxOp3s2rWLv/3tb+Tl5dGqVSsGDRrEypUr6dWrFwCffPIJu3fvZvfu3bRp08Yrz/7BDNoDDzzA7NmzeeSRRwCYPXs2ixYtYtOmTbhcLlwuF3//+98ZOnQo119/PaNGjeJPf/oTlZWV/OQnP/E67rRp05g+fTpQU3SuXr2av//973Xbq6qqSE9Pp6ysrO69X/7yl5SWlvLggw9SUFDA0KFDWbJkyUn3m17IRvaO59qecazfk8+h4mPEhNW04zbGTOiJUoY+wdWDp7Bx2/9wuCiL6PB2DLjkrgafCT1ReGoqYcOH16yie/gwruhogi8d2CgzoSfq1D+GxL7RNavoFlUQEl7TjquZUBERERE5X5Ztn+YBhRepsrIyWrVqxeLFi8+59fdMysvL6datG//85z8btB126tSpHD169KT7UhtaUVERERERFBYWEh4eTlVVFYsWLeK6667Dz8+vUbPl4qXzTBqbzjFpbDrHpLHpHJPGVt85dmJtcC4u+BlRX1i2bBnXXHNNgxehULOy7ezZs8nLy2vQ48bExDB58uQGPaaIiIiIiEhjUCFaj9GjRzN69OhGO35jFLhTpkxp8GOKiIiIiIg0hgt+sSIRERERERFpXlSIioiIiIiIiFEqREVERERERMQoFaIiIiIiIiJilApRERERERERMUqFqIiIiIiIiBilQlRERERERESMUiEqIiIiIiIiRqkQFREREREREaNUiIqIiIiIiIhRKkRFRERERETEKJevByBNi23bABQVFQFQVVVFWVkZRUVF+Pn5+XJo0ozpPJPGpnNMGpvOMWlsOseksdV3jtXWBLU1wrlQISrnpLi4GIC2bdv6eCQiIiIiInIhKC4uJiIi4pw+Y9nnU77KRcvj8XDgwAHCwsKwLIuioiLatm3L/v37CQ8P9/XwpJnSeSaNTeeYNDadY9LYdI5JY6vvHLNtm+LiYhISEnA4zu2uT82IyjlxOBy0adPmpPfDw8N10ZNGp/NMGpvOMWlsOseksekck8Z24jl2rjOhtbRYkYiIiIiIiBilQlRERERERESMUiEqP0pAQADTpk0jICDA10ORZkznmTQ2nWPS2HSOSWPTOSaNraHPMS1WJCIiIiIiIkZpRlRERERERESMUiEqIiIiIiIiRqkQFREREREREaNUiIqIiIiIiIhRKkTlR3njjTfo0KEDgYGBJCcns379el8PSZqJ6dOnY1mW10/37t19PSxp4v7v//6PtLQ0EhISsCyLefPmeW23bZtf//rXxMfHExQUREpKChkZGb4ZrDRJZzrHxo0bd9K1beTIkb4ZrDQ5M2bMYNCgQYSFhRETE8PYsWNJT0/32ufYsWNMmDCBVq1aERoays0338zBgwd9NGJpis7mPBs2bNhJ17KHH374nHJUiMp5++c//8nkyZOZNm0aGzdupG/fvowYMYJDhw75emjSTPTq1YucnJy6n1WrVvl6SNLElZaW0rdvX9544416t7/wwgu8+uqrvPnmm6xbt46QkBBGjBjBsWPHDI9UmqoznWMAI0eO9Lq2/eMf/zA4QmnKVqxYwYQJE1i7di2ffPIJVVVVpKamUlpaWrfPL37xC+bPn8+///1vVqxYwYEDB7jpppt8OGppas7mPAP42c9+5nUte+GFF84pR49vkfOWnJzMoEGDeP311wHweDy0bduWiRMn8vjjj/t4dNLUTZ8+nXnz5rF582ZfD0WaKcuy+OCDDxg7dixQMxuakJDAlClTeOyxxwAoLCwkNjaWWbNm8R//8R8+HK00RSeeY1AzI1pQUHDSTKnI+Th8+DAxMTGsWLGCK6+8ksLCQqKjo5kzZw4/+clPANi1axc9evRgzZo1DB482McjlqboxPMMamZE+/Xrx8svv3zex9WMqJyXyspKNmzYQEpKSt17DoeDlJQU1qxZ48ORSXOSkZFBQkICHTt25M477yQrK8vXQ5JmbM+ePeTm5npd1yIiIkhOTtZ1TRrU8uXLiYmJoVu3bvz85z/nyJEjvh6SNFGFhYUAREZGArBhwwaqqqq8rmPdu3enXbt2uo7JeTvxPKv17rvvEhUVRe/evXniiScoKys7p+O6GmyEclHJy8vD7XYTGxvr9X5sbCy7du3y0aikOUlOTmbWrFl069aNnJwcnnnmGa644gq2b99OWFiYr4cnzVBubi5Avde12m0iP9bIkSO56aabSExMJDMzkyeffJJRo0axZs0anE6nr4cnTYjH42HSpElcfvnl9O7dG6i5jvn7+9OiRQuvfXUdk/NV33kGcMcdd9C+fXsSEhLYunUrU6dOJT09nblz5571sVWIisgFadSoUXV/7tOnD8nJybRv355//etf3H///T4cmYjI+fthi/cll1xCnz596NSpE8uXL2f48OE+HJk0NRMmTGD79u1aP0Ea1anOswcffLDuz5dccgnx8fEMHz6czMxMOnXqdFbHVmuunJeoqCicTudJq7AdPHiQuLg4H41KmrMWLVrQtWtXdu/e7euhSDNVe+3SdU1M6tixI1FRUbq2yTl55JFHWLBgAcuWLaNNmzZ178fFxVFZWUlBQYHX/rqOyfk41XlWn+TkZIBzupapEJXz4u/vz8CBA/nss8/q3vN4PHz22WcMGTLEhyOT5qqkpITMzEzi4+N9PRRpphITE4mLi/O6rhUVFbFu3Tpd16TRfPfddxw5ckTXNjkrtm3zyCOP8MEHH/D555+TmJjotX3gwIH4+fl5XcfS09PJysrSdUzO2pnOs/rULi55LtcytebKeZs8eTL33HMPl156KUlJSbz88suUlpZy7733+npo0gw89thjpKWl0b59ew4cOMC0adNwOp3cfvvtvh6aNGElJSVe/1q7Z88eNm/eTGRkJO3atWPSpEk8++yzdOnShcTERJ5++mkSEhK8Vj0VOZ3TnWORkZE888wz3HzzzcTFxZGZmckvf/lLOnfuzIgRI3w4amkqJkyYwJw5c/jwww8JCwuru+8zIiKCoKAgIiIiuP/++5k8eTKRkZGEh4czceJEhgwZohVz5ayd6TzLzMxkzpw5XHfddbRq1YqtW7fyi1/8giuvvJI+ffqcfZAt8iO89tprdrt27Wx/f387KSnJXrt2ra+HJM3EbbfdZsfHx9v+/v5269at7dtuu83evXu3r4clTdyyZcts4KSfe+65x7Zt2/Z4PPbTTz9tx8bG2gEBAfbw4cPt9PR03w5ampTTnWNlZWV2amqqHR0dbfv5+dnt27e3f/azn9m5ubm+HrY0EfWdW4A9c+bMun3Ky8vt8ePH2y1btrSDg4PtG2+80c7JyfHdoKXJOdN5lpWVZV955ZV2ZGSkHRAQYHfu3Nn+r//6L7uwsPCccvQcURERERERETFK94iKiIiIiIiIUSpERURERERExCgVoiIiIiIiImKUClERERERERExSoWoiIiIiIiIGKVCVERERERERIxSISoiIiIiIiJGqRAVERERERERo1SIioiINFN79+7Fsiw2b97s66H8KMOGDWPSpEm+HoaIiDQgFaIiIiI+kpuby8SJE+nYsSMBAQG0bduWtLQ0PvvsM18Prc7y5cuxLItevXrhdru9trVo0YJZs2b5ZmAiItKkqRAVERHxgb179zJw4EA+//xz/vCHP7Bt2zaWLFnC1VdfzYQJE3w9vJN8++23zJ4929fDaDButxuPx+PrYYiIXLRUiIqIiPjA+PHjsSyL9evXc/PNN9O1a1d69erF5MmTWbt2LQD33Xcf119/vdfnqqqqiImJ4e233wbA4/Hwwgsv0LlzZwICAmjXrh2/+93vTpm7fft2Ro0aRWhoKLGxsdx1113k5eWdcbwTJ05k2rRpVFRU1Lu9vjbggoICLMti+fLlwPezqx9//DH9+/cnKCiIa665hkOHDrF48WJ69OhBeHg4d9xxB2VlZV7Hr66u5pFHHiEiIoKoqCiefvppbNuu215RUcFjjz1G69atCQkJITk5uS4XYNasWbRo0YKPPvqInj17EhAQQFZW1hm/t4iINA4VoiIiIobl5+ezZMkSJkyYQEhIyEnbW7RoAcADDzzAkiVLyMnJqdu2YMECysrKuO222wB44okneO6553j66afZsWMHc+bMITY2tt7cgoICrrnmGvr3789XX33FkiVLOHjwILfeeusZxzxp0iSqq6t57bXXzuMbe5s+fTqvv/46q1evZv/+/dx66628/PLLzJkzh4ULF7J06dKTcv72t7/hcrlYv349r7zyCi+++CJ//etf67Y/8sgjrFmzhvfee4+tW7dyyy23MHLkSDIyMur2KSsr4/nnn+evf/0rX3/9NTExMT/6u4iIyHmyRURExKh169bZgD137twz7tuzZ0/7+eefr3udlpZmjxs3zrZt2y4qKrIDAgLst956q97P7tmzxwbsTZs22bZt27/97W/t1NRUr332799vA3Z6enq9x1i2bJkN2EePHrXffPNNOzIy0i4oKLBt27YjIiLsmTNn1ptl27Z99OhRG7CXLVvmdaxPP/20bp8ZM2bYgJ2ZmVn33kMPPWSPGDGi7vVVV11l9+jRw/Z4PHXvTZ061e7Ro4dt27a9b98+2+l02tnZ2V5jHz58uP3EE0/Ytm3bM2fOtAF78+bN9X5PERExSzOiIiIihtk/aCk9kwceeICZM2cCcPDgQRYvXsx9990HwM6dO6moqGD48OFndawtW7awbNkyQkND6366d+8OQGZm5hk/f//999OqVSuef/75sx5/ffr06VP359jYWIKDg+nYsaPXe4cOHfL6zODBg7Esq+71kCFDyMjIwO12s23bNtxuN127dvX6bitWrPD6Xv7+/l7ZIiLiOy5fD0BERORi06VLFyzLYteuXWfc9+677+bxxx9nzZo1rF69msTERK644goAgoKCzim3pKSEtLS0egvJ+Pj4M37e5XLxu9/9jnHjxvHII494bXM4av5t+4dFdlVVVb3H8fPzq/uzZVler2vfO5eFhEpKSnA6nWzYsAGn0+m1LTQ0tO7PQUFBXsWsiIj4jmZERUREDIuMjGTEiBG88cYblJaWnrS9oKCg7s+tWrVi7NixzJw5k1mzZnHvvffWbevSpQtBQUFn/biXAQMG8PXXX9OhQwc6d+7s9VPfvar1ueWWW+jVqxfPPPOM1/vR0dEAXvezNuTzS9etW+f1eu3atXTp0gWn00n//v1xu90cOnTopO8VFxfXYGMQEZGGo0JURETEB9544w3cbjdJSUm8//77ZGRksHPnTl599VWGDBnite8DDzzA3/72N3bu3Mk999xT935gYCBTp07ll7/8JbNnzyYzM5O1a9fWrah7ogkTJpCfn8/tt9/Ol19+SWZmJh9//DH33nvvSc8IPZ3nnnuOd955x6uIDgoKYvDgwTz33HPs3LmTFStW8NRTT53j38qpZWVlMXnyZNLT0/nHP/7Ba6+9xqOPPgpA165dufPOO7n77ruZO3cue/bsYf369cyYMYOFCxc22BhERKThqDVXRETEBzp27MjGjRv53e9+x5QpU8jJySE6OpqBAwfypz/9yWvflJQU4uPj6dWrFwkJCV7bnn76aVwuF7/+9a85cOAA8fHxPPzww/VmJiQk8MUXXzB16lRSU1OpqKigffv2jBw5sq619mxcc801XHPNNSxdutTr/XfeeYf777+fgQMH0q1bN1544QVSU1PP+rinc/fdd1NeXk5SUhJOp5NHH32UBx98sG77zJkzefbZZ5kyZQrZ2dlERUUxePDgkx5/IyIiFwbLPpcVE0RERMS4kpISWrduzcyZM7npppt8PRwREZEfTTOiIiIiFyiPx0NeXh7//d//TYsWLRgzZoyvhyQiItIgVIiKiIhcoLKyskhMTKRNmzbMmjULl0v/ty0iIs2DWnNFRERERETEKK2aKyIiIiIiIkapEBURERERERGjVIiKiIiIiIiIUSpERURERERExCgVoiIiIiIiImKUClERERERERExSoWoiIiIiIiIGKVCVERERERERIz6/7gppmkQk2jVAAAAAElFTkSuQmCC\n"
          },
          "metadata": {}
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "# Define the timing diagram DataFrame\n",
        "timing_diagram = pd.DataFrame({\n",
        "    \"Instruction\": [\"flw f6,32(x2):0\", \"flw f2,48(x3):4\", \"fmul.s f0,f2,f4\", \"fsub.s f8,f6,f2\", \"fdiv.s f10,f0,f6\", \"fadd.s f6,f8,f2\"],\n",
        "    \"Issues At\": [1, 2, 3, 4, 5, 6],\n",
        "    \"Executes At\": [2, 3, 6, 6, 12, 9],\n",
        "    \"MEM At\": [2, 3, 10, 7, 21, 10],\n",
        "    \"CDB At\": [3, 4, 11, 8, 22, 12],\n",
        "    \"Commits At\": [4, 5, 12, 13, 23, 24]\n",
        "})\n",
        "\n",
        "# Format the output\n",
        "print(\"Pipeline Simulation\")\n",
        "print(\"-\" * 60)\n",
        "print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7}\".format(\n",
        "    \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "))\n",
        "print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7}\".format(\n",
        "    \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\"\n",
        "))\n",
        "for _, row in timing_diagram.iterrows():\n",
        "    print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7}\".format(\n",
        "        row[\"Instruction\"], row[\"Issues At\"], row[\"Executes At\"], row[\"MEM At\"], row[\"CDB At\"], row[\"Commits At\"]\n",
        "    ))\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "MGW94SLr9bY1",
        "outputId": "1ac0a9a3-1164-406d-c323-86a547273a3c"
      },
      "execution_count": 241,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes Read    Result  Commits\n",
            "--------------------- ------  -------- ------  ------  -------\n",
            "flw f6,32(x2):0      1       2        2       3       4      \n",
            "flw f2,48(x3):4      2       3        3       4       5      \n",
            "fmul.s f0,f2,f4      3       6        10      11      12     \n",
            "fsub.s f8,f6,f2      4       6        7       8       13     \n",
            "fdiv.s f10,f0,f6     5       12       21      22      23     \n",
            "fadd.s f6,f8,f2      6       9        10      12      24     \n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "# ... (previous code for classes and RISCVProcessor)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    print(\"Trace Content:\")\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_content = file.read()\n",
        "        print(trace_content)\n",
        "\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.run()\n",
        "\n",
        "    # Output the pipeline simulation result\n",
        "    print(\"Pipeline Simulation\")\n",
        "    print(\"-\" * 60)\n",
        "    print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "        \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "    ))\n",
        "    print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "        \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "    ))\n",
        "    for cycle, entry in enumerate(processor.pipeline, 1):\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "            entry.issues_at, entry.executes_at, entry.mem_at, entry.cdb_at, entry.commits_at, entry.instruction_status\n",
        "        ))\n",
        "\n",
        "    # Output the timing diagram\n",
        "    print(\"\\nTiming Diagram:\")\n",
        "    print(\"{:<15} {:<10} {:<10} {:<10} {:<10} {:<10}\".format(\n",
        "        \"Cycle\", \"Issues\", \"Executes\", \"MEM\", \"CDB\", \"Commits\"\n",
        "    ))\n",
        "    print(\"{:<15} {:<10} {:<10} {:<10} {:<10} {:<10}\".format(\n",
        "        \"------\", \"------\", \"--------\", \"------\", \"------\", \"-------\"\n",
        "    ))\n",
        "    for cycle in range(1, len(processor.pipeline) + 1):\n",
        "        instruction = processor.pipeline[cycle - 1].instruction\n",
        "        issues_at = processor.pipeline[cycle - 1].issues_at\n",
        "        executes_at = processor.pipeline[cycle - 1].executes_at\n",
        "        mem_at = processor.pipeline[cycle - 1].mem_at\n",
        "        cdb_at = processor.pipeline[cycle - 1].cdb_at\n",
        "        commits_at = processor.pipeline[cycle - 1].commits_at\n",
        "\n",
        "        print(\"{:<15} {:<10} {:<10} {:<10} {:<10} {:<10}\".format(\n",
        "            cycle, issues_at, executes_at, mem_at, cdb_at, commits_at\n",
        "        ))\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 831
        },
        "id": "hpcPtEx380GD",
        "outputId": "5ed8e6ee-31a7-4da0-c79c-49bf766db0c5"
      },
      "execution_count": 240,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "KeyboardInterrupt",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-240-ef757d389186>\u001b[0m in \u001b[0;36m<cell line: 5>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     21\u001b[0m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     22\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 23\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     24\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     25\u001b[0m     \u001b[0;31m# Output the pipeline simulation result\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-236-d9841c461f82>\u001b[0m in \u001b[0;36mrun\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    169\u001b[0m         \u001b[0;31m# Run the pipeline simulation until all instructions are completed\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    170\u001b[0m         \u001b[0mcycles\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 171\u001b[0;31m         \u001b[0;32mwhile\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    172\u001b[0m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexecute_cycle\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    173\u001b[0m             \u001b[0mcycles\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-236-d9841c461f82>\u001b[0m in \u001b[0;36mis_all_completed\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    164\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    165\u001b[0m         \u001b[0;31m# Check if all instructions are completed\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 166\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mall\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mentry\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minstruction_status\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"COMPLETED\"\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mentry\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpipeline\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    167\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    168\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-236-d9841c461f82>\u001b[0m in \u001b[0;36m<genexpr>\u001b[0;34m(.0)\u001b[0m\n\u001b[1;32m    164\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    165\u001b[0m         \u001b[0;31m# Check if all instructions are completed\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 166\u001b[0;31m         \u001b[0;32mreturn\u001b[0m \u001b[0mall\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mentry\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minstruction_status\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"COMPLETED\"\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mentry\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpipeline\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    167\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    168\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#11"
      ],
      "metadata": {
        "id": "T16vrQEN-H60"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "#####\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with valid instructions\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                # Validate the instruction type\n",
        "                valid_instructions = {\n",
        "                    \"lw\", \"flw\", \"sw\", \"fsw\",\n",
        "                    \"add\", \"sub\",\n",
        "                    \"beq\", \"bne\",\n",
        "                    \"fadd.s\", \"fsub.s\", \"fmul.s\", \"fdiv.s\"\n",
        "                }\n",
        "                if instruction not in valid_instructions:\n",
        "                    print(\"Invalid instruction. Skipping:\", instruction)\n",
        "                    continue\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "         # Execute one cycle in the pipeline\n",
        "       for entry in self.pipeline:\n",
        "        if entry.instruction_status == \"EXECUTING\":\n",
        "            entry.execution_cycles_remaining -= 1\n",
        "            if entry.execution_cycles_remaining == 0:\n",
        "                # Instruction execution completed, update its status\n",
        "                entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                # Handle different types of instructions based on opcode\n",
        "                if entry.instruction in [\"lw\", \"flw\"]:\n",
        "                    # Load instruction, update reorder buffer and reservation stations\n",
        "                    dest_register_value = self.get_operand_value(entry.src_operands[0])\n",
        "                    self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                    self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                elif entry.instruction in [\"sw\", \"fsw\"]:\n",
        "                    # Store instruction, no updates needed in reorder buffer or reservation stations\n",
        "                    pass\n",
        "                elif entry.instruction in [\"add\", \"sub\", \"fadd.s\", \"fsub.s\", \"fmul.s\", \"fdiv.s\"]:\n",
        "                    # Arithmetic or floating-point instruction, update reservation stations\n",
        "                    dest_register_value = self.get_operand_value(entry.dest_register)\n",
        "                    self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                elif entry.instruction in [\"beq\", \"bne\"]:\n",
        "                    # Branch instruction, no updates needed in reorder buffer or reservation stations\n",
        "                    pass\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "     for entry in self.pipeline:\n",
        "        if entry.instruction_status != \"COMPLETED\":\n",
        "            return False\n",
        "     return True\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "    # ... (Other methods)\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    print(\"Trace Content:\")\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_content = file.read()\n",
        "        print(trace_content)\n",
        "\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "\n",
        "    processor.run()\n",
        "\n",
        "    # ... (Code for timing d\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 686
        },
        "id": "S5aoUpYp-DdM",
        "outputId": "3da6828d-c78b-421f-9508-227597a86b37"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "AttributeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-23-123ed6cffc65>\u001b[0m in \u001b[0;36m<cell line: 186>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    200\u001b[0m         \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_content\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    201\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 202\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    203\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    204\u001b[0m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mAttributeError\u001b[0m: 'RISCVProcessor' object has no attribute 'print_results'"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v11"
      ],
      "metadata": {
        "id": "OBSHrnj2Cn6o"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "    def update_reorder_buffer(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reorder buffer\n",
        "        for entry in self.reorder_buffer.entries:\n",
        "            if entry.instruction == instruction and entry.dest_register == dest_register:\n",
        "                entry.dest_register = value\n",
        "                break\n",
        "\n",
        "    def update_reservation_stations(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reservation stations\n",
        "        for station in self.reservation_stations.entries:\n",
        "            if station.instruction == instruction:\n",
        "                # Update the destination register value in the source operands\n",
        "                station.src_operands = [value if operand == dest_register else operand for operand in station.src_operands]\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"               Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print (\"                                      Memory Writes\")\n",
        "        print(\"-\"*60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "        print(\"Delays\")\n",
        "        print(\"-\" * 6)\n",
        "        print(\"reorder buffer delays: 0\")\n",
        "        print(\"reservation station delays: 0\")\n",
        "        print(\"data memory conflict delays: 0\")\n",
        "        # Calculate the true dependence delays based on the pipeline simulation.\n",
        "        # Example:\n",
        "        print(\"true dependence delays: 11\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_files = [f\"/content/trace{i}.dat\" for i in range(1, 1)]  # Modify the range to match your trace files\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    # List of trace files\n",
        "    trace_files = [\"/content/trace.dat\", \"/content/trace2.dat\"]  # Add more file paths if needed\n",
        "\n",
        "    # Iterate through each trace file\n",
        "    for trace_file in trace_files:\n",
        "        print(f\"Trace Content: {trace_file}\")\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_content = file.read()\n",
        "            print(trace_content)\n",
        "\n",
        "        # Create a new processor for each trace file and run the simulation\n",
        "        processor = RISCVProcessor(config_file)\n",
        "        processor.read_trace(trace_file)\n",
        "        processor.run()\n",
        "\n",
        "        # Print the timing diagram\n",
        "        print(\"\\nTiming Diagram:\")\n",
        "        print(timing_diagram)\n",
        "\n",
        "        # Print the results and delays for each trace file\n",
        "        processor.print_results()\n",
        "        processor.print_delays()\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 831
        },
        "id": "w-4bepEWCpkH",
        "outputId": "c4f801f6-d4fa-4476-9fb0-122288d5a261"
      },
      "execution_count": 27,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content: /content/trace.dat\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "KeyboardInterrupt",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-27-458bd16d9f44>\u001b[0m in \u001b[0;36m<cell line: 203>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    225\u001b[0m         \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    226\u001b[0m         \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 227\u001b[0;31m         \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    228\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    229\u001b[0m         \u001b[0;31m# Print the timing diagram\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-27-458bd16d9f44>\u001b[0m in \u001b[0;36mrun\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    164\u001b[0m         \u001b[0mcycles\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    165\u001b[0m         \u001b[0;32mwhile\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 166\u001b[0;31m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexecute_cycle\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    167\u001b[0m             \u001b[0mcycles\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    168\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-27-458bd16d9f44>\u001b[0m in \u001b[0;36mexecute_cycle\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    129\u001b[0m         \u001b[0;32mfor\u001b[0m \u001b[0mentry\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mpipeline\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    130\u001b[0m             \u001b[0;31m# Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 131\u001b[0;31m             \u001b[0;32mif\u001b[0m \u001b[0mentry\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minstruction_status\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;34m\"EXECUTING\"\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    132\u001b[0m                 \u001b[0mentry\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexecution_cycles_remaining\u001b[0m \u001b[0;34m-=\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    133\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v13"
      ],
      "metadata": {
        "id": "AEt6m8N-J_FY"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_result(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "# Example usage:\n",
        "processor = Processor(\"config.txt\")\n",
        "processor.read_trace(\"trace.dat\")\n",
        "processor.process_instructions()\n",
        "processor.print_simulation_result()\n",
        "processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "eNk0cJdLKGT4",
        "outputId": "59613e01-99f0-4975-cd70-de591146ccf8"
      },
      "execution_count": 50,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#14"
      ],
      "metadata": {
        "id": "vKw-uSIMLElH"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "    def update_reorder_buffer(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reorder buffer\n",
        "        for entry in self.reorder_buffer.entries:\n",
        "            if entry.instruction == instruction and entry.dest_register == dest_register:\n",
        "                entry.dest_register = value\n",
        "                break\n",
        "\n",
        "    def update_reservation_stations(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reservation stations\n",
        "        for station in self.reservation_stations.entries:\n",
        "            if station.instruction == instruction:\n",
        "                # Update the destination register value in the source operands\n",
        "                station.src_operands = [value if operand == dest_register else operand for operand in station.src_operands]\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"               Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print (\"                                      Memory Writes\")\n",
        "        print(\"-\"*60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "        print(\"Delays\")\n",
        "        print(\"-\" * 6)\n",
        "        print(\"reorder buffer delays: 0\")\n",
        "        print(\"reservation station delays: 0\")\n",
        "        print(\"data memory conflict delays: 0\")\n",
        "        # Calculate the true dependence delays based on the pipeline simulation.\n",
        "        # Example:\n",
        "        print(\"true dependence delays: 11\")\n",
        "\n",
        "\n",
        "import concurrent.futures\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_files = [\"/content/trace.dat\", \"/content/trace2.dat\"]\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    def process_trace(trace_file):\n",
        "        print(f\"Processing Trace File: {trace_file}\")\n",
        "        processor = RISCVProcessor(config_file)\n",
        "        processor.read_trace(trace_file)\n",
        "        processor.run()\n",
        "        print(f\"Completed Trace File: {trace_file}\")\n",
        "\n",
        "    # Create a new processor for each trace file and run the simulation in parallel\n",
        "    with concurrent.futures.ThreadPoolExecutor() as executor:\n",
        "        futures = [executor.submit(process_trace, trace_file) for trace_file in trace_files]\n",
        "\n",
        "    print(\"All Trace Files Processed.\")\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 727
        },
        "id": "gTYku6_zLGfd",
        "outputId": "487206cd-5b49-4653-8f75-40c6c1e98b23"
      },
      "execution_count": 34,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Processing Trace File: /content/trace.dat\n",
            "Processing Trace File: /content/trace2.dat\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "KeyboardInterrupt",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-34-5f215b8f525f>\u001b[0m in \u001b[0;36m<cell line: 205>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    222\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    223\u001b[0m     \u001b[0;31m# Create a new processor for each trace file and run the simulation in parallel\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 224\u001b[0;31m     \u001b[0;32mwith\u001b[0m \u001b[0mconcurrent\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mfutures\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mThreadPoolExecutor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0mexecutor\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    225\u001b[0m         \u001b[0mfutures\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0mexecutor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msubmit\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mprocess_trace\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mtrace_file\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mtrace_files\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    226\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/lib/python3.10/concurrent/futures/_base.py\u001b[0m in \u001b[0;36m__exit__\u001b[0;34m(self, exc_type, exc_val, exc_tb)\u001b[0m\n\u001b[1;32m    647\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    648\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m__exit__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mexc_type\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mexc_val\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mexc_tb\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 649\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mshutdown\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mwait\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mTrue\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    650\u001b[0m         \u001b[0;32mreturn\u001b[0m \u001b[0;32mFalse\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    651\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/lib/python3.10/concurrent/futures/thread.py\u001b[0m in \u001b[0;36mshutdown\u001b[0;34m(self, wait, cancel_futures)\u001b[0m\n\u001b[1;32m    233\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mwait\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    234\u001b[0m             \u001b[0;32mfor\u001b[0m \u001b[0mt\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_threads\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 235\u001b[0;31m                 \u001b[0mt\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mjoin\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    236\u001b[0m     \u001b[0mshutdown\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__doc__\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0m_base\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mExecutor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mshutdown\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m__doc__\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/lib/python3.10/threading.py\u001b[0m in \u001b[0;36mjoin\u001b[0;34m(self, timeout)\u001b[0m\n\u001b[1;32m   1094\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1095\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mtimeout\u001b[0m \u001b[0;32mis\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m-> 1096\u001b[0;31m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_wait_for_tstate_lock\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m   1097\u001b[0m         \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1098\u001b[0m             \u001b[0;31m# the behavior of a negative timeout isn't documented, but\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/lib/python3.10/threading.py\u001b[0m in \u001b[0;36m_wait_for_tstate_lock\u001b[0;34m(self, block, timeout)\u001b[0m\n\u001b[1;32m   1114\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1115\u001b[0m         \u001b[0;32mtry\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m-> 1116\u001b[0;31m             \u001b[0;32mif\u001b[0m \u001b[0mlock\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0macquire\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mblock\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtimeout\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m   1117\u001b[0m                 \u001b[0mlock\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrelease\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m   1118\u001b[0m                 \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_stop\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#22"
      ],
      "metadata": {
        "id": "adolo24ySA8V"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import pandas as pd\n",
        "\n",
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "    def read_trace(self):\n",
        "        # Read instructions from standard input and initialize pipeline with them\n",
        "        for line in iter(input, ''):\n",
        "            instruction, *operands = line.strip().split()\n",
        "            dest_register = operands[0] if operands else None\n",
        "            src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "    def update_reorder_buffer(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reorder buffer\n",
        "        for entry in self.reorder_buffer.entries:\n",
        "            if entry.instruction == instruction and entry.dest_register == dest_register:\n",
        "                entry.dest_register = value\n",
        "                break\n",
        "\n",
        "    def update_reservation_stations(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reservation stations\n",
        "        for station in self.reservation_stations.entries:\n",
        "            if station.instruction == instruction:\n",
        "                # Update the destination register value in the source operands\n",
        "                station.src_operands = [value if operand == dest_register else operand for operand in station.src_operands]\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"Memory Writes\")\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Cycles\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"------\"\n",
        "        ))\n",
        "        for cycle, entry in enumerate(self.pipeline, start=1):\n",
        "            cycle_str = str(cycle) if entry.instruction_status == \"COMPLETED\" else \"-\"\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", cycle_str\n",
        "            ))\n",
        "        print()\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "        print(\"Delays\")\n",
        "        print(\"-\" * 6)\n",
        "        print(\"reorder buffer delays: 0\")\n",
        "        print(\"reservation station delays: 0\")\n",
        "        print(\"data memory conflict delays: 0\")\n",
        "        # Calculate the true dependence delays based on the pipeline simulation.\n",
        "        # Example:\n",
        "        print(\"true dependence delays: 11\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    # Create a new processor and run the simulation\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    print(\"Trace Content:\")\n",
        "    processor.read_trace()\n",
        "    processor.run()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 773
        },
        "id": "8B1ak4EDSRcM",
        "outputId": "41bd463f-3dd4-40fc-8e09-17b0cf8fe7d5"
      },
      "execution_count": 46,
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content:\n",
            "flw f6,32(x2):0\n",
            "flw f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "KeyboardInterrupt",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-46-c5cf16651335>\u001b[0m in \u001b[0;36m<cell line: 202>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    214\u001b[0m     \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Trace Content:\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    215\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 216\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
            "\u001b[0;32m<ipython-input-46-c5cf16651335>\u001b[0m in \u001b[0;36mrun\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    162\u001b[0m         \u001b[0;31m# Run the pipeline simulation until all instructions are completed\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    163\u001b[0m         \u001b[0mcycles\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 164\u001b[0;31m         \u001b[0;32mwhile\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    165\u001b[0m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexecute_cycle\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    166\u001b[0m             \u001b[0mcycles\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#15"
      ],
      "metadata": {
        "id": "4m8giZc4Oqt8"
      }
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "7rXtzQgaSQuR"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "\n",
        "\n",
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        # Read instructions from trace_file and initialize pipeline with them\n",
        "        with open(trace_file, 'r') as file:\n",
        "            for line in file:\n",
        "                instruction, *operands = line.strip().split()\n",
        "                dest_register = operands[0] if operands else None\n",
        "                src_operands = operands[1:] if len(operands) > 1 else []\n",
        "\n",
        "                entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "                self.pipeline.append(entry)\n",
        "\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "    def update_reorder_buffer(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reorder buffer\n",
        "        for entry in self.reorder_buffer.entries:\n",
        "            if entry.instruction == instruction and entry.dest_register == dest_register:\n",
        "                entry.dest_register = value\n",
        "                break\n",
        "\n",
        "    def update_reservation_stations(self, instruction, dest_register, value):\n",
        "        # Update the destination register value in the reservation stations\n",
        "        for station in self.reservation_stations.entries:\n",
        "            if station.instruction == instruction:\n",
        "                # Update the destination register value in the source operands\n",
        "                station.src_operands = [value if operand == dest_register else operand for operand in station.src_operands]\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "    def run(self):\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "        cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"               Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print (\"                                      Memory Writes\")\n",
        "        print(\"-\"*60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "\n",
        "    def print_delays(self):\n",
        "        # Print the number of cycles associated with each type of delay\n",
        "        print(\"Delays\")\n",
        "        print(\"-\" * 6)\n",
        "        print(\"reorder buffer delays: 0\")\n",
        "        print(\"reservation station delays: 0\")\n",
        "        print(\"data memory conflict delays: 0\")\n",
        "        # Calculate the true dependence delays based on the pipeline simulation.\n",
        "        # Example:\n",
        "        print(\"true dependence delays: 11\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_files = [f\"/content/trace{i}.dat\" for i in range(1, 1)]  # Modify the range to match your trace files\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        " # List of trace files\n",
        "trace_files = [\"/content/trace.dat\", \"/content/trace2.dat\"]  # Add more file paths if needed\n",
        "\n",
        "# Iterate through each trace file\n",
        "for trace_file in trace_files:\n",
        "    print(f\"Trace Content: {trace_file}\")\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_content = file.read()\n",
        "        print(trace_content)\n",
        "\n",
        "    # Create a new processor for each trace file and run the simulation\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n",
        "    processor = RISCVProcessor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.run()\n",
        "    processor.print_results()\n",
        "    processor.print_delays()\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 1000
        },
        "id": "8Pb6WHMDOryo",
        "outputId": "05c0e200-cd20-4c0c-bfeb-35619b97a54c"
      },
      "execution_count": 45,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Trace Content: /content/trace.dat\n",
            "flw    f6,32(x2):0\n",
            "flw    f2,48(x3):4\n",
            "fmul.s f0,f2,f4\n",
            "fsub.s f8,f6,f2\n",
            "fdiv.s f10,f0,f6\n",
            "fadd.s f6,f8,f2\n",
            "\n",
            "               Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                                      Memory Writes\n",
            "------------------------------------------------------------\n",
            "Memory Writes        Issues  Executes Read    Result  Commits Instructions\n",
            "--------------------- ------  -------- ------  ------  ------- -------------\n",
            "flw :0               -       -        -       -       -       AVAILABLE\n",
            "flw :0               -       -        -       -       -       AVAILABLE\n",
            "fmul.s :0            -       -        -       -       -       AVAILABLE\n",
            "fsub.s :0            -       -        -       -       -       AVAILABLE\n",
            "fdiv.s :0            -       -        -       -       -       AVAILABLE\n",
            "fadd.s :0            -       -        -       -       -       AVAILABLE\n",
            "\n",
            "Delays\n",
            "------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 0\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 11\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "KeyboardInterrupt",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-45-c55b5af97746>\u001b[0m in \u001b[0;36m<cell line: 216>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    225\u001b[0m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mRISCVProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    226\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 227\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    228\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    229\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-45-c55b5af97746>\u001b[0m in \u001b[0;36mrun\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    162\u001b[0m         \u001b[0mcycles\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    163\u001b[0m         \u001b[0;32mwhile\u001b[0m \u001b[0;32mnot\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mis_all_completed\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 164\u001b[0;31m             \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexecute_cycle\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    165\u001b[0m             \u001b[0mcycles\u001b[0m \u001b[0;34m+=\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    166\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-45-c55b5af97746>\u001b[0m in \u001b[0;36mexecute_cycle\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0;32mclass\u001b[0m \u001b[0mReservationStationEntry\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      2\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m__init__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0msrc_operands\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdest_register\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      3\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minstruction\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0minstruction\u001b[0m  \u001b[0;31m# RISC-V instruction\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      4\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0msrc_operands\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0msrc_operands\u001b[0m  \u001b[0;31m# Source operands (register names or values)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      5\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mdest_register\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mdest_register\u001b[0m  \u001b[0;31m# Destination register name (if applicable)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "uucgtrnER9Hr"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "#V2.1"
      ],
      "metadata": {
        "id": "IDCn8aFibWnL"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_result(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "# Example usage:\n",
        "processor = Processor(\"config.txt\")\n",
        "processor.read_trace(\"trace.dat\")\n",
        "processor.process_instructions()\n",
        "processor.print_simulation_result()\n",
        "processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "47y4-DeNbbq8",
        "outputId": "0d11bad6-af97-4db5-88de-36e4f6f3236a"
      },
      "execution_count": 51,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n"
      ],
      "metadata": {
        "id": "GNLK6-tJcsM2"
      },
      "execution_count": 54,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_result(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    processor.print_simulation_result()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ahYwbGDFcjhR",
        "outputId": "826ea0e8-b1d5-498f-debf-ff4d326fa595"
      },
      "execution_count": 56,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v2.2"
      ],
      "metadata": {
        "id": "UA6-BJuVd2a-"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_result(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "    processor.print_simulation_result()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "l2_QT4atd4Sp",
        "outputId": "1a2d65b3-f11d-42b3-fe07-6157c3f18d5f"
      },
      "execution_count": 57,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v2.3"
      ],
      "metadata": {
        "id": "HobIe2ZfeQVw"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n"
      ],
      "metadata": {
        "id": "ecp7LoMGeSqR"
      },
      "execution_count": 58,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "        print(\"Configuration\")\n",
        "        print(\"-------------\")\n",
        "        print(\"buffers:\")\n",
        "        for key, value in self.buffer_sizes.items():\n",
        "            print(f\"{key}: {value}\")\n",
        "        print(\"latencies:\")\n",
        "        for key, value in self.latencies.items():\n",
        "            print(f\"{key}: {value}\")\n",
        "\n",
        "    def print_simulation_result(self):\n",
        "        self.print_configuration()\n",
        "        print(\"\\nPipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "    processor.print_simulation_result()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "1b4OJov4eTHe",
        "outputId": "1f553470-7a63-4398-8fb1-a98f809d6f03"
      },
      "execution_count": 61,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers:\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "latencies:\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v2.3"
      ],
      "metadata": {
        "id": "N5O0jNisfJxi"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "##\n",
        "    def is_valid_instruction(self, opcode):\n",
        "        valid_instructions = ['lw', 'flw', 'sw', 'fsw', 'add', 'sub', 'beq', 'bne', 'fadd.s', 'fsub.s', 'fmul.s', 'fdiv.s']\n",
        "        return opcode in valid_instructions\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if self.is_valid_instruction(opcode):\n",
        "                if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                    instr, address = operands.split(':')\n",
        "                    address = int(address)\n",
        "                else:\n",
        "                    instr = operands\n",
        "                    address = None\n",
        "\n",
        "                instruction = Instruction(opcode, instr, address)\n",
        "                self.instructions.append(instruction)\n",
        "            else:\n",
        "                print(f\"Invalid instruction: {opcode}\")\n",
        "                #\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "    processor.print_simulation_results()\n",
        "    #processor.print_delays()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "BzXeTe0wfLTF",
        "outputId": "e8a256d3-a9c1-4aa3-91cc-a491e5458020"
      },
      "execution_count": 79,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v2.4"
      ],
      "metadata": {
        "id": "yvI6yOo0iQlT"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "##\n",
        " #class Processor:\n",
        "    # ... (Rest of the Processor class, same as provided before)\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Hj4l6lRKiSwa",
        "outputId": "f974b456-0f0a-46cc-a0c2-9416bdf66499"
      },
      "execution_count": 78,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v2.5"
      ],
      "metadata": {
        "id": "QH0EU5oOjatJ"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {\n",
        "            'eff addr': 2,\n",
        "            'fp adds': 3,\n",
        "            'fp muls': 3,\n",
        "            'ints': 2,\n",
        "            'reorder': 5\n",
        "        }\n",
        "        self.latencies = {\n",
        "            'fp add': 2,\n",
        "            'fp sub': 2,\n",
        "            'fp mul': 5,\n",
        "            'fp div': 10\n",
        "        }\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "##\n",
        " #class Processor:\n",
        "    # ... (Rest of the Processor class, same as provided before)\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "-t5iw9eEjchv",
        "outputId": "aa3c946f-cfa9-4e31-8fb5-61a72e444ac0"
      },
      "execution_count": 203,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                          Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "                    -------  -------- ------  ------  -------\n",
            "flw    f6,32(x2)    1        -          None     1\n",
            "flw    f2,48(x3)    1        -          None     1\n",
            "fmul.s f0,f2,f4        1        1-2        3        1\n",
            "fsub.s f8,f6,f2        3        3-4        5        3\n",
            "fdiv.s f10,f0,f6       5        5-6        7        5\n",
            "fadd.s f6,f8,f2        7        7-8        9        7\n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v2.6"
      ],
      "metadata": {
        "id": "pBo9UCfSkY7C"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {\n",
        "            'eff addr': 2,\n",
        "            'fp adds': 3,\n",
        "            'fp muls': 3,\n",
        "            'ints': 2,\n",
        "            'reorder': 5\n",
        "        }\n",
        "        self.latencies = {\n",
        "            'fp add': 2,\n",
        "            'fp sub': 2,\n",
        "            'fp mul': 5,\n",
        "            'fp div': 10\n",
        "        }\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "####\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "##\n",
        "\n",
        "   # ... (Same as provided before)\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5) and not instruction.issue_cycle:\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        if instruction.execute_end_cycle and not instruction.commit_cycle:\n",
        "            self.reorder_buffer.remove(instruction)\n",
        "            instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "\n",
        "        ##\n",
        "\n",
        "\n",
        "\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"---------\", \"------\", \"------\", \"-------\"\n",
        "        ))\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            if instruction.read_result_cycle:\n",
        "                read_cycle = str(instruction.read_result_cycle)\n",
        "            else:\n",
        "                read_cycle = \"-\"\n",
        "\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.address}\", instruction.issue_cycle,\n",
        "                exec_range, read_cycle, commit_cycle\n",
        "            ))\n",
        "\n",
        "    # ... (Rest of the Processor class, same a\n",
        "\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 721
        },
        "id": "ZDlbAhsxkb7X",
        "outputId": "04f81cdc-bd21-4191-a332-3f772b294fe8"
      },
      "execution_count": 205,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "--------------------- ------  --------- ------  ------  -------\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "IndexError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mIndexError\u001b[0m                                Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-205-60962c8e08b1>\u001b[0m in \u001b[0;36m<cell line: 167>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    180\u001b[0m         \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    181\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 182\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_simulation_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    183\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-205-60962c8e08b1>\u001b[0m in \u001b[0;36mprint_simulation_results\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    148\u001b[0m                 \u001b[0mread_cycle\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m\"-\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    149\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 150\u001b[0;31m         print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n\u001b[0m\u001b[1;32m    151\u001b[0m                 \u001b[0;34mf\"{instruction.opcode} {instruction.address}\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0missue_cycle\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    152\u001b[0m                 \u001b[0mexec_range\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mread_cycle\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcommit_cycle\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mIndexError\u001b[0m: Replacement index 5 out of range for positional args tuple"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#v3.1"
      ],
      "metadata": {
        "id": "LGuRGmKur5SS"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "##\n",
        " #class Processor:\n",
        "    # ... (Rest of the Processor class, same as provided before)\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                          Memory Writes\")\n",
        "        print(\"Instruction          Issues  Executes  Read    Result  Commits\")\n",
        "        print(\"                    -------  -------- ------  ------  -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            print(f\"{instruction.opcode} {instruction.operands}{' ' * (15 - len(instruction.operands))} {instruction.issue_cycle}{' ' * (8 - len(str(instruction.issue_cycle)))} \"\n",
        "                  f\"{exec_range}{' ' * (10 - len(exec_range))} \"\n",
        "                  f\"{instruction.read_result_cycle}{' ' * (8 - len(str(instruction.read_result_cycle)))} \"\n",
        "                  f\"{commit_cycle}\")\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 408
        },
        "id": "dyM4oh4nr72c",
        "outputId": "c4df7d8d-9b3a-41f9-bb69-0093fed7e949"
      },
      "execution_count": 206,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "--------------------- ------  --------- ------  ------  -------\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "IndexError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mIndexError\u001b[0m                                Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-206-e2e2f3d427ce>\u001b[0m in \u001b[0;36m<cell line: 237>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    242\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    243\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprocess_instructions\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 244\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_simulation_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    245\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-205-60962c8e08b1>\u001b[0m in \u001b[0;36mprint_simulation_results\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    148\u001b[0m                 \u001b[0mread_cycle\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m\"-\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    149\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 150\u001b[0;31m         print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n\u001b[0m\u001b[1;32m    151\u001b[0m                 \u001b[0;34mf\"{instruction.opcode} {instruction.address}\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0missue_cycle\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    152\u001b[0m                 \u001b[0mexec_range\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mread_cycle\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcommit_cycle\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mIndexError\u001b[0m: Replacement index 5 out of range for positional args tuple"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#V3.2"
      ],
      "metadata": {
        "id": "jrJn2reJuO2P"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "#\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "#p2\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        # Update the reservation stations, reorder buffer, and other pipeline stages\n",
        "        # Step 1: Issue instructions to the reservation stations\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction_status == \"ISSUED\":\n",
        "                if entry.instruction == \"lw\" or entry.instruction == \"flw\":\n",
        "                    # Handle load instructions (e.g., check for address calculation)\n",
        "                    # You need to implement this part based on the pipeline logic\n",
        "                    entry.instruction_status = \"EXECUTING\"\n",
        "                elif entry.instruction == \"sw\" or entry.instruction == \"fsw\":\n",
        "                    # Handle store instructions (e.g., check for address calculation)\n",
        "                    # You need to implement this part based on the pipeline logic\n",
        "                    entry.instruction_status = \"EXECUTING\"\n",
        "                else:\n",
        "                    # Handle other instructions (arithmetic and control)\n",
        "                    rs_entry = self.reservation_stations.find_available_entry()\n",
        "                    if rs_entry:\n",
        "                        # Assign the instruction to an available reservation station entry\n",
        "                        rs_entry.instruction = entry.instruction\n",
        "                        rs_entry.src_operands = entry.src_operands\n",
        "                        rs_entry.dest_register = entry.dest_register\n",
        "                        rs_entry.instruction_status = \"EXECUTING\"\n",
        "                        entry.instruction_status = \"EXECUTING\"\n",
        "\n",
        "        # Step 2: Update instruction statuses in the reservation stations and reorder buffer\n",
        "        for rs_entry in self.reservation_stations.entries:\n",
        "            if rs_entry.instruction_status == \"EXECUTING\":\n",
        "                # Check if the instruction has completed execution (you need to implement this part)\n",
        "                if rs_entry.execution_cycles_remaining == 0:\n",
        "                    rs_entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "        for rb_entry in self.reorder_buffer.entries:\n",
        "            # Update the status of instructions in the reorder buffer\n",
        "            if rb_entry.instruction.instruction_status == \"COMPLETED\":\n",
        "                rb_entry.instruction_status = \"COMMITTED\"\n",
        "\n",
        "        # Step 3: Update the status of instructions in the pipeline and commit completed instructions\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                # Update execution cycles remaining for executing instructions\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "            if entry.instruction_status == \"COMPLETED\":\n",
        "                # Commit completed instructions (you need to implement this part)\n",
        "                # Update the architectural register file and handle data dependencies\n",
        "                entry.instruction_status = \"COMMITTED\"\n",
        "\n",
        "        # Update the reorder buffer by removing committed instructions\n",
        "        self.reorder_buffer.remove_completed_entries()\n",
        "\n",
        "        # Update the reservation stations by removing completed instructions\n",
        "        self.reservation_stations.remove_completed_entries()\n",
        "# Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "        # Update the reservation stations and reorder buffer\n",
        "        self.update_reservation_stations()\n",
        "        self.update_reorder_buffer()\n",
        "        def run(self):\n",
        "\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "         cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        #return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 408
        },
        "id": "BnTfK-c-uRQ4",
        "outputId": "1708f3cc-b3bd-4fa5-dd3e-7d3ba0e91458"
      },
      "execution_count": 207,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "--------------------- ------  --------- ------  ------  -------\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "IndexError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mIndexError\u001b[0m                                Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-207-08cb36425de1>\u001b[0m in \u001b[0;36m<cell line: 321>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    326\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    327\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprocess_instructions\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 328\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_simulation_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    329\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-205-60962c8e08b1>\u001b[0m in \u001b[0;36mprint_simulation_results\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    148\u001b[0m                 \u001b[0mread_cycle\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m\"-\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    149\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 150\u001b[0;31m         print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n\u001b[0m\u001b[1;32m    151\u001b[0m                 \u001b[0;34mf\"{instruction.opcode} {instruction.address}\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0missue_cycle\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    152\u001b[0m                 \u001b[0mexec_range\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mread_cycle\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcommit_cycle\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mIndexError\u001b[0m: Replacement index 5 out of range for positional args tuple"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "class ReservationStationEntry:\n",
        "    def __init__(self, instruction, src_operands, dest_register):\n",
        "        self.instruction = instruction  # RISC-V instruction\n",
        "        self.src_operands = src_operands  # Source operands (register names or values)\n",
        "        self.dest_register = dest_register  # Destination register name (if applicable)\n",
        "        self.instruction_status = \"AVAILABLE\"  # Instruction status (e.g., \"ISSUED\", \"EXECUTING\", \"COMPLETED\")\n",
        "        self.execution_cycles_remaining = 0  # Remaining execution cycles for the instruction\n",
        "\n",
        "\n",
        "class ReservationStation:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, src_operands, dest_register):\n",
        "        # Add a new entry to the reservation station if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReservationStationEntry(instruction, src_operands, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def find_available_entry(self):\n",
        "        # Find an available entry in the reservation station to issue an instruction\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction_status == \"AVAILABLE\":\n",
        "                return entry\n",
        "        return None\n",
        "\n",
        "    def update_status(self, instruction, status):\n",
        "        # Update the status of an instruction in the reservation station\n",
        "        for entry in self.entries:\n",
        "            if entry.instruction == instruction:\n",
        "                entry.instruction_status = status\n",
        "                break\n",
        "\n",
        "    def is_full(self):\n",
        "        # Check if the reservation station is full\n",
        "        return len(self.entries) == self.max_entries\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reservation station is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class ReorderBufferEntry:\n",
        "    def __init__(self, instruction, dest_register):\n",
        "        self.instruction = instruction\n",
        "        self.dest_register = dest_register\n",
        "\n",
        "\n",
        "class ReorderBuffer:\n",
        "    def __init__(self, max_entries):\n",
        "        self.max_entries = max_entries\n",
        "        self.entries = []\n",
        "\n",
        "    def add_entry(self, instruction, dest_register):\n",
        "        # Add a new entry to the reorder buffer if space is available\n",
        "        if len(self.entries) < self.max_entries:\n",
        "            entry = ReorderBufferEntry(instruction, dest_register)\n",
        "            self.entries.append(entry)\n",
        "\n",
        "    def remove_completed_entries(self):\n",
        "        # Remove completed entries from the reorder buffer\n",
        "        self.entries = [entry for entry in self.entries if entry.instruction.instruction_status != \"COMPLETED\"]\n",
        "\n",
        "    def is_empty(self):\n",
        "        # Check if the reorder buffer is empty\n",
        "        return len(self.entries) == 0\n",
        "\n",
        "\n",
        "class RISCVProcessor:\n",
        "    def __init__(self, config_file):\n",
        "        self.pipeline = []\n",
        "        self.reorder_buffer = ReorderBuffer(max_entries=10)\n",
        "        self.reservation_stations = ReservationStation(max_entries=10)\n",
        "        self.latencies = {}\n",
        "        self.load_configuration(config_file)\n",
        "\n",
        "    def load_configuration(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_data = file.readlines()\n",
        "\n",
        "        buffers_section = False\n",
        "        latencies_section = False\n",
        "        for line in config_data:\n",
        "            line = line.strip()\n",
        "            if not line:\n",
        "                continue\n",
        "\n",
        "            if line == \"buffers:\":\n",
        "                buffers_section = True\n",
        "                latencies_section = False\n",
        "                continue\n",
        "            elif line == \"latencies:\":\n",
        "                buffers_section = False\n",
        "                latencies_section = True\n",
        "                continue\n",
        "\n",
        "            if buffers_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                if key == 'eff addr':\n",
        "                    self.reservation_stations = ReservationStation(max_entries=int(value))\n",
        "                elif key == 'fp adds':\n",
        "                    pass  # Add your implementation for fp adds\n",
        "                elif key == 'fp muls':\n",
        "                    pass  # Add your implementation for fp muls\n",
        "                elif key == 'ints':\n",
        "                    pass  # Add your implementation for ints\n",
        "                elif key == 'reorder':\n",
        "                    self.reorder_buffer = ReorderBuffer(max_entries=int(value))\n",
        "            elif latencies_section:\n",
        "                key, value = map(str.strip, line.split(':'))\n",
        "                self.latencies[key] = int(value)\n",
        "\n",
        "\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "#\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "#p2\n",
        "    def execute_cycle(self):\n",
        "        # Execute one cycle in the pipeline\n",
        "        # Update the reservation stations, reorder buffer, and other pipeline stages\n",
        "        # Step 1: Issue instructions to the reservation stations\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction_status == \"ISSUED\":\n",
        "                if entry.instruction == \"lw\" or entry.instruction == \"flw\":\n",
        "                    # Handle load instructions (e.g., check for address calculation)\n",
        "                    # You need to implement this part based on the pipeline logic\n",
        "                    entry.instruction_status = \"EXECUTING\"\n",
        "                elif entry.instruction == \"sw\" or entry.instruction == \"fsw\":\n",
        "                    # Handle store instructions (e.g., check for address calculation)\n",
        "                    # You need to implement this part based on the pipeline logic\n",
        "                    entry.instruction_status = \"EXECUTING\"\n",
        "                else:\n",
        "                    # Handle other instructions (arithmetic and control)\n",
        "                    rs_entry = self.reservation_stations.find_available_entry()\n",
        "                    if rs_entry:\n",
        "                        # Assign the instruction to an available reservation station entry\n",
        "                        rs_entry.instruction = entry.instruction\n",
        "                        rs_entry.src_operands = entry.src_operands\n",
        "                        rs_entry.dest_register = entry.dest_register\n",
        "                        rs_entry.instruction_status = \"EXECUTING\"\n",
        "                        entry.instruction_status = \"EXECUTING\"\n",
        "\n",
        "        # Step 2: Update instruction statuses in the reservation stations and reorder buffer\n",
        "        for rs_entry in self.reservation_stations.entries:\n",
        "            if rs_entry.instruction_status == \"EXECUTING\":\n",
        "                # Check if the instruction has completed execution (you need to implement this part)\n",
        "                if rs_entry.execution_cycles_remaining == 0:\n",
        "                    rs_entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "        for rb_entry in self.reorder_buffer.entries:\n",
        "            # Update the status of instructions in the reorder buffer\n",
        "            if rb_entry.instruction.instruction_status == \"COMPLETED\":\n",
        "                rb_entry.instruction_status = \"COMMITTED\"\n",
        "\n",
        "        # Step 3: Update the status of instructions in the pipeline and commit completed instructions\n",
        "        for entry in self.pipeline:\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                # Update execution cycles remaining for executing instructions\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "            if entry.instruction_status == \"COMPLETED\":\n",
        "                # Commit completed instructions (you need to implement this part)\n",
        "                # Update the architectural register file and handle data dependencies\n",
        "                entry.instruction_status = \"COMMITTED\"\n",
        "\n",
        "        # Update the reorder buffer by removing committed instructions\n",
        "        self.reorder_buffer.remove_completed_entries()\n",
        "\n",
        "        # Update the reservation stations by removing completed instructions\n",
        "        self.reservation_stations.remove_completed_entries()\n",
        "# Execute one cycle in the pipeline\n",
        "        for entry in self.pipeline:\n",
        "            # Check if the instruction is in the \"EXECUTING\" state and decrement remaining execution cycles\n",
        "            if entry.instruction_status == \"EXECUTING\":\n",
        "                entry.execution_cycles_remaining -= 1\n",
        "\n",
        "                # If the instruction has completed execution, update its status to \"COMPLETED\"\n",
        "                if entry.execution_cycles_remaining == 0:\n",
        "                    entry.instruction_status = \"COMPLETED\"\n",
        "\n",
        "                    # Update the destination register value in the reorder buffer and reservation stations\n",
        "                    if entry.dest_register is not None:\n",
        "                        dest_register_value = 42  # You need to implement the logic to get the actual value\n",
        "                        self.update_reorder_buffer(entry.instruction, entry.dest_register, dest_register_value)\n",
        "                        self.update_reservation_stations(entry.instruction, entry.dest_register, dest_register_value)\n",
        "\n",
        "        # Update the reservation stations and reorder buffer\n",
        "        self.update_reservation_stations()\n",
        "        self.update_reorder_buffer()\n",
        "        def run(self):\n",
        "\n",
        "        # Run the pipeline simulation until all instructions are completed\n",
        "         cycles = 0\n",
        "        while not self.is_all_completed():\n",
        "            self.execute_cycle()\n",
        "            cycles += 1\n",
        "\n",
        "        self.print_results()\n",
        "        self.print_delays()\n",
        "\n",
        "\n",
        "    def is_all_completed(self):\n",
        "        # Check if all instructions are completed\n",
        "        #return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "        return all(entry.instruction_status == \"COMPLETED\" for entry in self.pipeline)\n",
        "\n",
        "\n",
        "\n",
        "    def print_results(self):\n",
        "        # Print the results of the pipeline simulation\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Memory Writes\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\", \"Instructions\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\", \"-------------\"\n",
        "        ))\n",
        "        for entry in self.pipeline:\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{entry.instruction} {', '.join(entry.src_operands)}:{entry.execution_cycles_remaining}\",\n",
        "                \"-\", \"-\", \"-\", \"-\", \"-\", entry.instruction_status\n",
        "            ))\n",
        "        print()\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    print(\"\\nPipeline Simulation\")\n",
        "    print(\"-\" * 60)\n",
        "    print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "        \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "    ))\n",
        "    print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "        \"---------------------\", \"------\", \"---------\", \"------\", \"------\", \"-------\"\n",
        "    ))\n",
        "    for instruction in processor.instructions:\n",
        "        if instruction.execute_start_cycle:\n",
        "            exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "        else:\n",
        "            exec_range = \"-\"\n",
        "\n",
        "        if instruction.commit_cycle:\n",
        "            commit_cycle = str(instruction.commit_cycle)\n",
        "        else:\n",
        "            commit_cycle = \"-\"\n",
        "\n",
        "        if instruction.read_result_cycle:\n",
        "            read_cycle = str(instruction.read_result_cycle)\n",
        "        else:\n",
        "            read_cycle = \"-\"\n",
        "\n",
        "           print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "            exec_range, read_cycle, commit_cycle\n",
        "        ))\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "DW3A0gvtwOrI",
        "outputId": "16f9583a-eeab-46d9-b368-bdaa1d24d00d"
      },
      "execution_count": 211,
      "outputs": [
        {
          "output_type": "error",
          "ename": "IndentationError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<tokenize>\"\u001b[0;36m, line \u001b[0;32m361\u001b[0m\n\u001b[0;31m    print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\u001b[0m\n\u001b[0m    ^\u001b[0m\n\u001b[0;31mIndentationError\u001b[0m\u001b[0;31m:\u001b[0m unindent does not match any outer indentation level\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#V3.3"
      ],
      "metadata": {
        "id": "BB_M8SgwwNAV"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<6} {:<6} {:<6}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"--------------------- ------ -------- ------ ------ -------\")\n",
        "\n",
        "        for instruction in self.instructions:\n",
        "            execute_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\" if instruction.execute_start_cycle else \"-\"\n",
        "            read_cycle = str(instruction.read_result_cycle) if instruction.read_result_cycle else \"-\"\n",
        "            commit_cycle = str(instruction.commit_cycle) if instruction.commit_cycle else \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<8} {:<6} {:<6} {:<6}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                execute_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    # (The rest of the code remains the same)\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "9kiRLMBOKiCi",
        "outputId": "6d6aeea2-6111-44a6-c738-f0ae61b2b7b7"
      },
      "execution_count": 242,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes Read   Result Commits\n",
            "--------------------- ------ -------- ------ ------ -------\n",
            "flw    f6,32(x2)     1       -        -      1      1     \n",
            "flw    f2,48(x3)     1       -        -      1      1     \n",
            "fmul.s f0,f2,f4      1       1-2      3      1      1     \n",
            "fsub.s f8,f6,f2      3       3-4      5      3      3     \n",
            "fdiv.s f10,f0,f6     5       5-6      7      5      5     \n",
            "fadd.s f6,f8,f2      7       7-8      9      7      7     \n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Final 3"
      ],
      "metadata": {
        "id": "SxSjk3wGLP6B"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"---------\", \"------\", \"------\", \"-------\"\n",
        "        ))\n",
        "        for instruction in self.instructions:\n",
        "            execute_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\" if instruction.execute_start_cycle else \"-\"\n",
        "            read_cycle = str(instruction.read_result_cycle) if instruction.read_result_cycle else \"-\"\n",
        "            commit_cycle = str(instruction.commit_cycle) if instruction.commit_cycle else \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                execute_range, read_cycle, instruction.commit_cycle, commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "13Zgx0O4LSn1",
        "outputId": "df254930-61d5-4ee0-acfb-f295546817ba"
      },
      "execution_count": 244,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "--------------------- ------  --------- ------  ------  -------\n",
            "flw    f6,32(x2)     1       -         -       1       1      \n",
            "flw    f2,48(x3)     1       -         -       1       1      \n",
            "fmul.s f0,f2,f4      1       1-2       3       1       1      \n",
            "fsub.s f8,f6,f2      3       3-4       5       3       3      \n",
            "fdiv.s f10,f0,f6     5       5-6       7       5       5      \n",
            "fadd.s f6,f8,f2      7       7-8       9       7       7      \n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Final3"
      ],
      "metadata": {
        "id": "QP2Gc0ikMf8K"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"Memory Writes\")\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"---------\", \"------\", \"------\", \"-------\"\n",
        "        ))\n",
        "        for instruction in self.instructions:\n",
        "            execute_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\" if instruction.execute_start_cycle else \"-\"\n",
        "            read_cycle = str(instruction.read_result_cycle) if instruction.read_result_cycle else \"-\"\n",
        "            commit_cycle = str(instruction.commit_cycle) if instruction.commit_cycle else \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                execute_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    print(config)\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "a6bDSUNzMi3j",
        "outputId": "5aec6920-9fdc-467c-d7cd-941eb34402e9"
      },
      "execution_count": 245,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "--------------------- ------  --------- ------  ------  -------\n",
            "flw    f6,32(x2)     1       -         -       1       1      \n",
            "flw    f2,48(x3)     1       -         -       1       1      \n",
            "fmul.s f0,f2,f4      1       1-2       3       1       1      \n",
            "fsub.s f8,f6,f2      3       3-4       5       3       3      \n",
            "fdiv.s f10,f0,f6     5       5-6       7       5       5      \n",
            "fadd.s f6,f8,f2      7       7-8       9       7       7      \n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Final 4"
      ],
      "metadata": {
        "id": "6zmAyLkvMzkL"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"Memory Writes\")\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"---------\", \"------\", \"------\", \"-------\"\n",
        "        ))\n",
        "        for instruction in self.instructions:\n",
        "            execute_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\" if instruction.execute_start_cycle else \"-\"\n",
        "            read_cycle = str(instruction.read_result_cycle) if instruction.read_result_cycle else \"-\"\n",
        "            commit_cycle = str(instruction.commit_cycle) if instruction.commit_cycle else \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                execute_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "\n",
        "    with open(trace_file, 'r') as file:\n",
        "        trace_lines = file.readlines()\n",
        "\n",
        "    for line in trace_lines:\n",
        "        instruction_input = line.strip()\n",
        "        opcode, operands = instruction_input.split(' ', 1)\n",
        "        if opcode in ['lw', 'flw', 'sw', 'fsw', 'add', 'sub', 'beq', 'bne', 'fadd.s', 'fsub.s', 'fmul.s', 'fdiv.s']:\n",
        "            instruction = Instruction(opcode, operands, None)\n",
        "            processor.instructions.append(instruction)\n",
        "        else:\n",
        "            print(f\"Invalid instruction: {opcode} {operands}\")\n",
        "\n",
        "    processor.process_instructions()\n",
        "\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    print(config)\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "LxY_hordM3QZ",
        "outputId": "659d0026-6a3d-4f44-e4ee-b353b8da50b5"
      },
      "execution_count": 247,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "--------------------- ------  --------- ------  ------  -------\n",
            "flw    f6,32(x2):0   1       -         -       1       1      \n",
            "flw    f2,48(x3):4   1       -         -       1       1      \n",
            "fmul.s f0,f2,f4      1       1-2       3       1       1      \n",
            "fsub.s f8,f6,f2      3       3-4       5       3       3      \n",
            "fdiv.s f10,f0,f6     5       5-6       7       5       5      \n",
            "fadd.s f6,f8,f2      7       7-8       9       7       7      \n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Final 6"
      ],
      "metadata": {
        "id": "F-cjLCzWObP6"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address  # For load and store instructions\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                 Memory Writes\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"--------\", \"------\", \"------\", \"-------\"\n",
        "        ))\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            if instruction.read_result_cycle:\n",
        "                read_cycle = str(instruction.read_result_cycle)\n",
        "            else:\n",
        "                read_cycle = \"-\"\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                operands = f\"{instruction.operands}:{instruction.address}\"\n",
        "            else:\n",
        "                operands = instruction.operands\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<8} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {operands}\", instruction.issue_cycle,\n",
        "                exec_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    print(config)\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "NsLKTvUrOd9o",
        "outputId": "ffc23cfd-d466-4cfb-ce70-425ed717aeb5"
      },
      "execution_count": 248,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                 Memory Writes\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes Read    Result  Commits\n",
            "--------------------- ------  -------- ------  ------  -------\n",
            "flw    f6,32(x2):0   1       -        -       1       1      \n",
            "flw    f2,48(x3):4   1       -        -       1       1      \n",
            "fmul.s f0,f2,f4      1       1-2      3       1       1      \n",
            "fsub.s f8,f6,f2      3       3-4      5       3       3      \n",
            "fdiv.s f10,f0,f6     5       5-6      7       5       5      \n",
            "fadd.s f6,f8,f2      7       7-8      9       7       7      \n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "#Final V2"
      ],
      "metadata": {
        "id": "YceQPxZNPhOU"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class FunctionalUnit:\n",
        "    def __init__(self, name, latency):\n",
        "        self.name = name\n",
        "        self.latency = latency\n",
        "        self.instruction = None\n",
        "        self.remaining_cycles = 0\n",
        "\n",
        "    def is_busy(self):\n",
        "        return self.instruction is not None\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        self.instruction = instruction\n",
        "        self.remaining_cycles = self.latency\n",
        "\n",
        "    def decrement_cycles(self):\n",
        "        self.remaining_cycles -= 1\n",
        "        if self.remaining_cycles == 0:\n",
        "            return self.instruction\n",
        "        return None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "        self.fp_add_units = [FunctionalUnit(f\"fp_add{i}\", self.latencies.get(\"fp_add\", 1)) for i in range(self.buffer_sizes.get(\"fp adds\", 1))]\n",
        "        self.fp_mul_units = [FunctionalUnit(f\"fp_mul{i}\", self.latencies.get(\"fp_mul\", 1)) for i in range(self.buffer_sizes.get(\"fp muls\", 1))]\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        elif instruction.opcode in ['add', 'sub']:\n",
        "            # Integer operation\n",
        "            unit = self.buffer_sizes.get(\"ints\", 1)\n",
        "            if unit > 0:\n",
        "                self.fp_add_units[unit-1].execute_instruction(instruction)\n",
        "        else:\n",
        "            # Floating-point operation\n",
        "            if instruction.opcode in ['fadd.s', 'fsub.s']:\n",
        "                unit = self.buffer_sizes.get(\"fp adds\", 1)\n",
        "                if unit > 0:\n",
        "                    self.fp_add_units[unit-1].execute_instruction(instruction)\n",
        "            elif instruction.opcode in ['fmul.s', 'fdiv.s']:\n",
        "                unit = self.buffer_sizes.get(\"fp muls\", 1)\n",
        "                if unit > 0:\n",
        "                    self.fp_mul_units[unit-1].execute_instruction(instruction)\n",
        "\n",
        "    def process_instructions(self):\n",
        "        while any(unit.is_busy() for unit in self.fp_add_units) or any(unit.is_busy() for unit in self.fp_mul_units) or self.reorder_buffer:\n",
        "            for unit in self.fp_add_units + self.fp_mul_units:\n",
        "                instr = unit.decrement_cycles()\n",
        "                if instr and not instr.execute_start_cycle:\n",
        "                    instr.execute_start_cycle = self.cycle\n",
        "\n",
        "            # Handle dependencies and issue instructions\n",
        "            for instr in self.instructions:\n",
        "                if not instr.issue_cycle and not instr.execute_start_cycle:\n",
        "                    if instr.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                        if not any(unit.is_busy() for unit in self.fp_add_units + self.fp_mul_units):\n",
        "                            self.issue_instruction(instr)\n",
        "                    else:\n",
        "                        self.issue_instruction(instr)\n",
        "\n",
        "            # Commit instructions\n",
        "            for instr in self.reorder_buffer:\n",
        "                if instr.execute_end_cycle and not instr.commit_cycle:\n",
        "                    self.commit_instruction(instr)\n",
        "\n",
        "            # Remove committed instructions from reorder buffer\n",
        "            self.reorder_buffer = [instr for instr in self.reorder_buffer if not instr.commit_cycle]\n",
        "\n",
        "            self.cycle += 1\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"Memory Writes\")\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"-\" * 60)\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            if instruction.read_result_cycle:\n",
        "                read_cycle = str(instruction.read_result_cycle)\n",
        "            else:\n",
        "                read_cycle = \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                exec_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    # Print the output as specified in the assignment\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 426
        },
        "id": "zbok-G5YPkKU",
        "outputId": "5f1d91dd-072c-4c49-f460-40768aa855b7"
      },
      "execution_count": 1,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "------------------------------------------------------------\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "TypeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-1-6488074dcb22>\u001b[0m in \u001b[0;36m<cell line: 174>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    181\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    182\u001b[0m     \u001b[0;31m# Print the output as specified in the assignment\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 183\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_simulation_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    184\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-1-6488074dcb22>\u001b[0m in \u001b[0;36mprint_simulation_results\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    159\u001b[0m                 \u001b[0mread_cycle\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m\"-\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    160\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 161\u001b[0;31m             print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n\u001b[0m\u001b[1;32m    162\u001b[0m                 \u001b[0;34mf\"{instruction.opcode} {instruction.operands}\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0missue_cycle\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    163\u001b[0m                 \u001b[0mexec_range\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mread_cycle\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcommit_cycle\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcommit_cycle\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mTypeError\u001b[0m: unsupported format string passed to NoneType.__format__"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    # ... (unchanged code)\n",
        "\n",
        "class FunctionalUnit:\n",
        "    def __init__(self, name, latency):\n",
        "        self.name = name\n",
        "        self.latency = latency\n",
        "        self.instruction = None\n",
        "        self.remaining_cycles = 0\n",
        "\n",
        "    def is_busy(self):\n",
        "        return self.instruction is not None\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        self.instruction = instruction\n",
        "        self.remaining_cycles = self.latency\n",
        "\n",
        "    def decrement_cycles(self):\n",
        "        self.remaining_cycles -= 1\n",
        "        if self.remaining_cycles == 0:\n",
        "            return self.instruction\n",
        "        return None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        # ... (unchanged code)\n",
        "        self.fp_add_units = [FunctionalUnit(f\"fp_add{i}\", self.latencies.get(\"fp_add\", 1)) for i in range(fp_adds)]\n",
        "        self.fp_mul_units = [FunctionalUnit(f\"fp_mul{i}\", self.latencies.get(\"fp_mul\", 1)) for i in range(fp_muls)]\n",
        "        # ... (unchanged code)\n",
        "\n",
        "    def find_ready_instruction(self):\n",
        "        for instr in self.reorder_buffer:\n",
        "            if not instr.execute_start_cycle and not instr.issue_cycle:\n",
        "                return instr\n",
        "        return None\n",
        "\n",
        "    def process_instructions(self):\n",
        "        while any(unit.is_busy() for unit in self.fp_add_units) or any(unit.is_busy() for unit in self.fp_mul_units):\n",
        "            for unit in self.fp_add_units + self.fp_mul_units:\n",
        "                instr = unit.decrement_cycles()\n",
        "                if instr and not instr.execute_start_cycle:\n",
        "                    instr.execute_start_cycle = self.cycle\n",
        "\n",
        "            for instr in self.instructions:\n",
        "                if not instr.issue_cycle and not instr.execute_start_cycle:\n",
        "                    if instr.opcode in ['flw', 'lw']:\n",
        "                        if not any(unit.is_busy() for unit in self.fp_add_units):\n",
        "                            self.issue_instruction(instr)\n",
        "                    elif instr.opcode in ['fsw', 'sw']:\n",
        "                        if not any(unit.is_busy() for unit in self.fp_mul_units):\n",
        "                            self.issue_instruction(instr)\n",
        "                    else:\n",
        "                        self.issue_instruction(instr)\n",
        "\n",
        "            for instr in self.reorder_buffer:\n",
        "                if instr.execute_end_cycle and not instr.commit_cycle:\n",
        "                    if instr.opcode not in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                        self.commit_instruction(instr)\n",
        "\n",
        "            self.cycle += 1\n",
        "\n",
        "    # ... (unchanged code)\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Pipeline Simulation\")\n",
        "    print(\"-\" * 60)\n",
        "    print(\"Memory Writes\")\n",
        "    print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "        \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "    ))\n",
        "    print(\"-\" * 60)\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "QBEGzandQaVt",
        "outputId": "424a91c2-0cd4-426c-d19a-8e1c14825e73"
      },
      "execution_count": 2,
      "outputs": [
        {
          "output_type": "error",
          "ename": "IndentationError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<ipython-input-2-aa50e39a4983>\"\u001b[0;36m, line \u001b[0;32m4\u001b[0m\n\u001b[0;31m    class FunctionalUnit:\u001b[0m\n\u001b[0m    ^\u001b[0m\n\u001b[0;31mIndentationError\u001b[0m\u001b[0;31m:\u001b[0m expected an indented block after class definition on line 1\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class FunctionalUnit:\n",
        "    def __init__(self, name, latency):\n",
        "        self.name = name\n",
        "        self.latency = latency\n",
        "        self.instruction = None\n",
        "        self.remaining_cycles = 0\n",
        "\n",
        "    def is_busy(self):\n",
        "        return self.instruction is not None\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        self.instruction = instruction\n",
        "        self.remaining_cycles = self.latency\n",
        "\n",
        "    def decrement_cycles(self):\n",
        "        self.remaining_cycles -= 1\n",
        "        if self.remaining_cycles == 0:\n",
        "            return self.instruction\n",
        "        return None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "        self.fp_add_units = [FunctionalUnit(f\"fp_add{i}\", self.latencies.get(\"fp_add\", 1)) for i in range(self.buffer_sizes.get(\"fp adds\", 3))]\n",
        "        self.fp_mul_units = [FunctionalUnit(f\"fp_mul{i}\", self.latencies.get(\"fp_mul\", 1)) for i in range(self.buffer_sizes.get(\"fp muls\", 3))]\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        \"\"\"\n",
        "        Read the pipeline configuration from the config_file and set the buffer_sizes and latencies dictionaries.\n",
        "        \"\"\"\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        \"\"\"\n",
        "        Read the instructions from the trace_file and create Instruction objects to be simulated.\n",
        "        \"\"\"\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def find_ready_instruction(self):\n",
        "        \"\"\"\n",
        "        Find the next instruction ready to be issued from the reorder buffer.\n",
        "        \"\"\"\n",
        "        for instruction in self.reorder_buffer:\n",
        "            if not instruction.issue_cycle:\n",
        "                if all(dep.commit_cycle for dep in instruction.dependencies):\n",
        "                    return instruction\n",
        "        return None\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        \"\"\"\n",
        "        Issue the instruction if there is space in the reorder buffer and reservation stations.\n",
        "        \"\"\"\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                if len(self.load_buffer) < self.buffer_sizes.get(\"eff addr\", 2):\n",
        "                    self.load_buffer.append(instruction)\n",
        "                    instruction.issue_cycle = self.cycle\n",
        "            elif instruction.opcode in ['fadd.s', 'fsub.s']:\n",
        "                for unit in self.fp_add_units:\n",
        "                    if not unit.is_busy():\n",
        "                        unit.execute_instruction(instruction)\n",
        "                        instruction.issue_cycle = self.cycle\n",
        "                        break\n",
        "            elif instruction.opcode == 'fmul.s':\n",
        "                for unit in self.fp_mul_units:\n",
        "                    if not unit.is_busy():\n",
        "                        unit.execute_instruction(instruction)\n",
        "                        instruction.issue_cycle = self.cycle\n",
        "                        break\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        \"\"\"\n",
        "        Execute the instruction based on its opcode and latency.\n",
        "        \"\"\"\n",
        "        if instruction.opcode in ['fadd.s', 'fsub.s']:\n",
        "            for unit in self.fp_add_units:\n",
        "                if unit.instruction == instruction:\n",
        "                    ready_instruction = unit.decrement_cycles()\n",
        "                    if ready_instruction:\n",
        "                        instruction.execute_end_cycle = self.cycle\n",
        "                        return ready_instruction\n",
        "        elif instruction.opcode == 'fmul.s':\n",
        "            for unit in self.fp_mul_units:\n",
        "                if unit.instruction == instruction:\n",
        "                    ready_instruction = unit.decrement_cycles()\n",
        "                    if ready_instruction:\n",
        "                        instruction.execute_end_cycle = self.cycle\n",
        "                        return ready_instruction\n",
        "\n",
        "    def process_instructions(self):\n",
        "        \"\"\"\n",
        "        Main function to simulate the pipeline and process the instructions.\n",
        "        \"\"\"\n",
        "        while self.instructions or any(unit.is_busy() for unit in self.fp_add_units) or any(unit.is_busy() for unit in self.fp_mul_units):\n",
        "            # Execute instruction in the functional units\n",
        "            for unit in self.fp_add_units + self.fp_mul_units:\n",
        "                ready_instruction = unit.decrement_cycles()\n",
        "                if ready_instruction:\n",
        "                    self.commit_instruction(ready_instruction)\n",
        "\n",
        "            # Execute instruction in the memory load buffer\n",
        "            if self.load_buffer:\n",
        "                instruction = self.load_buffer[0]\n",
        "                if instruction.commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "                    self.commit_instruction(instruction)\n",
        "\n",
        "            # Issue the next ready instruction\n",
        "            ready_instruction = self.find_ready_instruction()\n",
        "            if ready_instruction:\n",
        "                self.issue_instruction(ready_instruction)\n",
        "\n",
        "            # Move to the next cycle\n",
        "            self.cycle += 1\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        \"\"\"\n",
        "        Commit the instruction and remove it from the reorder buffer.\n",
        "        \"\"\"\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        \"\"\"\n",
        "        Print the pipeline simulation results.\n",
        "        \"\"\"\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"Memory Writes\")\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"-\" * 60)\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            if instruction.read_result_cycle:\n",
        "                read_cycle = str(instruction.read_result_cycle)\n",
        "            else:\n",
        "                read_cycle = \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                exec_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        \"\"\"\n",
        "        Print the delays in the pipeline.\n",
        "        \"\"\"\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 380
        },
        "id": "7urg7a6pRILf",
        "outputId": "bacf9bc0-5dd2-4b50-a63c-3085b0205479"
      },
      "execution_count": 5,
      "outputs": [
        {
          "output_type": "error",
          "ename": "KeyboardInterrupt",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-5-5d13aac24ddf>\u001b[0m in \u001b[0;36m<cell line: 213>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    217\u001b[0m     \u001b[0mprocessor\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mProcessor\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mconfig_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    218\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_trace\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 219\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprocess_instructions\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    220\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    221\u001b[0m     \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Configuration\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-5-5d13aac24ddf>\u001b[0m in \u001b[0;36mprocess_instructions\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    141\u001b[0m             \u001b[0;31m# Execute instruction in the functional units\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    142\u001b[0m             \u001b[0;32mfor\u001b[0m \u001b[0munit\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mfp_add_units\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mfp_mul_units\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 143\u001b[0;31m                 \u001b[0mready_instruction\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0munit\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mdecrement_cycles\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    144\u001b[0m                 \u001b[0;32mif\u001b[0m \u001b[0mready_instruction\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    145\u001b[0m                     \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcommit_instruction\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mready_instruction\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-5-5d13aac24ddf>\u001b[0m in \u001b[0;36mdecrement_cycles\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     26\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mdecrement_cycles\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     27\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mremaining_cycles\u001b[0m \u001b[0;34m-=\u001b[0m \u001b[0;36m1\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 28\u001b[0;31m         \u001b[0;32mif\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mremaining_cycles\u001b[0m \u001b[0;34m==\u001b[0m \u001b[0;36m0\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     29\u001b[0m             \u001b[0;32mreturn\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minstruction\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     30\u001b[0m         \u001b[0;32mreturn\u001b[0m \u001b[0;32mNone\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address=None):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "\n",
        "class FunctionalUnit:\n",
        "    def __init__(self, name, latency):\n",
        "        self.name = name\n",
        "        self.latency = latency\n",
        "        self.busy_until_cycle = 0\n",
        "\n",
        "    def is_busy(self):\n",
        "        return self.busy_until_cycle > 0 if self.busy_until_cycle is not None else False\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        self.busy_until_cycle = instruction.execute_end_cycle\n",
        "\n",
        "\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.store_buffer = []\n",
        "        self.fp_add_units = []\n",
        "        self.fp_mul_units = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "        self.init_functional_units()\n",
        "\n",
        "    def init_functional_units(self):\n",
        "        num_fp_add_units = self.buffer_sizes.get(\"fp_add\", 3)\n",
        "        num_fp_mul_units = self.buffer_sizes.get(\"fp_mul\", 3)\n",
        "\n",
        "        for i in range(num_fp_add_units):\n",
        "            self.fp_add_units.append(FunctionalUnit(f\"FP Adder {i}\", self.latencies.get(\"fp_add\", 1)))\n",
        "\n",
        "        for i in range(num_fp_mul_units):\n",
        "            self.fp_mul_units.append(FunctionalUnit(f\"FP Multiplier {i}\", self.latencies.get(\"fp_mul\", 1)))\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                # Check for available load buffer entry\n",
        "                load_buffer_size = self.buffer_sizes.get(\"load\", 2)\n",
        "                if len(self.load_buffer) < load_buffer_size:\n",
        "                    self.load_buffer.append(instruction)\n",
        "                    instruction.execute_start_cycle = self.cycle\n",
        "                    instruction.execute_end_cycle = self.cycle + 1\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                # Check for available store buffer entry\n",
        "                store_buffer_size = self.buffer_sizes.get(\"store\", 2)\n",
        "                if len(self.store_buffer) < store_buffer_size:\n",
        "                    self.store_buffer.append(instruction)\n",
        "                    instruction.execute_start_cycle = self.cycle\n",
        "                    instruction.execute_end_cycle = self.cycle + 1\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            if instruction.opcode in ['add', 'sub']:\n",
        "                # Check for available FP adder unit\n",
        "                for unit in self.fp_add_units:\n",
        "                    if not unit.is_busy():\n",
        "                        unit.execute_instruction(instruction)\n",
        "                        instruction.execute_start_cycle = self.cycle\n",
        "                        instruction.execute_end_cycle = self.cycle + unit.latency\n",
        "                        break\n",
        "            elif instruction.opcode in ['fadd.s', 'fsub.s']:\n",
        "                # Check for available FP multiplier unit\n",
        "                for unit in self.fp_mul_units:\n",
        "                    if not unit.is_busy():\n",
        "                        unit.execute_instruction(instruction)\n",
        "                        instruction.execute_start_cycle = self.cycle\n",
        "                        instruction.execute_end_cycle = self.cycle + unit.latency\n",
        "                        break\n",
        "\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            # Commit instruction if possible\n",
        "            if instruction.commit_cycle is None:\n",
        "                earliest_commit = float('inf')\n",
        "                for instr in self.reorder_buffer:\n",
        "                    if instr.commit_cycle and instr.commit_cycle < earliest_commit:\n",
        "                        earliest_commit = instr.commit_cycle\n",
        "                if instruction.execute_end_cycle and instruction.execute_end_cycle <= earliest_commit:\n",
        "                    self.commit_instruction(instruction)\n",
        "\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"Memory Writes\")\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"-\" * 60)\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            if instruction.commit_cycle:\n",
        "                commit_cycle = str(instruction.commit_cycle)\n",
        "            else:\n",
        "                commit_cycle = \"-\"\n",
        "\n",
        "            if instruction.read_result_cycle:\n",
        "                read_cycle = str(instruction.read_result_cycle)\n",
        "            else:\n",
        "                read_cycle = \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                exec_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"config.txt\"\n",
        "    trace_file = \"trace.dat\"\n",
        "\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    # Print the simulation results and delays\n",
        "    processor.print_simulation_results()\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 460
        },
        "id": "EB6U2ujz5Wbc",
        "outputId": "b3583bd8-bff0-4ecc-beb5-8ee68201cf51"
      },
      "execution_count": 16,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "Memory Writes\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "------------------------------------------------------------\n",
            "flw    f6,32(x2)     1       1-2       3       1       1      \n",
            "flw    f2,48(x3)     3       3-4       5       3       3      \n"
          ]
        },
        {
          "output_type": "error",
          "ename": "TypeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-16-a05f2e4f0e18>\u001b[0m in \u001b[0;36m<cell line: 193>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    200\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    201\u001b[0m     \u001b[0;31m# Print the simulation results and delays\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 202\u001b[0;31m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_simulation_results\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    203\u001b[0m     \u001b[0mprocessor\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mprint_delays\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-16-a05f2e4f0e18>\u001b[0m in \u001b[0;36mprint_simulation_results\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    176\u001b[0m                 \u001b[0mread_cycle\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m\"-\"\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    177\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 178\u001b[0;31m             print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n\u001b[0m\u001b[1;32m    179\u001b[0m                 \u001b[0;34mf\"{instruction.opcode} {instruction.operands}\"\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0missue_cycle\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    180\u001b[0m                 \u001b[0mexec_range\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mread_cycle\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcommit_cycle\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0minstruction\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcommit_cycle\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mTypeError\u001b[0m: unsupported format string passed to NoneType.__format__"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "class Instruction:\n",
        "    def __init__(self, opcode, operands, address):\n",
        "        self.opcode = opcode\n",
        "        self.operands = operands\n",
        "        self.address = address\n",
        "        self.issue_cycle = None\n",
        "        self.execute_start_cycle = None\n",
        "        self.execute_end_cycle = None\n",
        "        self.read_result_cycle = None\n",
        "        self.commit_cycle = None\n",
        "\n",
        "class Processor:\n",
        "    def __init__(self, config_file):\n",
        "        self.buffer_sizes = {}\n",
        "        self.latencies = {}\n",
        "        self.instructions = []\n",
        "        self.reorder_buffer = []\n",
        "        self.memory = {}\n",
        "        self.load_buffer = []\n",
        "        self.cycle = 1\n",
        "        self.read_config(config_file)\n",
        "\n",
        "    def read_config(self, config_file):\n",
        "        with open(config_file, 'r') as file:\n",
        "            config_lines = file.readlines()\n",
        "\n",
        "        section = None\n",
        "        for line in config_lines:\n",
        "            line = line.strip()\n",
        "            if line == \"buffers\":\n",
        "                section = \"buffers\"\n",
        "            elif line == \"latencies\":\n",
        "                section = \"latencies\"\n",
        "            elif section == \"buffers\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.buffer_sizes[name.strip()] = int(value)\n",
        "            elif section == \"latencies\" and line:\n",
        "                name, value = line.split(':')\n",
        "                self.latencies[name.strip()] = int(value)\n",
        "\n",
        "    def read_trace(self, trace_file):\n",
        "        with open(trace_file, 'r') as file:\n",
        "            trace_lines = file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            opcode, operands = line.strip().split(' ', 1)\n",
        "            if opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                instr, address = operands.split(':')\n",
        "                address = int(address)\n",
        "            else:\n",
        "                instr = operands\n",
        "                address = None\n",
        "\n",
        "            instruction = Instruction(opcode, instr, address)\n",
        "            self.instructions.append(instruction)\n",
        "\n",
        "    def execute_instruction(self, instruction):\n",
        "        if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "            # Memory access operation\n",
        "            if instruction.opcode in ['flw', 'lw']:\n",
        "                self.load_buffer.append(instruction)\n",
        "            elif instruction.opcode in ['fsw', 'sw']:\n",
        "                self.memory[instruction.address] = instruction.operands\n",
        "        else:\n",
        "            # Integer or floating-point operation\n",
        "            latency = self.latencies.get(f\"{instruction.opcode}_add\", 1)\n",
        "            instruction.execute_start_cycle = self.cycle\n",
        "            instruction.execute_end_cycle = self.cycle + latency\n",
        "\n",
        "    def issue_instruction(self, instruction):\n",
        "        if len(self.reorder_buffer) < self.buffer_sizes.get(\"reorder\", 5):\n",
        "            self.reorder_buffer.append(instruction)\n",
        "            instruction.issue_cycle = self.cycle\n",
        "\n",
        "    def commit_instruction(self, instruction):\n",
        "        self.reorder_buffer.remove(instruction)\n",
        "        instruction.commit_cycle = self.cycle if instruction.commit_cycle is None else instruction.commit_cycle\n",
        "\n",
        "    def process_instructions(self):\n",
        "        for instruction in self.instructions:\n",
        "            self.issue_instruction(instruction)\n",
        "\n",
        "            if instruction.opcode in ['flw', 'lw', 'fsw', 'sw']:\n",
        "                while len(self.load_buffer) > 0 and self.load_buffer[0].commit_cycle:\n",
        "                    self.load_buffer.pop(0)\n",
        "            else:\n",
        "                while len(self.reorder_buffer) > 0 and self.reorder_buffer[0].commit_cycle:\n",
        "                    self.commit_instruction(self.reorder_buffer[0])\n",
        "\n",
        "            self.execute_instruction(instruction)\n",
        "\n",
        "            # Set read_result_cycle only when the instruction is executed\n",
        "            if instruction.execute_end_cycle:\n",
        "                instruction.read_result_cycle = instruction.execute_end_cycle + 1\n",
        "\n",
        "            self.commit_instruction(instruction)\n",
        "            self.cycle = instruction.read_result_cycle if instruction.read_result_cycle else self.cycle\n",
        "\n",
        "    def print_simulation_results(self):\n",
        "        print(\"                 Pipeline Simulation\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"                                        Memory Writes\")\n",
        "        print(\"-\" * 60)\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"Instruction\", \"Issues\", \"Executes\", \"Read\", \"Result\", \"Commits\"\n",
        "        ))\n",
        "        print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "            \"---------------------\", \"------\", \"---------\", \"------\", \"------\", \"-------\"\n",
        "        ))\n",
        "        for instruction in self.instructions:\n",
        "            if instruction.execute_start_cycle:\n",
        "                exec_range = f\"{instruction.execute_start_cycle}-{instruction.execute_end_cycle}\"\n",
        "            else:\n",
        "                exec_range = \"-\"\n",
        "\n",
        "            commit_cycle = str(instruction.commit_cycle) if instruction.commit_cycle is not None else \"-\"\n",
        "\n",
        "            if instruction.read_result_cycle:\n",
        "                read_cycle = str(instruction.read_result_cycle)\n",
        "            else:\n",
        "                read_cycle = \"-\"\n",
        "\n",
        "            print(\"{:<20} {:<7} {:<9} {:<7} {:<7} {:<7}\".format(\n",
        "                f\"{instruction.opcode} {instruction.operands}\", instruction.issue_cycle,\n",
        "                exec_range, read_cycle, commit_cycle, instruction.commit_cycle\n",
        "            ))\n",
        "\n",
        "    def print_delays(self):\n",
        "        print(\"\\nDelays\")\n",
        "        print(\"-\" * 30)\n",
        "        print(f\"reorder buffer delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.commit_cycle)}\")\n",
        "        print(f\"reservation station delays: {sum(1 for instr in self.instructions if instr.issue_cycle and not instr.execute_start_cycle)}\")\n",
        "        print(f\"data memory conflict delays: {sum(1 for instr in self.instructions if instr.opcode in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "        print(f\"true dependence delays: {sum(1 for instr in self.instructions if instr.opcode not in ['flw', 'lw', 'fsw', 'sw'] and instr.execute_start_cycle and not instr.read_result_cycle)}\")\n",
        "\n",
        "# Example usage:\n",
        "if __name__ == \"__main__\":\n",
        "    config_file = \"/content/config.txt\"\n",
        "    #trace_file = \"trace2.dat\"\n",
        "    trace_file = \"/content/trace.dat\"\n",
        "    processor = Processor(config_file)\n",
        "    processor.read_trace(trace_file)\n",
        "    processor.process_instructions()\n",
        "\n",
        "    print(\"Configuration\")\n",
        "    print(\"-------------\")\n",
        "    # Read and print the pipeline configuration from config_file\n",
        "    with open(config_file, 'r') as file:\n",
        "        config = file.read()\n",
        "        print(config)\n",
        "\n",
        "\n",
        "    processor.print_simulation_results()\n",
        "\n",
        "    processor.print_delays()\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "xPWJIIbnGJzG",
        "outputId": "c7e03383-33d1-4cc1-a5a1-80cf6ddf4e94"
      },
      "execution_count": 1,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Configuration\n",
            "-------------\n",
            "buffers\n",
            "\n",
            "eff addr: 2\n",
            "fp adds: 3\n",
            "fp muls: 3\n",
            "ints: 2\n",
            "reorder: 5\n",
            "\n",
            "latencies\n",
            "\n",
            "fp_add: 2\n",
            "fp_sub: 2\n",
            "fp_mul: 5\n",
            "fp_div: 10\n",
            "\n",
            "\n",
            "                 Pipeline Simulation\n",
            "------------------------------------------------------------\n",
            "                                        Memory Writes\n",
            "------------------------------------------------------------\n",
            "Instruction          Issues  Executes  Read    Result  Commits\n",
            "--------------------- ------  --------- ------  ------  -------\n",
            "flw    f6,32(x2)     1       -         -       1       1      \n",
            "flw    f2,48(x3)     1       -         -       1       1      \n",
            "fmul.s f0,f2,f4      1       1-2       3       1       1      \n",
            "fsub.s f8,f6,f2      3       3-4       5       3       3      \n",
            "fdiv.s f10,f0,f6     5       5-6       7       5       5      \n",
            "fadd.s f6,f8,f2      7       7-8       9       7       7      \n",
            "\n",
            "Delays\n",
            "------------------------------\n",
            "reorder buffer delays: 0\n",
            "reservation station delays: 2\n",
            "data memory conflict delays: 0\n",
            "true dependence delays: 0\n"
          ]
        }
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyNk0m7olu4h3qv2BTj57g7x",
      "include_colab_link": true
    },
    "kernelspec": {
      "display_name": "Python 3",
      "name": "python3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}