<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='35' type='1'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='304' c='_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='348' u='r' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='362' u='r' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='363' u='r' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintEjjRNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2363' u='r' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297'/>
