Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Final_bto7.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Final_bto7.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Final_bto7"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Final_bto7
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\MtoHCLK.v" into library work
Parsing module <MtoHCLK>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\Debouncer.v" into library work
Parsing module <Debouncer>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\mux_2x1.v" into library work
Parsing module <mux_2x1>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\KHZ_clock_divider.v" into library work
Parsing module <KHZ_clock_divider>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\Counter.v" into library work
Parsing module <Counter>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\seven_segment_driver.v" into library work
Parsing module <seven_segment_driver>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\Backtosevendisplay.v" into library work
Parsing module <Backtosevendisplay>.
Analyzing Verilog file "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\Final_bto7.v" into library work
Parsing module <Final_bto7>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Final_bto7>.

Elaborating module <seven_segment_driver>.

Elaborating module <Counter>.

Elaborating module <mux_2x1>.

Elaborating module <Debouncer>.

Elaborating module <MtoHCLK>.

Elaborating module <KHZ_clock_divider>.

Elaborating module <Backtosevendisplay>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Final_bto7>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\Final_bto7.v".
    Summary:
	no macro.
Unit <Final_bto7> synthesized.

Synthesizing Unit <seven_segment_driver>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\seven_segment_driver.v".
    Found 4-bit register for signal <small_bin>.
    Found 4-bit register for signal <AN>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_2_o_add_3_OUT> created at line 67.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_2_o_wide_mux_4_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_big_bin[15]_wide_mux_5_OUT> created at line 48.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_segment_driver> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\Counter.v".
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_3_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <Counter> synthesized.

Synthesizing Unit <mux_2x1>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\mux_2x1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2x1> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\Debouncer.v".
        delay = 10000000
    Found 26-bit register for signal <delay_count>.
    Found 1-bit register for signal <clean>.
    Found 26-bit adder for signal <delay_count[25]_GND_5_o_add_4_OUT> created at line 49.
    Found 26-bit comparator lessequal for signal <delay_count[25]_GND_5_o_LessThan_2_o> created at line 35
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <MtoHCLK>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\MtoHCLK.v".
    Found 1-bit register for signal <out_clk>.
    Found 28-bit register for signal <count>.
    Found 28-bit adder for signal <count[27]_GND_6_o_add_2_OUT> created at line 38.
    Found 28-bit comparator greater for signal <n0000> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <MtoHCLK> synthesized.

Synthesizing Unit <KHZ_clock_divider>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\KHZ_clock_divider.v".
    Found 1-bit register for signal <out_clk>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_7_o_add_2_OUT> created at line 36.
    Found 16-bit comparator greater for signal <n0000> created at line 29
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <KHZ_clock_divider> synthesized.

Synthesizing Unit <Backtosevendisplay>.
    Related source file is "\\ad\eng\users\n\r\nrjbasu\Desktop\Logic labs\Lab4\Backtosevendisplay.v".
    Found 16x7-bit Read Only RAM for signal <seven>
    Summary:
	inferred   1 RAM(s).
Unit <Backtosevendisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 26-bit adder                                          : 1
 28-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 3
 16-bit register                                       : 2
 2-bit register                                        : 1
 26-bit register                                       : 1
 28-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 3
 16-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Backtosevendisplay>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seven> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bin>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven>         |          |
    -----------------------------------------------------------------------
Unit <Backtosevendisplay> synthesized (advanced).

Synthesizing (advanced) Unit <Counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter> synthesized (advanced).

Synthesizing (advanced) Unit <Debouncer>.
The following registers are absorbed into counter <delay_count>: 1 register on signal <delay_count>.
Unit <Debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <KHZ_clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <KHZ_clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <MtoHCLK>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <MtoHCLK> synthesized (advanced).

Synthesizing (advanced) Unit <seven_segment_driver>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3217 - HDL ADVISOR - Register <AN> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_count[1]_GND_2_o_wide_mux_4_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_segment_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 5
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 28-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 3
 16-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Final_bto7> ...

Optimizing unit <seven_segment_driver> ...
WARNING:Xst:1710 - FF/Latch <seven_segment_driver/Counter/mux/MtoHCLK/count_27> (without init value) has a constant value of 0 in block <Final_bto7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seven_segment_driver/Counter/mux/MtoHCLK/count_26> (without init value) has a constant value of 0 in block <Final_bto7>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Final_bto7, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Final_bto7.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 323
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 80
#      LUT2                        : 33
#      LUT3                        : 4
#      LUT4                        : 11
#      LUT5                        : 5
#      LUT6                        : 12
#      MUXCY                       : 85
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 97
#      FD                          : 29
#      FDC                         : 26
#      FDR                         : 42
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 3
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              97  out of  18224     0%  
 Number of Slice LUTs:                  150  out of   9112     1%  
    Number used as Logic:               150  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    151
   Number with an unused Flip Flop:      54  out of    151    35%  
   Number with an unused LUT:             1  out of    151     0%  
   Number of fully used LUT-FF pairs:    96  out of    151    63%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)                         | Load  |
-------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
clock                                                                                      | BUFGP                                         | 71    |
seven_segment_driver/Counter/trueclock(seven_segment_driver/Counter/mux/Mmux_trueclock11:O)| NONE(*)(seven_segment_driver/Counter/count_15)| 16    |
seven_segment_driver/MtoKclock/out_clk                                                     | NONE(seven_segment_driver/count_1)            | 10    |
-------------------------------------------------------------------------------------------+-----------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.575ns (Maximum Frequency: 218.586MHz)
   Minimum input arrival time before clock: 3.738ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.575ns (frequency: 218.586MHz)
  Total number of paths / destination ports: 2390 / 113
-------------------------------------------------------------------------
Delay:               4.575ns (Levels of Logic = 4)
  Source:            seven_segment_driver/Counter/mux/Debouncer/delay_count_12 (FF)
  Destination:       seven_segment_driver/Counter/mux/Debouncer/delay_count_11 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: seven_segment_driver/Counter/mux/Debouncer/delay_count_12 to seven_segment_driver/Counter/mux/Debouncer/delay_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  seven_segment_driver/Counter/mux/Debouncer/delay_count_12 (seven_segment_driver/Counter/mux/Debouncer/delay_count_12)
     LUT6:I0->O            3   0.203   0.651  seven_segment_driver/Counter/mux/Debouncer/delay_count[25]_INV_1_o33 (seven_segment_driver/Counter/mux/Debouncer/delay_count[25]_INV_1_o32)
     LUT6:I5->O            2   0.205   0.617  seven_segment_driver/Counter/mux/Debouncer/delay_count[25]_INV_1_o34 (seven_segment_driver/Counter/mux/Debouncer/delay_count[25]_INV_1_o33)
     LUT6:I5->O           14   0.205   0.958  seven_segment_driver/Counter/mux/Debouncer/_n00151 (seven_segment_driver/Counter/mux/Debouncer/_n0015)
     LUT2:I1->O            1   0.205   0.000  seven_segment_driver/Counter/mux/Debouncer/delay_count_11_rstpot (seven_segment_driver/Counter/mux/Debouncer/delay_count_11_rstpot)
     FD:D                      0.102          seven_segment_driver/Counter/mux/Debouncer/delay_count_11
    ----------------------------------------
    Total                      4.575ns (1.367ns logic, 3.208ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'seven_segment_driver/Counter/trueclock'
  Clock period: 1.989ns (frequency: 502.702MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               1.989ns (Levels of Logic = 17)
  Source:            seven_segment_driver/Counter/count_0 (FF)
  Destination:       seven_segment_driver/Counter/count_15 (FF)
  Source Clock:      seven_segment_driver/Counter/trueclock rising
  Destination Clock: seven_segment_driver/Counter/trueclock rising

  Data Path: seven_segment_driver/Counter/count_0 to seven_segment_driver/Counter/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  seven_segment_driver/Counter/count_0 (seven_segment_driver/Counter/count_0)
     INV:I->O              1   0.206   0.000  seven_segment_driver/Counter/Mcount_count_lut<0>_INV_0 (seven_segment_driver/Counter/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  seven_segment_driver/Counter/Mcount_count_cy<0> (seven_segment_driver/Counter/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<1> (seven_segment_driver/Counter/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<2> (seven_segment_driver/Counter/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<3> (seven_segment_driver/Counter/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<4> (seven_segment_driver/Counter/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<5> (seven_segment_driver/Counter/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<6> (seven_segment_driver/Counter/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<7> (seven_segment_driver/Counter/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<8> (seven_segment_driver/Counter/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<9> (seven_segment_driver/Counter/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<10> (seven_segment_driver/Counter/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<11> (seven_segment_driver/Counter/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<12> (seven_segment_driver/Counter/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<13> (seven_segment_driver/Counter/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  seven_segment_driver/Counter/Mcount_count_cy<14> (seven_segment_driver/Counter/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.180   0.000  seven_segment_driver/Counter/Mcount_count_xor<15> (seven_segment_driver/Result<15>)
     FDC:D                     0.102          seven_segment_driver/Counter/count_15
    ----------------------------------------
    Total                      1.989ns (1.373ns logic, 0.616ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'seven_segment_driver/MtoKclock/out_clk'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 19 / 10
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            seven_segment_driver/count_0 (FF)
  Destination:       seven_segment_driver/count_0 (FF)
  Source Clock:      seven_segment_driver/MtoKclock/out_clk rising
  Destination Clock: seven_segment_driver/MtoKclock/out_clk rising

  Data Path: seven_segment_driver/count_0 to seven_segment_driver/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  seven_segment_driver/count_0 (seven_segment_driver/count_0)
     INV:I->O              1   0.206   0.579  seven_segment_driver/Mcount_count_xor<0>11_INV_0 (seven_segment_driver/Result<0>)
     FDC:D                     0.102          seven_segment_driver/count_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seven_segment_driver/Counter/trueclock'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.858ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       seven_segment_driver/Counter/count_15 (FF)
  Destination Clock: seven_segment_driver/Counter/trueclock rising

  Data Path: reset to seven_segment_driver/Counter/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.206  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          seven_segment_driver/Counter/count_0
    ----------------------------------------
    Total                      2.858ns (1.652ns logic, 1.206ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seven_segment_driver/MtoKclock/out_clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.858ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       seven_segment_driver/count_1 (FF)
  Destination Clock: seven_segment_driver/MtoKclock/out_clk rising

  Data Path: reset to seven_segment_driver/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.206  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          seven_segment_driver/small_bin_0
    ----------------------------------------
    Total                      2.858ns (1.652ns logic, 1.206ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 28 / 27
-------------------------------------------------------------------------
Offset:              3.738ns (Levels of Logic = 3)
  Source:            button (PAD)
  Destination:       seven_segment_driver/Counter/mux/Debouncer/delay_count_11 (FF)
  Destination Clock: clock rising

  Data Path: button to seven_segment_driver/Counter/mux/Debouncer/delay_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.048  button_IBUF (button_IBUF)
     LUT6:I0->O           14   0.203   0.958  seven_segment_driver/Counter/mux/Debouncer/_n00151 (seven_segment_driver/Counter/mux/Debouncer/_n0015)
     LUT2:I1->O            1   0.205   0.000  seven_segment_driver/Counter/mux/Debouncer/delay_count_11_rstpot (seven_segment_driver/Counter/mux/Debouncer/delay_count_11_rstpot)
     FD:D                      0.102          seven_segment_driver/Counter/mux/Debouncer/delay_count_11
    ----------------------------------------
    Total                      3.738ns (1.732ns logic, 2.006ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seven_segment_driver/MtoKclock/out_clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            seven_segment_driver/small_bin_1 (FF)
  Destination:       seven<6> (PAD)
  Source Clock:      seven_segment_driver/MtoKclock/out_clk rising

  Data Path: seven_segment_driver/small_bin_1 to seven<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.021  seven_segment_driver/small_bin_1 (seven_segment_driver/small_bin_1)
     LUT4:I0->O            1   0.203   0.579  Backtosevendisplay/Mram_seven61 (seven_6_OBUF)
     OBUF:I->O                 2.571          seven_6_OBUF (seven<6>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.575|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock seven_segment_driver/Counter/trueclock
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
seven_segment_driver/Counter/trueclock|    1.989|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock seven_segment_driver/MtoKclock/out_clk
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
seven_segment_driver/Counter/trueclock|    1.616|         |         |         |
seven_segment_driver/MtoKclock/out_clk|    2.190|         |         |         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.43 secs
 
--> 

Total memory usage is 255676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

