
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800200  00000ec0  00000f54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ec0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  0080020c  0080020c  00000f60  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000f60  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000218  00000000  00000000  00000fbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001367  00000000  00000000  000011d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000a5e  00000000  00000000  0000253b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000db5  00000000  00000000  00002f99  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000044c  00000000  00000000  00003d50  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000050b  00000000  00000000  0000419c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000848  00000000  00000000  000046a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000188  00000000  00000000  00004eef  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	eb c1       	rjmp	.+982    	; 0x458 <__vector_32>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	03 c2       	rjmp	.+1030   	; 0x4a4 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	6d 02       	muls	r22, r29
  e6:	bf 02       	muls	r27, r31
  e8:	bf 02       	muls	r27, r31
  ea:	bf 02       	muls	r27, r31
  ec:	bf 02       	muls	r27, r31
  ee:	bf 02       	muls	r27, r31
  f0:	bf 02       	muls	r27, r31
  f2:	bf 02       	muls	r27, r31
  f4:	6d 02       	muls	r22, r29
  f6:	bf 02       	muls	r27, r31
  f8:	bf 02       	muls	r27, r31
  fa:	bf 02       	muls	r27, r31
  fc:	bf 02       	muls	r27, r31
  fe:	bf 02       	muls	r27, r31
 100:	bf 02       	muls	r27, r31
 102:	bf 02       	muls	r27, r31
 104:	6f 02       	muls	r22, r31
 106:	bf 02       	muls	r27, r31
 108:	bf 02       	muls	r27, r31
 10a:	bf 02       	muls	r27, r31
 10c:	bf 02       	muls	r27, r31
 10e:	bf 02       	muls	r27, r31
 110:	bf 02       	muls	r27, r31
 112:	bf 02       	muls	r27, r31
 114:	bf 02       	muls	r27, r31
 116:	bf 02       	muls	r27, r31
 118:	bf 02       	muls	r27, r31
 11a:	bf 02       	muls	r27, r31
 11c:	bf 02       	muls	r27, r31
 11e:	bf 02       	muls	r27, r31
 120:	bf 02       	muls	r27, r31
 122:	bf 02       	muls	r27, r31
 124:	6f 02       	muls	r22, r31
 126:	bf 02       	muls	r27, r31
 128:	bf 02       	muls	r27, r31
 12a:	bf 02       	muls	r27, r31
 12c:	bf 02       	muls	r27, r31
 12e:	bf 02       	muls	r27, r31
 130:	bf 02       	muls	r27, r31
 132:	bf 02       	muls	r27, r31
 134:	bf 02       	muls	r27, r31
 136:	bf 02       	muls	r27, r31
 138:	bf 02       	muls	r27, r31
 13a:	bf 02       	muls	r27, r31
 13c:	bf 02       	muls	r27, r31
 13e:	bf 02       	muls	r27, r31
 140:	bf 02       	muls	r27, r31
 142:	bf 02       	muls	r27, r31
 144:	bb 02       	muls	r27, r27
 146:	bf 02       	muls	r27, r31
 148:	bf 02       	muls	r27, r31
 14a:	bf 02       	muls	r27, r31
 14c:	bf 02       	muls	r27, r31
 14e:	bf 02       	muls	r27, r31
 150:	bf 02       	muls	r27, r31
 152:	bf 02       	muls	r27, r31
 154:	98 02       	muls	r25, r24
 156:	bf 02       	muls	r27, r31
 158:	bf 02       	muls	r27, r31
 15a:	bf 02       	muls	r27, r31
 15c:	bf 02       	muls	r27, r31
 15e:	bf 02       	muls	r27, r31
 160:	bf 02       	muls	r27, r31
 162:	bf 02       	muls	r27, r31
 164:	bf 02       	muls	r27, r31
 166:	bf 02       	muls	r27, r31
 168:	bf 02       	muls	r27, r31
 16a:	bf 02       	muls	r27, r31
 16c:	bf 02       	muls	r27, r31
 16e:	bf 02       	muls	r27, r31
 170:	bf 02       	muls	r27, r31
 172:	bf 02       	muls	r27, r31
 174:	8c 02       	muls	r24, r28
 176:	bf 02       	muls	r27, r31
 178:	bf 02       	muls	r27, r31
 17a:	bf 02       	muls	r27, r31
 17c:	bf 02       	muls	r27, r31
 17e:	bf 02       	muls	r27, r31
 180:	bf 02       	muls	r27, r31
 182:	bf 02       	muls	r27, r31
 184:	aa 02       	muls	r26, r26

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e0 ec       	ldi	r30, 0xC0	; 192
 19e:	fe e0       	ldi	r31, 0x0E	; 14
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	ac 30       	cpi	r26, 0x0C	; 12
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	ac e0       	ldi	r26, 0x0C	; 12
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	ad 31       	cpi	r26, 0x1D	; 29
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	d7 d0       	rcall	.+430    	; 0x370 <main>
 1c2:	7c c6       	rjmp	.+3320   	; 0xebc <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <CAN_init>:
		MCP_write(MCP_TXB0CTRL + 6 + i, msg->data[i]);
	}
	
	/* Request to send contents of TXB0 */
	MCP_request_to_send(MCP_RTS_TX0);
}
 1c6:	c5 c0       	rjmp	.+394    	; 0x352 <MCP_init>
 1c8:	08 95       	ret

000001ca <CAN_message_receive>:

can_message_t CAN_message_receive(void)
{
 1ca:	9f 92       	push	r9
 1cc:	af 92       	push	r10
 1ce:	bf 92       	push	r11
 1d0:	cf 92       	push	r12
 1d2:	df 92       	push	r13
 1d4:	ef 92       	push	r14
 1d6:	ff 92       	push	r15
 1d8:	0f 93       	push	r16
 1da:	1f 93       	push	r17
 1dc:	cf 93       	push	r28
 1de:	df 93       	push	r29
 1e0:	cd b7       	in	r28, 0x3d	; 61
 1e2:	de b7       	in	r29, 0x3e	; 62
 1e4:	2b 97       	sbiw	r28, 0x0b	; 11
 1e6:	0f b6       	in	r0, 0x3f	; 63
 1e8:	f8 94       	cli
 1ea:	de bf       	out	0x3e, r29	; 62
 1ec:	0f be       	out	0x3f, r0	; 63
 1ee:	cd bf       	out	0x3d, r28	; 61
 1f0:	7c 01       	movw	r14, r24
	/* Only RXB0 is used */
	
	can_message_t message;
	uint8_t buffer = MCP_read(MCP_RXB0SIDH + 1);
 1f2:	82 e6       	ldi	r24, 0x62	; 98
 1f4:	80 d0       	rcall	.+256    	; 0x2f6 <MCP_read>
	message.id = (buffer >> 5);
 1f6:	82 95       	swap	r24
 1f8:	86 95       	lsr	r24
 1fa:	87 70       	andi	r24, 0x07	; 7
 1fc:	c8 2e       	mov	r12, r24
 1fe:	d1 2c       	mov	r13, r1
	buffer = MCP_read(MCP_RXB0CTRL + 5);
 200:	85 e6       	ldi	r24, 0x65	; 101
 202:	79 d0       	rcall	.+242    	; 0x2f6 <MCP_read>
	message.length = (buffer & 0x0F);
 204:	8f 70       	andi	r24, 0x0F	; 15
 206:	98 2e       	mov	r9, r24
	for (uint8_t i = 0; i < message.length; i++) {
 208:	a1 f0       	breq	.+40     	; 0x232 <CAN_message_receive+0x68>
 20a:	8e 01       	movw	r16, r28
 20c:	0c 5f       	subi	r16, 0xFC	; 252
 20e:	1f 4f       	sbci	r17, 0xFF	; 255
 210:	0f 2e       	mov	r0, r31
 212:	f6 e6       	ldi	r31, 0x66	; 102
 214:	af 2e       	mov	r10, r31
 216:	f0 2d       	mov	r31, r0
 218:	a8 0e       	add	r10, r24
 21a:	0f 2e       	mov	r0, r31
 21c:	f6 e6       	ldi	r31, 0x66	; 102
 21e:	bf 2e       	mov	r11, r31
 220:	f0 2d       	mov	r31, r0
		message.data[i] = MCP_read(MCP_RXB0CTRL + 6 + i);
 222:	8b 2d       	mov	r24, r11
 224:	68 d0       	rcall	.+208    	; 0x2f6 <MCP_read>
 226:	f8 01       	movw	r30, r16
 228:	81 93       	st	Z+, r24
 22a:	8f 01       	movw	r16, r30
 22c:	b3 94       	inc	r11
	can_message_t message;
	uint8_t buffer = MCP_read(MCP_RXB0SIDH + 1);
	message.id = (buffer >> 5);
	buffer = MCP_read(MCP_RXB0CTRL + 5);
	message.length = (buffer & 0x0F);
	for (uint8_t i = 0; i < message.length; i++) {
 22e:	ba 10       	cpse	r11, r10
 230:	f8 cf       	rjmp	.-16     	; 0x222 <CAN_message_receive+0x58>
		message.data[i] = MCP_read(MCP_RXB0CTRL + 6 + i);
	}
	
	/* Clear CANINTF.RX0IF */
	MCP_modify_bit(MCP_CANINTF, 0x01, 0x00);
 232:	40 e0       	ldi	r20, 0x00	; 0
 234:	61 e0       	ldi	r22, 0x01	; 1
 236:	8c e2       	ldi	r24, 0x2C	; 44
 238:	73 d0       	rcall	.+230    	; 0x320 <MCP_modify_bit>
	
	return message;
 23a:	da 82       	std	Y+2, r13	; 0x02
 23c:	c9 82       	std	Y+1, r12	; 0x01
 23e:	9b 82       	std	Y+3, r9	; 0x03
 240:	8b e0       	ldi	r24, 0x0B	; 11
 242:	fe 01       	movw	r30, r28
 244:	31 96       	adiw	r30, 0x01	; 1
 246:	d7 01       	movw	r26, r14
 248:	01 90       	ld	r0, Z+
 24a:	0d 92       	st	X+, r0
 24c:	8a 95       	dec	r24
 24e:	e1 f7       	brne	.-8      	; 0x248 <CAN_message_receive+0x7e>
}
 250:	c7 01       	movw	r24, r14
 252:	2b 96       	adiw	r28, 0x0b	; 11
 254:	0f b6       	in	r0, 0x3f	; 63
 256:	f8 94       	cli
 258:	de bf       	out	0x3e, r29	; 62
 25a:	0f be       	out	0x3f, r0	; 63
 25c:	cd bf       	out	0x3d, r28	; 61
 25e:	df 91       	pop	r29
 260:	cf 91       	pop	r28
 262:	1f 91       	pop	r17
 264:	0f 91       	pop	r16
 266:	ff 90       	pop	r15
 268:	ef 90       	pop	r14
 26a:	df 90       	pop	r13
 26c:	cf 90       	pop	r12
 26e:	bf 90       	pop	r11
 270:	af 90       	pop	r10
 272:	9f 90       	pop	r9
 274:	08 95       	ret

00000276 <CAN_message_handle>:

/* Processes a received CAN-message */
void CAN_message_handle(can_message_t msg)
{
 276:	ef 92       	push	r14
 278:	ff 92       	push	r15
 27a:	0f 93       	push	r16
 27c:	1f 93       	push	r17
 27e:	cf 93       	push	r28
 280:	df 93       	push	r29
 282:	cd b7       	in	r28, 0x3d	; 61
 284:	de b7       	in	r29, 0x3e	; 62
 286:	2b 97       	sbiw	r28, 0x0b	; 11
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	f8 94       	cli
 28c:	de bf       	out	0x3e, r29	; 62
 28e:	0f be       	out	0x3f, r0	; 63
 290:	cd bf       	out	0x3d, r28	; 61
 292:	3e 83       	std	Y+6, r19	; 0x06
 294:	4f 83       	std	Y+7, r20	; 0x07
	//printf("Message handle entered\n");
	uint8_t msg_type = msg.data[0];
	//printf("msg_type: %i\n", msg_type);
	position_t received_pos;
	switch (msg_type) {
 296:	1a 36       	cpi	r17, 0x6A	; 106
 298:	19 f4       	brne	.+6      	; 0x2a0 <CAN_message_handle+0x2a>
			received_pos.x = msg.data[2];
			received_pos.y = msg.data[3];
			//printf("received_pos.x: %d\n", received_pos.x);
			//printf("received_pos.y: %d\n", received_pos.y);
			
			SERVO_write(received_pos);
 29a:	83 2f       	mov	r24, r19
 29c:	94 2f       	mov	r25, r20
 29e:	c7 d0       	rcall	.+398    	; 0x42e <SERVO_write>
			break;
		default:
			break;
	}
 2a0:	2b 96       	adiw	r28, 0x0b	; 11
 2a2:	0f b6       	in	r0, 0x3f	; 63
 2a4:	f8 94       	cli
 2a6:	de bf       	out	0x3e, r29	; 62
 2a8:	0f be       	out	0x3f, r0	; 63
 2aa:	cd bf       	out	0x3d, r28	; 61
 2ac:	df 91       	pop	r29
 2ae:	cf 91       	pop	r28
 2b0:	1f 91       	pop	r17
 2b2:	0f 91       	pop	r16
 2b4:	ff 90       	pop	r15
 2b6:	ef 90       	pop	r14
 2b8:	08 95       	ret

000002ba <IR_init>:

void IR_init(void)
{
	// 16Mhz/128 = 125kHZ for ADC reference clock
	// Enable ADC, set ADC prescaler = 128
	ADCSRA |= (1 << ADPS2)|(1 << ADPS1)|(1 << ADPS0);
 2ba:	ea e7       	ldi	r30, 0x7A	; 122
 2bc:	f0 e0       	ldi	r31, 0x00	; 0
 2be:	80 81       	ld	r24, Z
 2c0:	87 60       	ori	r24, 0x07	; 7
 2c2:	80 83       	st	Z, r24
	
	// Set voltage reference to Avcc (5V), set left adjusted
	ADMUX |= (1 << REFS0)|(1 << ADLAR);
 2c4:	ac e7       	ldi	r26, 0x7C	; 124
 2c6:	b0 e0       	ldi	r27, 0x00	; 0
 2c8:	8c 91       	ld	r24, X
 2ca:	80 66       	ori	r24, 0x60	; 96
 2cc:	8c 93       	st	X, r24
	
	// Turn on ADC
	ADCSRA |= (1 << ADEN);
 2ce:	80 81       	ld	r24, Z
 2d0:	80 68       	ori	r24, 0x80	; 128
 2d2:	80 83       	st	Z, r24
 2d4:	08 95       	ret

000002d6 <IR_read>:
}

uint8_t IR_read(void)
{
	ADCSRA |= (1 << ADSC); // Start conversion
 2d6:	ea e7       	ldi	r30, 0x7A	; 122
 2d8:	f0 e0       	ldi	r31, 0x00	; 0
 2da:	80 81       	ld	r24, Z
 2dc:	80 64       	ori	r24, 0x40	; 64
 2de:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC)); // Wait until conversion is done
 2e0:	80 81       	ld	r24, Z
 2e2:	86 fd       	sbrc	r24, 6
 2e4:	fd cf       	rjmp	.-6      	; 0x2e0 <IR_read+0xa>
	return ADCH; // Return ADC value from high register
 2e6:	80 91 79 00 	lds	r24, 0x0079
}
 2ea:	08 95       	ret

000002ec <MCP_reset>:
	SPI_master_transmit(MCP_RX_STATUS);
	//SPI_master_transmit(0x00); // Unneccessary because of "repeat data out"?
	char status = SPDR;
	PORTB |= (1 << PB0);
	return status;
}
 2ec:	28 98       	cbi	0x05, 0	; 5
 2ee:	80 ec       	ldi	r24, 0xC0	; 192
 2f0:	ca d0       	rcall	.+404    	; 0x486 <SPI_master_transmit>
 2f2:	28 9a       	sbi	0x05, 0	; 5
 2f4:	08 95       	ret

000002f6 <MCP_read>:
 2f6:	cf 93       	push	r28
 2f8:	c8 2f       	mov	r28, r24
 2fa:	28 98       	cbi	0x05, 0	; 5
 2fc:	83 e0       	ldi	r24, 0x03	; 3
 2fe:	c3 d0       	rcall	.+390    	; 0x486 <SPI_master_transmit>
 300:	8c 2f       	mov	r24, r28
 302:	c1 d0       	rcall	.+386    	; 0x486 <SPI_master_transmit>
 304:	80 e0       	ldi	r24, 0x00	; 0
 306:	bf d0       	rcall	.+382    	; 0x486 <SPI_master_transmit>
 308:	8e b5       	in	r24, 0x2e	; 46
 30a:	28 9a       	sbi	0x05, 0	; 5
 30c:	cf 91       	pop	r28
 30e:	08 95       	ret

00000310 <MCP_read_status>:
 310:	28 98       	cbi	0x05, 0	; 5
 312:	80 ea       	ldi	r24, 0xA0	; 160
 314:	b8 d0       	rcall	.+368    	; 0x486 <SPI_master_transmit>
 316:	80 e0       	ldi	r24, 0x00	; 0
 318:	b6 d0       	rcall	.+364    	; 0x486 <SPI_master_transmit>
 31a:	8e b5       	in	r24, 0x2e	; 46
 31c:	28 9a       	sbi	0x05, 0	; 5
 31e:	08 95       	ret

00000320 <MCP_modify_bit>:
	MCP_modify_bit(MCP_CANCTRL, mask, mode);
}

/* Changes the value of the register bits specified by the mask */
void MCP_modify_bit(uint8_t addr, uint8_t mask, uint8_t data)
{
 320:	1f 93       	push	r17
 322:	cf 93       	push	r28
 324:	df 93       	push	r29
 326:	18 2f       	mov	r17, r24
 328:	d6 2f       	mov	r29, r22
 32a:	c4 2f       	mov	r28, r20
	PORTB &= ~(1 << PB0);
 32c:	28 98       	cbi	0x05, 0	; 5
	SPI_master_transmit(MCP_BITMOD);
 32e:	85 e0       	ldi	r24, 0x05	; 5
 330:	aa d0       	rcall	.+340    	; 0x486 <SPI_master_transmit>
	SPI_master_transmit(addr);
 332:	81 2f       	mov	r24, r17
 334:	a8 d0       	rcall	.+336    	; 0x486 <SPI_master_transmit>
	SPI_master_transmit(mask);
 336:	8d 2f       	mov	r24, r29
 338:	a6 d0       	rcall	.+332    	; 0x486 <SPI_master_transmit>
	SPI_master_transmit(data);
 33a:	8c 2f       	mov	r24, r28
 33c:	a4 d0       	rcall	.+328    	; 0x486 <SPI_master_transmit>
	PORTB |= (1 << PB0);
 33e:	28 9a       	sbi	0x05, 0	; 5
 340:	df 91       	pop	r29
 342:	cf 91       	pop	r28
 344:	1f 91       	pop	r17
 346:	08 95       	ret

00000348 <MCP_set_mode>:
			break;
		default:
			break;
	}
	
	MCP_modify_bit(MCP_CANCTRL, mask, mode);
 348:	48 2f       	mov	r20, r24
 34a:	60 ee       	ldi	r22, 0xE0	; 224
 34c:	8f e0       	ldi	r24, 0x0F	; 15
 34e:	e8 cf       	rjmp	.-48     	; 0x320 <MCP_modify_bit>
 350:	08 95       	ret

00000352 <MCP_init>:
#include "MCP2515.h"
#include "mcp.h"

void MCP_init(void)
{
	SPI_master_init();
 352:	94 d0       	rcall	.+296    	; 0x47c <SPI_master_init>
	MCP_reset();
 354:	cb df       	rcall	.-106    	; 0x2ec <MCP_reset>
	
	MCP_modify_bit(MCP_RXB0CTRL, 0b01100000, 0xFF); // Turns masks/filters off for RX0
 356:	4f ef       	ldi	r20, 0xFF	; 255
 358:	60 e6       	ldi	r22, 0x60	; 96
 35a:	80 e6       	ldi	r24, 0x60	; 96
 35c:	e1 df       	rcall	.-62     	; 0x320 <MCP_modify_bit>
	MCP_modify_bit(MCP_RXB1CTRL, 0b01100000, 0xFF); // Turns masks/filters off for RX1
 35e:	4f ef       	ldi	r20, 0xFF	; 255
 360:	60 e6       	ldi	r22, 0x60	; 96
 362:	80 e7       	ldi	r24, 0x70	; 112
 364:	dd df       	rcall	.-70     	; 0x320 <MCP_modify_bit>
	//MCP_set_mode(MODE_LOOPBACK); // Sets loopback operation mode for testing
	MCP_set_mode(MODE_NORMAL); // Sets normal operation mode
 366:	80 e0       	ldi	r24, 0x00	; 0
 368:	ef cf       	rjmp	.-34     	; 0x348 <MCP_set_mode>
 36a:	08 95       	ret

0000036c <MOTOR_init>:

#include "motor.h"

void MOTOR_init(void)
{
	TWI_Master_Initialise();
 36c:	91 c0       	rjmp	.+290    	; 0x490 <TWI_Master_Initialise>
 36e:	08 95       	ret

00000370 <main>:
#include "ir.h"
#include "motor.h"


int main(void)
{
 370:	cf 93       	push	r28
 372:	df 93       	push	r29
 374:	cd b7       	in	r28, 0x3d	; 61
 376:	de b7       	in	r29, 0x3e	; 62
 378:	2b 97       	sbiw	r28, 0x0b	; 11
 37a:	0f b6       	in	r0, 0x3f	; 63
 37c:	f8 94       	cli
 37e:	de bf       	out	0x3e, r29	; 62
 380:	0f be       	out	0x3f, r0	; 63
 382:	cd bf       	out	0x3d, r28	; 61
	sei(); // Enable global interrupts
 384:	78 94       	sei
	
	SERVO_init(); // initialize timer
 386:	51 d0       	rcall	.+162    	; 0x42a <SERVO_init>
	fdevopen(USART_transmit, USART_receive); // Sets printf to serial port
 388:	68 ee       	ldi	r22, 0xE8	; 232
 38a:	72 e0       	ldi	r23, 0x02	; 2
 38c:	80 ee       	ldi	r24, 0xE0	; 224
 38e:	92 e0       	ldi	r25, 0x02	; 2
 390:	5e d1       	rcall	.+700    	; 0x64e <fdevopen>
	USART_init(MYUBBR);
 392:	87 e6       	ldi	r24, 0x67	; 103
 394:	90 e0       	ldi	r25, 0x00	; 0
 396:	09 d1       	rcall	.+530    	; 0x5aa <USART_init>
	CAN_init();
 398:	16 df       	rcall	.-468    	; 0x1c6 <CAN_init>
	IR_init();
 39a:	8f df       	rcall	.-226    	; 0x2ba <IR_init>
	MOTOR_init();
 39c:	e7 df       	rcall	.-50     	; 0x36c <MOTOR_init>
	
	uint8_t status, msg_arrived;
	can_message_t received_message;
	uint8_t ir_test = IR_read();
 39e:	9b df       	rcall	.-202    	; 0x2d6 <IR_read>
	
	while(1) {

		ir_test = IR_read();
		printf("%d\n", ir_test);
 3a0:	0f 2e       	mov	r0, r31
 3a2:	f7 e0       	ldi	r31, 0x07	; 7
 3a4:	cf 2e       	mov	r12, r31
 3a6:	f2 e0       	ldi	r31, 0x02	; 2
 3a8:	df 2e       	mov	r13, r31
 3aa:	f0 2d       	mov	r31, r0
	can_message_t received_message;
	uint8_t ir_test = IR_read();
	
	while(1) {

		ir_test = IR_read();
 3ac:	94 df       	rcall	.-216    	; 0x2d6 <IR_read>
		printf("%d\n", ir_test);
 3ae:	1f 92       	push	r1
 3b0:	8f 93       	push	r24
 3b2:	df 92       	push	r13
 3b4:	cf 92       	push	r12
 3b6:	95 d1       	rcall	.+810    	; 0x6e2 <printf>

		status = MCP_read_status();
 3b8:	ab df       	rcall	.-170    	; 0x310 <MCP_read_status>
		//printf("Status: %02x\n", status);
		msg_arrived = (status & 1);
		if (msg_arrived) {
 3ba:	0f 90       	pop	r0
 3bc:	0f 90       	pop	r0
 3be:	0f 90       	pop	r0
 3c0:	0f 90       	pop	r0
 3c2:	80 ff       	sbrs	r24, 0
 3c4:	f3 cf       	rjmp	.-26     	; 0x3ac <main+0x3c>
			received_message = CAN_message_receive();
 3c6:	ce 01       	movw	r24, r28
 3c8:	01 96       	adiw	r24, 0x01	; 1
 3ca:	ff de       	rcall	.-514    	; 0x1ca <CAN_message_receive>
			CAN_message_handle(received_message);
 3cc:	e9 80       	ldd	r14, Y+1	; 0x01
 3ce:	fa 80       	ldd	r15, Y+2	; 0x02
 3d0:	0b 81       	ldd	r16, Y+3	; 0x03
 3d2:	1c 81       	ldd	r17, Y+4	; 0x04
 3d4:	2d 81       	ldd	r18, Y+5	; 0x05
 3d6:	3e 81       	ldd	r19, Y+6	; 0x06
 3d8:	4f 81       	ldd	r20, Y+7	; 0x07
 3da:	58 85       	ldd	r21, Y+8	; 0x08
 3dc:	69 85       	ldd	r22, Y+9	; 0x09
 3de:	7a 85       	ldd	r23, Y+10	; 0x0a
 3e0:	8b 85       	ldd	r24, Y+11	; 0x0b
 3e2:	49 df       	rcall	.-366    	; 0x276 <CAN_message_handle>
 3e4:	e3 cf       	rjmp	.-58     	; 0x3ac <main+0x3c>

000003e6 <timer3_init>:
}

void timer3_init(void)
{
	// Set up timer in Fast PWM mode 14
	TCCR3A |= (1 << COM1A1)|(1 << WGM11);
 3e6:	e0 e9       	ldi	r30, 0x90	; 144
 3e8:	f0 e0       	ldi	r31, 0x00	; 0
 3ea:	80 81       	ld	r24, Z
 3ec:	82 68       	ori	r24, 0x82	; 130
 3ee:	80 83       	st	Z, r24
	
	// Set up timer with prescaler = 64 and PWM fast mode 14
	TCCR3B |= (1 << WGM13)|(1 << WGM12)|(1 << CS11)|(1 << CS10);
 3f0:	e1 e9       	ldi	r30, 0x91	; 145
 3f2:	f0 e0       	ldi	r31, 0x00	; 0
 3f4:	80 81       	ld	r24, Z
 3f6:	8b 61       	ori	r24, 0x1B	; 27
 3f8:	80 83       	st	Z, r24
	
	// Set up timer with TOP value = 5000 (0x1388)
	ICR3 = 0x1388;
 3fa:	88 e8       	ldi	r24, 0x88	; 136
 3fc:	93 e1       	ldi	r25, 0x13	; 19
 3fe:	90 93 97 00 	sts	0x0097, r25
 402:	80 93 96 00 	sts	0x0096, r24
	
	// initialize counter
	TCNT3 = 0;
 406:	10 92 95 00 	sts	0x0095, r1
 40a:	10 92 94 00 	sts	0x0094, r1
	
	// initialize compare value (servo to middle, 0x0177)
	OCR3A = 0x0177; //middle
 40e:	87 e7       	ldi	r24, 0x77	; 119
 410:	91 e0       	ldi	r25, 0x01	; 1
 412:	90 93 99 00 	sts	0x0099, r25
 416:	80 93 98 00 	sts	0x0098, r24
	
	// Enable compare interrupt
	TIMSK3 |= (1 << OCIE1A);
 41a:	e1 e7       	ldi	r30, 0x71	; 113
 41c:	f0 e0       	ldi	r31, 0x00	; 0
 41e:	80 81       	ld	r24, Z
 420:	82 60       	ori	r24, 0x02	; 2
 422:	80 83       	st	Z, r24
	
	// Set PWM port as output
	DDRE = (1 << PE3);
 424:	88 e0       	ldi	r24, 0x08	; 8
 426:	8d b9       	out	0x0d, r24	; 13
 428:	08 95       	ret

0000042a <SERVO_init>:
#include <avr/interrupt.h>
#include "servo.h"

void SERVO_init(void)
{
	timer3_init();
 42a:	dd cf       	rjmp	.-70     	; 0x3e6 <timer3_init>
 42c:	08 95       	ret

0000042e <SERVO_write>:
{
	const uint32_t min = 225;
	const uint32_t max = 525;
	const uint32_t delta = max-min;
	uint32_t y = (uint32_t) pos.y;
	uint32_t ref = y * delta/255;
 42e:	29 2f       	mov	r18, r25
 430:	30 e0       	ldi	r19, 0x00	; 0
 432:	ac e2       	ldi	r26, 0x2C	; 44
 434:	b1 e0       	ldi	r27, 0x01	; 1
 436:	fc d0       	rcall	.+504    	; 0x630 <__umulhisi3>
 438:	2f ef       	ldi	r18, 0xFF	; 255
 43a:	30 e0       	ldi	r19, 0x00	; 0
 43c:	40 e0       	ldi	r20, 0x00	; 0
 43e:	50 e0       	ldi	r21, 0x00	; 0
 440:	cf d0       	rcall	.+414    	; 0x5e0 <__udivmodsi4>
	uint32_t new_pos = min + ref;
 442:	da 01       	movw	r26, r20
 444:	c9 01       	movw	r24, r18
 446:	8f 51       	subi	r24, 0x1F	; 31
 448:	9f 4f       	sbci	r25, 0xFF	; 255
 44a:	af 4f       	sbci	r26, 0xFF	; 255
 44c:	bf 4f       	sbci	r27, 0xFF	; 255
	
	// Update compare register
	//printf("new_pos: %d\n", new_pos);
	OCR3A = new_pos;
 44e:	90 93 99 00 	sts	0x0099, r25
 452:	80 93 98 00 	sts	0x0098, r24
 456:	08 95       	ret

00000458 <__vector_32>:
}

/* Interrupt handler for TIMER1 compare */
ISR(TIMER3_COMPA_vect) {
 458:	1f 92       	push	r1
 45a:	0f 92       	push	r0
 45c:	0f b6       	in	r0, 0x3f	; 63
 45e:	0f 92       	push	r0
 460:	11 24       	eor	r1, r1
 462:	8f 93       	push	r24
 464:	9f 93       	push	r25

	// pin toggle
	PORTE ^= (1 << PE3);
 466:	9e b1       	in	r25, 0x0e	; 14
 468:	88 e0       	ldi	r24, 0x08	; 8
 46a:	89 27       	eor	r24, r25
 46c:	8e b9       	out	0x0e, r24	; 14
 46e:	9f 91       	pop	r25
 470:	8f 91       	pop	r24
 472:	0f 90       	pop	r0
 474:	0f be       	out	0x3f, r0	; 63
 476:	0f 90       	pop	r0
 478:	1f 90       	pop	r1
 47a:	18 95       	reti

0000047c <SPI_master_init>:
#include <avr/delay.h>

void SPI_master_init(void)
{
	/* Set ~SS, MOSI and SCK output, all others input */
	DDRB = (1 << PB0)|(1 << PB2)|(1 << PB1); // Setting ~SS necessary?
 47c:	87 e0       	ldi	r24, 0x07	; 7
 47e:	84 b9       	out	0x04, r24	; 4
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1 << SPE)|(1 << MSTR)|(1 << SPR0);
 480:	81 e5       	ldi	r24, 0x51	; 81
 482:	8c bd       	out	0x2c, r24	; 44
 484:	08 95       	ret

00000486 <SPI_master_transmit>:
}

void SPI_master_transmit(uint8_t cData)
{
	/* Start transmission */
	SPDR = cData;
 486:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission to complete */
	while (!(SPSR & (1 << SPIF))) {
 488:	0d b4       	in	r0, 0x2d	; 45
 48a:	07 fe       	sbrs	r0, 7
 48c:	fd cf       	rjmp	.-6      	; 0x488 <SPI_master_transmit+0x2>
		;
	}
}
 48e:	08 95       	ret

00000490 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 490:	8c e0       	ldi	r24, 0x0C	; 12
 492:	80 93 b8 00 	sts	0x00B8, r24
 496:	8f ef       	ldi	r24, 0xFF	; 255
 498:	80 93 bb 00 	sts	0x00BB, r24
 49c:	84 e0       	ldi	r24, 0x04	; 4
 49e:	80 93 bc 00 	sts	0x00BC, r24
 4a2:	08 95       	ret

000004a4 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
#pragma vector=TWI_vect
ISR(TWI_vect)
{
 4a4:	1f 92       	push	r1
 4a6:	0f 92       	push	r0
 4a8:	0f b6       	in	r0, 0x3f	; 63
 4aa:	0f 92       	push	r0
 4ac:	11 24       	eor	r1, r1
 4ae:	0b b6       	in	r0, 0x3b	; 59
 4b0:	0f 92       	push	r0
 4b2:	2f 93       	push	r18
 4b4:	3f 93       	push	r19
 4b6:	8f 93       	push	r24
 4b8:	9f 93       	push	r25
 4ba:	af 93       	push	r26
 4bc:	bf 93       	push	r27
 4be:	ef 93       	push	r30
 4c0:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 4c2:	80 91 b9 00 	lds	r24, 0x00B9
 4c6:	90 e0       	ldi	r25, 0x00	; 0
 4c8:	fc 01       	movw	r30, r24
 4ca:	38 97       	sbiw	r30, 0x08	; 8
 4cc:	e1 35       	cpi	r30, 0x51	; 81
 4ce:	f1 05       	cpc	r31, r1
 4d0:	08 f0       	brcs	.+2      	; 0x4d4 <__vector_39+0x30>
 4d2:	55 c0       	rjmp	.+170    	; 0x57e <__vector_39+0xda>
 4d4:	ee 58       	subi	r30, 0x8E	; 142
 4d6:	ff 4f       	sbci	r31, 0xFF	; 255
 4d8:	a5 c0       	rjmp	.+330    	; 0x624 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 4da:	10 92 0c 02 	sts	0x020C, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 4de:	e0 91 0c 02 	lds	r30, 0x020C
 4e2:	80 91 0e 02 	lds	r24, 0x020E
 4e6:	e8 17       	cp	r30, r24
 4e8:	70 f4       	brcc	.+28     	; 0x506 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 4ea:	81 e0       	ldi	r24, 0x01	; 1
 4ec:	8e 0f       	add	r24, r30
 4ee:	80 93 0c 02 	sts	0x020C, r24
 4f2:	f0 e0       	ldi	r31, 0x00	; 0
 4f4:	e1 5f       	subi	r30, 0xF1	; 241
 4f6:	fd 4f       	sbci	r31, 0xFD	; 253
 4f8:	80 81       	ld	r24, Z
 4fa:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4fe:	85 e8       	ldi	r24, 0x85	; 133
 500:	80 93 bc 00 	sts	0x00BC, r24
 504:	43 c0       	rjmp	.+134    	; 0x58c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 506:	80 91 0d 02 	lds	r24, 0x020D
 50a:	81 60       	ori	r24, 0x01	; 1
 50c:	80 93 0d 02 	sts	0x020D, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 510:	84 e9       	ldi	r24, 0x94	; 148
 512:	80 93 bc 00 	sts	0x00BC, r24
 516:	3a c0       	rjmp	.+116    	; 0x58c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 518:	e0 91 0c 02 	lds	r30, 0x020C
 51c:	81 e0       	ldi	r24, 0x01	; 1
 51e:	8e 0f       	add	r24, r30
 520:	80 93 0c 02 	sts	0x020C, r24
 524:	80 91 bb 00 	lds	r24, 0x00BB
 528:	f0 e0       	ldi	r31, 0x00	; 0
 52a:	e1 5f       	subi	r30, 0xF1	; 241
 52c:	fd 4f       	sbci	r31, 0xFD	; 253
 52e:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 530:	20 91 0c 02 	lds	r18, 0x020C
 534:	30 e0       	ldi	r19, 0x00	; 0
 536:	80 91 0e 02 	lds	r24, 0x020E
 53a:	90 e0       	ldi	r25, 0x00	; 0
 53c:	01 97       	sbiw	r24, 0x01	; 1
 53e:	28 17       	cp	r18, r24
 540:	39 07       	cpc	r19, r25
 542:	24 f4       	brge	.+8      	; 0x54c <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 544:	85 ec       	ldi	r24, 0xC5	; 197
 546:	80 93 bc 00 	sts	0x00BC, r24
 54a:	20 c0       	rjmp	.+64     	; 0x58c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 54c:	85 e8       	ldi	r24, 0x85	; 133
 54e:	80 93 bc 00 	sts	0x00BC, r24
 552:	1c c0       	rjmp	.+56     	; 0x58c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 554:	80 91 bb 00 	lds	r24, 0x00BB
 558:	e0 91 0c 02 	lds	r30, 0x020C
 55c:	f0 e0       	ldi	r31, 0x00	; 0
 55e:	e1 5f       	subi	r30, 0xF1	; 241
 560:	fd 4f       	sbci	r31, 0xFD	; 253
 562:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 564:	80 91 0d 02 	lds	r24, 0x020D
 568:	81 60       	ori	r24, 0x01	; 1
 56a:	80 93 0d 02 	sts	0x020D, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 56e:	84 e9       	ldi	r24, 0x94	; 148
 570:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 574:	0b c0       	rjmp	.+22     	; 0x58c <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 576:	85 ea       	ldi	r24, 0xA5	; 165
 578:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 57c:	07 c0       	rjmp	.+14     	; 0x58c <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 57e:	80 91 b9 00 	lds	r24, 0x00B9
 582:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 586:	84 e0       	ldi	r24, 0x04	; 4
 588:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 58c:	ff 91       	pop	r31
 58e:	ef 91       	pop	r30
 590:	bf 91       	pop	r27
 592:	af 91       	pop	r26
 594:	9f 91       	pop	r25
 596:	8f 91       	pop	r24
 598:	3f 91       	pop	r19
 59a:	2f 91       	pop	r18
 59c:	0f 90       	pop	r0
 59e:	0b be       	out	0x3b, r0	; 59
 5a0:	0f 90       	pop	r0
 5a2:	0f be       	out	0x3f, r0	; 63
 5a4:	0f 90       	pop	r0
 5a6:	1f 90       	pop	r1
 5a8:	18 95       	reti

000005aa <USART_init>:
#include <avr/io.h>

void USART_init(unsigned int ubrr)
{
	/* Set baud rate*/
	UBRR0H = (unsigned char)(ubrr >> 8 );
 5aa:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 5ae:	80 93 c4 00 	sts	0x00C4, r24
	/*Enable receiver and transmitter*/
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
 5b2:	88 e1       	ldi	r24, 0x18	; 24
 5b4:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << USBS0)|(3 << UCSZ10);
 5b8:	8e e0       	ldi	r24, 0x0E	; 14
 5ba:	80 93 c2 00 	sts	0x00C2, r24
 5be:	08 95       	ret

000005c0 <USART_transmit>:
}

void USART_transmit(unsigned char data)
{
	/* Wait for empty transmit buffer */
	while (!( UCSR0A & (1 << UDRE0)))
 5c0:	e0 ec       	ldi	r30, 0xC0	; 192
 5c2:	f0 e0       	ldi	r31, 0x00	; 0
 5c4:	90 81       	ld	r25, Z
 5c6:	95 ff       	sbrs	r25, 5
 5c8:	fd cf       	rjmp	.-6      	; 0x5c4 <USART_transmit+0x4>
		;
	/* Put data into buffer, sends the data */
	UDR0 = data;
 5ca:	80 93 c6 00 	sts	0x00C6, r24
 5ce:	08 95       	ret

000005d0 <USART_receive>:
}

unsigned char USART_receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & ( 1 << RXC0)) )
 5d0:	e0 ec       	ldi	r30, 0xC0	; 192
 5d2:	f0 e0       	ldi	r31, 0x00	; 0
 5d4:	80 81       	ld	r24, Z
 5d6:	88 23       	and	r24, r24
 5d8:	ec f7       	brge	.-6      	; 0x5d4 <USART_receive+0x4>
		;
	/* Get and return received data from buffer */
	return UDR0;
 5da:	80 91 c6 00 	lds	r24, 0x00C6
}
 5de:	08 95       	ret

000005e0 <__udivmodsi4>:
 5e0:	a1 e2       	ldi	r26, 0x21	; 33
 5e2:	1a 2e       	mov	r1, r26
 5e4:	aa 1b       	sub	r26, r26
 5e6:	bb 1b       	sub	r27, r27
 5e8:	fd 01       	movw	r30, r26
 5ea:	0d c0       	rjmp	.+26     	; 0x606 <__udivmodsi4_ep>

000005ec <__udivmodsi4_loop>:
 5ec:	aa 1f       	adc	r26, r26
 5ee:	bb 1f       	adc	r27, r27
 5f0:	ee 1f       	adc	r30, r30
 5f2:	ff 1f       	adc	r31, r31
 5f4:	a2 17       	cp	r26, r18
 5f6:	b3 07       	cpc	r27, r19
 5f8:	e4 07       	cpc	r30, r20
 5fa:	f5 07       	cpc	r31, r21
 5fc:	20 f0       	brcs	.+8      	; 0x606 <__udivmodsi4_ep>
 5fe:	a2 1b       	sub	r26, r18
 600:	b3 0b       	sbc	r27, r19
 602:	e4 0b       	sbc	r30, r20
 604:	f5 0b       	sbc	r31, r21

00000606 <__udivmodsi4_ep>:
 606:	66 1f       	adc	r22, r22
 608:	77 1f       	adc	r23, r23
 60a:	88 1f       	adc	r24, r24
 60c:	99 1f       	adc	r25, r25
 60e:	1a 94       	dec	r1
 610:	69 f7       	brne	.-38     	; 0x5ec <__udivmodsi4_loop>
 612:	60 95       	com	r22
 614:	70 95       	com	r23
 616:	80 95       	com	r24
 618:	90 95       	com	r25
 61a:	9b 01       	movw	r18, r22
 61c:	ac 01       	movw	r20, r24
 61e:	bd 01       	movw	r22, r26
 620:	cf 01       	movw	r24, r30
 622:	08 95       	ret

00000624 <__tablejump2__>:
 624:	ee 0f       	add	r30, r30
 626:	ff 1f       	adc	r31, r31

00000628 <__tablejump__>:
 628:	05 90       	lpm	r0, Z+
 62a:	f4 91       	lpm	r31, Z
 62c:	e0 2d       	mov	r30, r0
 62e:	19 94       	eijmp

00000630 <__umulhisi3>:
 630:	a2 9f       	mul	r26, r18
 632:	b0 01       	movw	r22, r0
 634:	b3 9f       	mul	r27, r19
 636:	c0 01       	movw	r24, r0
 638:	a3 9f       	mul	r26, r19
 63a:	70 0d       	add	r23, r0
 63c:	81 1d       	adc	r24, r1
 63e:	11 24       	eor	r1, r1
 640:	91 1d       	adc	r25, r1
 642:	b2 9f       	mul	r27, r18
 644:	70 0d       	add	r23, r0
 646:	81 1d       	adc	r24, r1
 648:	11 24       	eor	r1, r1
 64a:	91 1d       	adc	r25, r1
 64c:	08 95       	ret

0000064e <fdevopen>:
 64e:	0f 93       	push	r16
 650:	1f 93       	push	r17
 652:	cf 93       	push	r28
 654:	df 93       	push	r29
 656:	ec 01       	movw	r28, r24
 658:	8b 01       	movw	r16, r22
 65a:	00 97       	sbiw	r24, 0x00	; 0
 65c:	31 f4       	brne	.+12     	; 0x66a <fdevopen+0x1c>
 65e:	61 15       	cp	r22, r1
 660:	71 05       	cpc	r23, r1
 662:	19 f4       	brne	.+6      	; 0x66a <fdevopen+0x1c>
 664:	80 e0       	ldi	r24, 0x00	; 0
 666:	90 e0       	ldi	r25, 0x00	; 0
 668:	37 c0       	rjmp	.+110    	; 0x6d8 <fdevopen+0x8a>
 66a:	6e e0       	ldi	r22, 0x0E	; 14
 66c:	70 e0       	ldi	r23, 0x00	; 0
 66e:	81 e0       	ldi	r24, 0x01	; 1
 670:	90 e0       	ldi	r25, 0x00	; 0
 672:	36 d2       	rcall	.+1132   	; 0xae0 <calloc>
 674:	fc 01       	movw	r30, r24
 676:	00 97       	sbiw	r24, 0x00	; 0
 678:	a9 f3       	breq	.-22     	; 0x664 <fdevopen+0x16>
 67a:	80 e8       	ldi	r24, 0x80	; 128
 67c:	83 83       	std	Z+3, r24	; 0x03
 67e:	01 15       	cp	r16, r1
 680:	11 05       	cpc	r17, r1
 682:	71 f0       	breq	.+28     	; 0x6a0 <fdevopen+0x52>
 684:	13 87       	std	Z+11, r17	; 0x0b
 686:	02 87       	std	Z+10, r16	; 0x0a
 688:	81 e8       	ldi	r24, 0x81	; 129
 68a:	83 83       	std	Z+3, r24	; 0x03
 68c:	80 91 13 02 	lds	r24, 0x0213
 690:	90 91 14 02 	lds	r25, 0x0214
 694:	89 2b       	or	r24, r25
 696:	21 f4       	brne	.+8      	; 0x6a0 <fdevopen+0x52>
 698:	f0 93 14 02 	sts	0x0214, r31
 69c:	e0 93 13 02 	sts	0x0213, r30
 6a0:	20 97       	sbiw	r28, 0x00	; 0
 6a2:	c9 f0       	breq	.+50     	; 0x6d6 <fdevopen+0x88>
 6a4:	d1 87       	std	Z+9, r29	; 0x09
 6a6:	c0 87       	std	Z+8, r28	; 0x08
 6a8:	83 81       	ldd	r24, Z+3	; 0x03
 6aa:	82 60       	ori	r24, 0x02	; 2
 6ac:	83 83       	std	Z+3, r24	; 0x03
 6ae:	80 91 15 02 	lds	r24, 0x0215
 6b2:	90 91 16 02 	lds	r25, 0x0216
 6b6:	89 2b       	or	r24, r25
 6b8:	71 f4       	brne	.+28     	; 0x6d6 <fdevopen+0x88>
 6ba:	f0 93 16 02 	sts	0x0216, r31
 6be:	e0 93 15 02 	sts	0x0215, r30
 6c2:	80 91 17 02 	lds	r24, 0x0217
 6c6:	90 91 18 02 	lds	r25, 0x0218
 6ca:	89 2b       	or	r24, r25
 6cc:	21 f4       	brne	.+8      	; 0x6d6 <fdevopen+0x88>
 6ce:	f0 93 18 02 	sts	0x0218, r31
 6d2:	e0 93 17 02 	sts	0x0217, r30
 6d6:	cf 01       	movw	r24, r30
 6d8:	df 91       	pop	r29
 6da:	cf 91       	pop	r28
 6dc:	1f 91       	pop	r17
 6de:	0f 91       	pop	r16
 6e0:	08 95       	ret

000006e2 <printf>:
 6e2:	cf 93       	push	r28
 6e4:	df 93       	push	r29
 6e6:	cd b7       	in	r28, 0x3d	; 61
 6e8:	de b7       	in	r29, 0x3e	; 62
 6ea:	fe 01       	movw	r30, r28
 6ec:	36 96       	adiw	r30, 0x06	; 6
 6ee:	61 91       	ld	r22, Z+
 6f0:	71 91       	ld	r23, Z+
 6f2:	af 01       	movw	r20, r30
 6f4:	80 91 15 02 	lds	r24, 0x0215
 6f8:	90 91 16 02 	lds	r25, 0x0216
 6fc:	03 d0       	rcall	.+6      	; 0x704 <vfprintf>
 6fe:	df 91       	pop	r29
 700:	cf 91       	pop	r28
 702:	08 95       	ret

00000704 <vfprintf>:
 704:	2f 92       	push	r2
 706:	3f 92       	push	r3
 708:	4f 92       	push	r4
 70a:	5f 92       	push	r5
 70c:	6f 92       	push	r6
 70e:	7f 92       	push	r7
 710:	8f 92       	push	r8
 712:	9f 92       	push	r9
 714:	af 92       	push	r10
 716:	bf 92       	push	r11
 718:	cf 92       	push	r12
 71a:	df 92       	push	r13
 71c:	ef 92       	push	r14
 71e:	ff 92       	push	r15
 720:	0f 93       	push	r16
 722:	1f 93       	push	r17
 724:	cf 93       	push	r28
 726:	df 93       	push	r29
 728:	cd b7       	in	r28, 0x3d	; 61
 72a:	de b7       	in	r29, 0x3e	; 62
 72c:	2c 97       	sbiw	r28, 0x0c	; 12
 72e:	0f b6       	in	r0, 0x3f	; 63
 730:	f8 94       	cli
 732:	de bf       	out	0x3e, r29	; 62
 734:	0f be       	out	0x3f, r0	; 63
 736:	cd bf       	out	0x3d, r28	; 61
 738:	7c 01       	movw	r14, r24
 73a:	6b 01       	movw	r12, r22
 73c:	8a 01       	movw	r16, r20
 73e:	fc 01       	movw	r30, r24
 740:	17 82       	std	Z+7, r1	; 0x07
 742:	16 82       	std	Z+6, r1	; 0x06
 744:	83 81       	ldd	r24, Z+3	; 0x03
 746:	81 ff       	sbrs	r24, 1
 748:	b0 c1       	rjmp	.+864    	; 0xaaa <vfprintf+0x3a6>
 74a:	ce 01       	movw	r24, r28
 74c:	01 96       	adiw	r24, 0x01	; 1
 74e:	4c 01       	movw	r8, r24
 750:	f7 01       	movw	r30, r14
 752:	93 81       	ldd	r25, Z+3	; 0x03
 754:	f6 01       	movw	r30, r12
 756:	93 fd       	sbrc	r25, 3
 758:	85 91       	lpm	r24, Z+
 75a:	93 ff       	sbrs	r25, 3
 75c:	81 91       	ld	r24, Z+
 75e:	6f 01       	movw	r12, r30
 760:	88 23       	and	r24, r24
 762:	09 f4       	brne	.+2      	; 0x766 <vfprintf+0x62>
 764:	9e c1       	rjmp	.+828    	; 0xaa2 <vfprintf+0x39e>
 766:	85 32       	cpi	r24, 0x25	; 37
 768:	39 f4       	brne	.+14     	; 0x778 <vfprintf+0x74>
 76a:	93 fd       	sbrc	r25, 3
 76c:	85 91       	lpm	r24, Z+
 76e:	93 ff       	sbrs	r25, 3
 770:	81 91       	ld	r24, Z+
 772:	6f 01       	movw	r12, r30
 774:	85 32       	cpi	r24, 0x25	; 37
 776:	21 f4       	brne	.+8      	; 0x780 <vfprintf+0x7c>
 778:	b7 01       	movw	r22, r14
 77a:	90 e0       	ldi	r25, 0x00	; 0
 77c:	0f d3       	rcall	.+1566   	; 0xd9c <fputc>
 77e:	e8 cf       	rjmp	.-48     	; 0x750 <vfprintf+0x4c>
 780:	51 2c       	mov	r5, r1
 782:	31 2c       	mov	r3, r1
 784:	20 e0       	ldi	r18, 0x00	; 0
 786:	20 32       	cpi	r18, 0x20	; 32
 788:	a0 f4       	brcc	.+40     	; 0x7b2 <vfprintf+0xae>
 78a:	8b 32       	cpi	r24, 0x2B	; 43
 78c:	69 f0       	breq	.+26     	; 0x7a8 <vfprintf+0xa4>
 78e:	30 f4       	brcc	.+12     	; 0x79c <vfprintf+0x98>
 790:	80 32       	cpi	r24, 0x20	; 32
 792:	59 f0       	breq	.+22     	; 0x7aa <vfprintf+0xa6>
 794:	83 32       	cpi	r24, 0x23	; 35
 796:	69 f4       	brne	.+26     	; 0x7b2 <vfprintf+0xae>
 798:	20 61       	ori	r18, 0x10	; 16
 79a:	2c c0       	rjmp	.+88     	; 0x7f4 <vfprintf+0xf0>
 79c:	8d 32       	cpi	r24, 0x2D	; 45
 79e:	39 f0       	breq	.+14     	; 0x7ae <vfprintf+0xaa>
 7a0:	80 33       	cpi	r24, 0x30	; 48
 7a2:	39 f4       	brne	.+14     	; 0x7b2 <vfprintf+0xae>
 7a4:	21 60       	ori	r18, 0x01	; 1
 7a6:	26 c0       	rjmp	.+76     	; 0x7f4 <vfprintf+0xf0>
 7a8:	22 60       	ori	r18, 0x02	; 2
 7aa:	24 60       	ori	r18, 0x04	; 4
 7ac:	23 c0       	rjmp	.+70     	; 0x7f4 <vfprintf+0xf0>
 7ae:	28 60       	ori	r18, 0x08	; 8
 7b0:	21 c0       	rjmp	.+66     	; 0x7f4 <vfprintf+0xf0>
 7b2:	27 fd       	sbrc	r18, 7
 7b4:	27 c0       	rjmp	.+78     	; 0x804 <vfprintf+0x100>
 7b6:	30 ed       	ldi	r19, 0xD0	; 208
 7b8:	38 0f       	add	r19, r24
 7ba:	3a 30       	cpi	r19, 0x0A	; 10
 7bc:	78 f4       	brcc	.+30     	; 0x7dc <vfprintf+0xd8>
 7be:	26 ff       	sbrs	r18, 6
 7c0:	06 c0       	rjmp	.+12     	; 0x7ce <vfprintf+0xca>
 7c2:	fa e0       	ldi	r31, 0x0A	; 10
 7c4:	5f 9e       	mul	r5, r31
 7c6:	30 0d       	add	r19, r0
 7c8:	11 24       	eor	r1, r1
 7ca:	53 2e       	mov	r5, r19
 7cc:	13 c0       	rjmp	.+38     	; 0x7f4 <vfprintf+0xf0>
 7ce:	8a e0       	ldi	r24, 0x0A	; 10
 7d0:	38 9e       	mul	r3, r24
 7d2:	30 0d       	add	r19, r0
 7d4:	11 24       	eor	r1, r1
 7d6:	33 2e       	mov	r3, r19
 7d8:	20 62       	ori	r18, 0x20	; 32
 7da:	0c c0       	rjmp	.+24     	; 0x7f4 <vfprintf+0xf0>
 7dc:	8e 32       	cpi	r24, 0x2E	; 46
 7de:	21 f4       	brne	.+8      	; 0x7e8 <vfprintf+0xe4>
 7e0:	26 fd       	sbrc	r18, 6
 7e2:	5f c1       	rjmp	.+702    	; 0xaa2 <vfprintf+0x39e>
 7e4:	20 64       	ori	r18, 0x40	; 64
 7e6:	06 c0       	rjmp	.+12     	; 0x7f4 <vfprintf+0xf0>
 7e8:	8c 36       	cpi	r24, 0x6C	; 108
 7ea:	11 f4       	brne	.+4      	; 0x7f0 <vfprintf+0xec>
 7ec:	20 68       	ori	r18, 0x80	; 128
 7ee:	02 c0       	rjmp	.+4      	; 0x7f4 <vfprintf+0xf0>
 7f0:	88 36       	cpi	r24, 0x68	; 104
 7f2:	41 f4       	brne	.+16     	; 0x804 <vfprintf+0x100>
 7f4:	f6 01       	movw	r30, r12
 7f6:	93 fd       	sbrc	r25, 3
 7f8:	85 91       	lpm	r24, Z+
 7fa:	93 ff       	sbrs	r25, 3
 7fc:	81 91       	ld	r24, Z+
 7fe:	6f 01       	movw	r12, r30
 800:	81 11       	cpse	r24, r1
 802:	c1 cf       	rjmp	.-126    	; 0x786 <vfprintf+0x82>
 804:	98 2f       	mov	r25, r24
 806:	9f 7d       	andi	r25, 0xDF	; 223
 808:	95 54       	subi	r25, 0x45	; 69
 80a:	93 30       	cpi	r25, 0x03	; 3
 80c:	28 f4       	brcc	.+10     	; 0x818 <vfprintf+0x114>
 80e:	0c 5f       	subi	r16, 0xFC	; 252
 810:	1f 4f       	sbci	r17, 0xFF	; 255
 812:	ff e3       	ldi	r31, 0x3F	; 63
 814:	f9 83       	std	Y+1, r31	; 0x01
 816:	0d c0       	rjmp	.+26     	; 0x832 <vfprintf+0x12e>
 818:	83 36       	cpi	r24, 0x63	; 99
 81a:	31 f0       	breq	.+12     	; 0x828 <vfprintf+0x124>
 81c:	83 37       	cpi	r24, 0x73	; 115
 81e:	71 f0       	breq	.+28     	; 0x83c <vfprintf+0x138>
 820:	83 35       	cpi	r24, 0x53	; 83
 822:	09 f0       	breq	.+2      	; 0x826 <vfprintf+0x122>
 824:	57 c0       	rjmp	.+174    	; 0x8d4 <vfprintf+0x1d0>
 826:	21 c0       	rjmp	.+66     	; 0x86a <vfprintf+0x166>
 828:	f8 01       	movw	r30, r16
 82a:	80 81       	ld	r24, Z
 82c:	89 83       	std	Y+1, r24	; 0x01
 82e:	0e 5f       	subi	r16, 0xFE	; 254
 830:	1f 4f       	sbci	r17, 0xFF	; 255
 832:	44 24       	eor	r4, r4
 834:	43 94       	inc	r4
 836:	51 2c       	mov	r5, r1
 838:	54 01       	movw	r10, r8
 83a:	14 c0       	rjmp	.+40     	; 0x864 <vfprintf+0x160>
 83c:	38 01       	movw	r6, r16
 83e:	f2 e0       	ldi	r31, 0x02	; 2
 840:	6f 0e       	add	r6, r31
 842:	71 1c       	adc	r7, r1
 844:	f8 01       	movw	r30, r16
 846:	a0 80       	ld	r10, Z
 848:	b1 80       	ldd	r11, Z+1	; 0x01
 84a:	26 ff       	sbrs	r18, 6
 84c:	03 c0       	rjmp	.+6      	; 0x854 <vfprintf+0x150>
 84e:	65 2d       	mov	r22, r5
 850:	70 e0       	ldi	r23, 0x00	; 0
 852:	02 c0       	rjmp	.+4      	; 0x858 <vfprintf+0x154>
 854:	6f ef       	ldi	r22, 0xFF	; 255
 856:	7f ef       	ldi	r23, 0xFF	; 255
 858:	c5 01       	movw	r24, r10
 85a:	2c 87       	std	Y+12, r18	; 0x0c
 85c:	94 d2       	rcall	.+1320   	; 0xd86 <strnlen>
 85e:	2c 01       	movw	r4, r24
 860:	83 01       	movw	r16, r6
 862:	2c 85       	ldd	r18, Y+12	; 0x0c
 864:	2f 77       	andi	r18, 0x7F	; 127
 866:	22 2e       	mov	r2, r18
 868:	16 c0       	rjmp	.+44     	; 0x896 <vfprintf+0x192>
 86a:	38 01       	movw	r6, r16
 86c:	f2 e0       	ldi	r31, 0x02	; 2
 86e:	6f 0e       	add	r6, r31
 870:	71 1c       	adc	r7, r1
 872:	f8 01       	movw	r30, r16
 874:	a0 80       	ld	r10, Z
 876:	b1 80       	ldd	r11, Z+1	; 0x01
 878:	26 ff       	sbrs	r18, 6
 87a:	03 c0       	rjmp	.+6      	; 0x882 <vfprintf+0x17e>
 87c:	65 2d       	mov	r22, r5
 87e:	70 e0       	ldi	r23, 0x00	; 0
 880:	02 c0       	rjmp	.+4      	; 0x886 <vfprintf+0x182>
 882:	6f ef       	ldi	r22, 0xFF	; 255
 884:	7f ef       	ldi	r23, 0xFF	; 255
 886:	c5 01       	movw	r24, r10
 888:	2c 87       	std	Y+12, r18	; 0x0c
 88a:	6b d2       	rcall	.+1238   	; 0xd62 <strnlen_P>
 88c:	2c 01       	movw	r4, r24
 88e:	2c 85       	ldd	r18, Y+12	; 0x0c
 890:	20 68       	ori	r18, 0x80	; 128
 892:	22 2e       	mov	r2, r18
 894:	83 01       	movw	r16, r6
 896:	23 fc       	sbrc	r2, 3
 898:	19 c0       	rjmp	.+50     	; 0x8cc <vfprintf+0x1c8>
 89a:	83 2d       	mov	r24, r3
 89c:	90 e0       	ldi	r25, 0x00	; 0
 89e:	48 16       	cp	r4, r24
 8a0:	59 06       	cpc	r5, r25
 8a2:	a0 f4       	brcc	.+40     	; 0x8cc <vfprintf+0x1c8>
 8a4:	b7 01       	movw	r22, r14
 8a6:	80 e2       	ldi	r24, 0x20	; 32
 8a8:	90 e0       	ldi	r25, 0x00	; 0
 8aa:	78 d2       	rcall	.+1264   	; 0xd9c <fputc>
 8ac:	3a 94       	dec	r3
 8ae:	f5 cf       	rjmp	.-22     	; 0x89a <vfprintf+0x196>
 8b0:	f5 01       	movw	r30, r10
 8b2:	27 fc       	sbrc	r2, 7
 8b4:	85 91       	lpm	r24, Z+
 8b6:	27 fe       	sbrs	r2, 7
 8b8:	81 91       	ld	r24, Z+
 8ba:	5f 01       	movw	r10, r30
 8bc:	b7 01       	movw	r22, r14
 8be:	90 e0       	ldi	r25, 0x00	; 0
 8c0:	6d d2       	rcall	.+1242   	; 0xd9c <fputc>
 8c2:	31 10       	cpse	r3, r1
 8c4:	3a 94       	dec	r3
 8c6:	f1 e0       	ldi	r31, 0x01	; 1
 8c8:	4f 1a       	sub	r4, r31
 8ca:	51 08       	sbc	r5, r1
 8cc:	41 14       	cp	r4, r1
 8ce:	51 04       	cpc	r5, r1
 8d0:	79 f7       	brne	.-34     	; 0x8b0 <vfprintf+0x1ac>
 8d2:	de c0       	rjmp	.+444    	; 0xa90 <vfprintf+0x38c>
 8d4:	84 36       	cpi	r24, 0x64	; 100
 8d6:	11 f0       	breq	.+4      	; 0x8dc <vfprintf+0x1d8>
 8d8:	89 36       	cpi	r24, 0x69	; 105
 8da:	31 f5       	brne	.+76     	; 0x928 <vfprintf+0x224>
 8dc:	f8 01       	movw	r30, r16
 8de:	27 ff       	sbrs	r18, 7
 8e0:	07 c0       	rjmp	.+14     	; 0x8f0 <vfprintf+0x1ec>
 8e2:	60 81       	ld	r22, Z
 8e4:	71 81       	ldd	r23, Z+1	; 0x01
 8e6:	82 81       	ldd	r24, Z+2	; 0x02
 8e8:	93 81       	ldd	r25, Z+3	; 0x03
 8ea:	0c 5f       	subi	r16, 0xFC	; 252
 8ec:	1f 4f       	sbci	r17, 0xFF	; 255
 8ee:	08 c0       	rjmp	.+16     	; 0x900 <vfprintf+0x1fc>
 8f0:	60 81       	ld	r22, Z
 8f2:	71 81       	ldd	r23, Z+1	; 0x01
 8f4:	88 27       	eor	r24, r24
 8f6:	77 fd       	sbrc	r23, 7
 8f8:	80 95       	com	r24
 8fa:	98 2f       	mov	r25, r24
 8fc:	0e 5f       	subi	r16, 0xFE	; 254
 8fe:	1f 4f       	sbci	r17, 0xFF	; 255
 900:	2f 76       	andi	r18, 0x6F	; 111
 902:	b2 2e       	mov	r11, r18
 904:	97 ff       	sbrs	r25, 7
 906:	09 c0       	rjmp	.+18     	; 0x91a <vfprintf+0x216>
 908:	90 95       	com	r25
 90a:	80 95       	com	r24
 90c:	70 95       	com	r23
 90e:	61 95       	neg	r22
 910:	7f 4f       	sbci	r23, 0xFF	; 255
 912:	8f 4f       	sbci	r24, 0xFF	; 255
 914:	9f 4f       	sbci	r25, 0xFF	; 255
 916:	20 68       	ori	r18, 0x80	; 128
 918:	b2 2e       	mov	r11, r18
 91a:	2a e0       	ldi	r18, 0x0A	; 10
 91c:	30 e0       	ldi	r19, 0x00	; 0
 91e:	a4 01       	movw	r20, r8
 920:	6f d2       	rcall	.+1246   	; 0xe00 <__ultoa_invert>
 922:	a8 2e       	mov	r10, r24
 924:	a8 18       	sub	r10, r8
 926:	43 c0       	rjmp	.+134    	; 0x9ae <vfprintf+0x2aa>
 928:	85 37       	cpi	r24, 0x75	; 117
 92a:	29 f4       	brne	.+10     	; 0x936 <vfprintf+0x232>
 92c:	2f 7e       	andi	r18, 0xEF	; 239
 92e:	b2 2e       	mov	r11, r18
 930:	2a e0       	ldi	r18, 0x0A	; 10
 932:	30 e0       	ldi	r19, 0x00	; 0
 934:	25 c0       	rjmp	.+74     	; 0x980 <vfprintf+0x27c>
 936:	f2 2f       	mov	r31, r18
 938:	f9 7f       	andi	r31, 0xF9	; 249
 93a:	bf 2e       	mov	r11, r31
 93c:	8f 36       	cpi	r24, 0x6F	; 111
 93e:	c1 f0       	breq	.+48     	; 0x970 <vfprintf+0x26c>
 940:	18 f4       	brcc	.+6      	; 0x948 <vfprintf+0x244>
 942:	88 35       	cpi	r24, 0x58	; 88
 944:	79 f0       	breq	.+30     	; 0x964 <vfprintf+0x260>
 946:	ad c0       	rjmp	.+346    	; 0xaa2 <vfprintf+0x39e>
 948:	80 37       	cpi	r24, 0x70	; 112
 94a:	19 f0       	breq	.+6      	; 0x952 <vfprintf+0x24e>
 94c:	88 37       	cpi	r24, 0x78	; 120
 94e:	21 f0       	breq	.+8      	; 0x958 <vfprintf+0x254>
 950:	a8 c0       	rjmp	.+336    	; 0xaa2 <vfprintf+0x39e>
 952:	2f 2f       	mov	r18, r31
 954:	20 61       	ori	r18, 0x10	; 16
 956:	b2 2e       	mov	r11, r18
 958:	b4 fe       	sbrs	r11, 4
 95a:	0d c0       	rjmp	.+26     	; 0x976 <vfprintf+0x272>
 95c:	8b 2d       	mov	r24, r11
 95e:	84 60       	ori	r24, 0x04	; 4
 960:	b8 2e       	mov	r11, r24
 962:	09 c0       	rjmp	.+18     	; 0x976 <vfprintf+0x272>
 964:	24 ff       	sbrs	r18, 4
 966:	0a c0       	rjmp	.+20     	; 0x97c <vfprintf+0x278>
 968:	9f 2f       	mov	r25, r31
 96a:	96 60       	ori	r25, 0x06	; 6
 96c:	b9 2e       	mov	r11, r25
 96e:	06 c0       	rjmp	.+12     	; 0x97c <vfprintf+0x278>
 970:	28 e0       	ldi	r18, 0x08	; 8
 972:	30 e0       	ldi	r19, 0x00	; 0
 974:	05 c0       	rjmp	.+10     	; 0x980 <vfprintf+0x27c>
 976:	20 e1       	ldi	r18, 0x10	; 16
 978:	30 e0       	ldi	r19, 0x00	; 0
 97a:	02 c0       	rjmp	.+4      	; 0x980 <vfprintf+0x27c>
 97c:	20 e1       	ldi	r18, 0x10	; 16
 97e:	32 e0       	ldi	r19, 0x02	; 2
 980:	f8 01       	movw	r30, r16
 982:	b7 fe       	sbrs	r11, 7
 984:	07 c0       	rjmp	.+14     	; 0x994 <vfprintf+0x290>
 986:	60 81       	ld	r22, Z
 988:	71 81       	ldd	r23, Z+1	; 0x01
 98a:	82 81       	ldd	r24, Z+2	; 0x02
 98c:	93 81       	ldd	r25, Z+3	; 0x03
 98e:	0c 5f       	subi	r16, 0xFC	; 252
 990:	1f 4f       	sbci	r17, 0xFF	; 255
 992:	06 c0       	rjmp	.+12     	; 0x9a0 <vfprintf+0x29c>
 994:	60 81       	ld	r22, Z
 996:	71 81       	ldd	r23, Z+1	; 0x01
 998:	80 e0       	ldi	r24, 0x00	; 0
 99a:	90 e0       	ldi	r25, 0x00	; 0
 99c:	0e 5f       	subi	r16, 0xFE	; 254
 99e:	1f 4f       	sbci	r17, 0xFF	; 255
 9a0:	a4 01       	movw	r20, r8
 9a2:	2e d2       	rcall	.+1116   	; 0xe00 <__ultoa_invert>
 9a4:	a8 2e       	mov	r10, r24
 9a6:	a8 18       	sub	r10, r8
 9a8:	fb 2d       	mov	r31, r11
 9aa:	ff 77       	andi	r31, 0x7F	; 127
 9ac:	bf 2e       	mov	r11, r31
 9ae:	b6 fe       	sbrs	r11, 6
 9b0:	0b c0       	rjmp	.+22     	; 0x9c8 <vfprintf+0x2c4>
 9b2:	2b 2d       	mov	r18, r11
 9b4:	2e 7f       	andi	r18, 0xFE	; 254
 9b6:	a5 14       	cp	r10, r5
 9b8:	50 f4       	brcc	.+20     	; 0x9ce <vfprintf+0x2ca>
 9ba:	b4 fe       	sbrs	r11, 4
 9bc:	0a c0       	rjmp	.+20     	; 0x9d2 <vfprintf+0x2ce>
 9be:	b2 fc       	sbrc	r11, 2
 9c0:	08 c0       	rjmp	.+16     	; 0x9d2 <vfprintf+0x2ce>
 9c2:	2b 2d       	mov	r18, r11
 9c4:	2e 7e       	andi	r18, 0xEE	; 238
 9c6:	05 c0       	rjmp	.+10     	; 0x9d2 <vfprintf+0x2ce>
 9c8:	7a 2c       	mov	r7, r10
 9ca:	2b 2d       	mov	r18, r11
 9cc:	03 c0       	rjmp	.+6      	; 0x9d4 <vfprintf+0x2d0>
 9ce:	7a 2c       	mov	r7, r10
 9d0:	01 c0       	rjmp	.+2      	; 0x9d4 <vfprintf+0x2d0>
 9d2:	75 2c       	mov	r7, r5
 9d4:	24 ff       	sbrs	r18, 4
 9d6:	0d c0       	rjmp	.+26     	; 0x9f2 <vfprintf+0x2ee>
 9d8:	fe 01       	movw	r30, r28
 9da:	ea 0d       	add	r30, r10
 9dc:	f1 1d       	adc	r31, r1
 9de:	80 81       	ld	r24, Z
 9e0:	80 33       	cpi	r24, 0x30	; 48
 9e2:	11 f4       	brne	.+4      	; 0x9e8 <vfprintf+0x2e4>
 9e4:	29 7e       	andi	r18, 0xE9	; 233
 9e6:	09 c0       	rjmp	.+18     	; 0x9fa <vfprintf+0x2f6>
 9e8:	22 ff       	sbrs	r18, 2
 9ea:	06 c0       	rjmp	.+12     	; 0x9f8 <vfprintf+0x2f4>
 9ec:	73 94       	inc	r7
 9ee:	73 94       	inc	r7
 9f0:	04 c0       	rjmp	.+8      	; 0x9fa <vfprintf+0x2f6>
 9f2:	82 2f       	mov	r24, r18
 9f4:	86 78       	andi	r24, 0x86	; 134
 9f6:	09 f0       	breq	.+2      	; 0x9fa <vfprintf+0x2f6>
 9f8:	73 94       	inc	r7
 9fa:	23 fd       	sbrc	r18, 3
 9fc:	12 c0       	rjmp	.+36     	; 0xa22 <vfprintf+0x31e>
 9fe:	20 ff       	sbrs	r18, 0
 a00:	06 c0       	rjmp	.+12     	; 0xa0e <vfprintf+0x30a>
 a02:	5a 2c       	mov	r5, r10
 a04:	73 14       	cp	r7, r3
 a06:	18 f4       	brcc	.+6      	; 0xa0e <vfprintf+0x30a>
 a08:	53 0c       	add	r5, r3
 a0a:	57 18       	sub	r5, r7
 a0c:	73 2c       	mov	r7, r3
 a0e:	73 14       	cp	r7, r3
 a10:	60 f4       	brcc	.+24     	; 0xa2a <vfprintf+0x326>
 a12:	b7 01       	movw	r22, r14
 a14:	80 e2       	ldi	r24, 0x20	; 32
 a16:	90 e0       	ldi	r25, 0x00	; 0
 a18:	2c 87       	std	Y+12, r18	; 0x0c
 a1a:	c0 d1       	rcall	.+896    	; 0xd9c <fputc>
 a1c:	73 94       	inc	r7
 a1e:	2c 85       	ldd	r18, Y+12	; 0x0c
 a20:	f6 cf       	rjmp	.-20     	; 0xa0e <vfprintf+0x30a>
 a22:	73 14       	cp	r7, r3
 a24:	10 f4       	brcc	.+4      	; 0xa2a <vfprintf+0x326>
 a26:	37 18       	sub	r3, r7
 a28:	01 c0       	rjmp	.+2      	; 0xa2c <vfprintf+0x328>
 a2a:	31 2c       	mov	r3, r1
 a2c:	24 ff       	sbrs	r18, 4
 a2e:	11 c0       	rjmp	.+34     	; 0xa52 <vfprintf+0x34e>
 a30:	b7 01       	movw	r22, r14
 a32:	80 e3       	ldi	r24, 0x30	; 48
 a34:	90 e0       	ldi	r25, 0x00	; 0
 a36:	2c 87       	std	Y+12, r18	; 0x0c
 a38:	b1 d1       	rcall	.+866    	; 0xd9c <fputc>
 a3a:	2c 85       	ldd	r18, Y+12	; 0x0c
 a3c:	22 ff       	sbrs	r18, 2
 a3e:	16 c0       	rjmp	.+44     	; 0xa6c <vfprintf+0x368>
 a40:	21 ff       	sbrs	r18, 1
 a42:	03 c0       	rjmp	.+6      	; 0xa4a <vfprintf+0x346>
 a44:	88 e5       	ldi	r24, 0x58	; 88
 a46:	90 e0       	ldi	r25, 0x00	; 0
 a48:	02 c0       	rjmp	.+4      	; 0xa4e <vfprintf+0x34a>
 a4a:	88 e7       	ldi	r24, 0x78	; 120
 a4c:	90 e0       	ldi	r25, 0x00	; 0
 a4e:	b7 01       	movw	r22, r14
 a50:	0c c0       	rjmp	.+24     	; 0xa6a <vfprintf+0x366>
 a52:	82 2f       	mov	r24, r18
 a54:	86 78       	andi	r24, 0x86	; 134
 a56:	51 f0       	breq	.+20     	; 0xa6c <vfprintf+0x368>
 a58:	21 fd       	sbrc	r18, 1
 a5a:	02 c0       	rjmp	.+4      	; 0xa60 <vfprintf+0x35c>
 a5c:	80 e2       	ldi	r24, 0x20	; 32
 a5e:	01 c0       	rjmp	.+2      	; 0xa62 <vfprintf+0x35e>
 a60:	8b e2       	ldi	r24, 0x2B	; 43
 a62:	27 fd       	sbrc	r18, 7
 a64:	8d e2       	ldi	r24, 0x2D	; 45
 a66:	b7 01       	movw	r22, r14
 a68:	90 e0       	ldi	r25, 0x00	; 0
 a6a:	98 d1       	rcall	.+816    	; 0xd9c <fputc>
 a6c:	a5 14       	cp	r10, r5
 a6e:	30 f4       	brcc	.+12     	; 0xa7c <vfprintf+0x378>
 a70:	b7 01       	movw	r22, r14
 a72:	80 e3       	ldi	r24, 0x30	; 48
 a74:	90 e0       	ldi	r25, 0x00	; 0
 a76:	92 d1       	rcall	.+804    	; 0xd9c <fputc>
 a78:	5a 94       	dec	r5
 a7a:	f8 cf       	rjmp	.-16     	; 0xa6c <vfprintf+0x368>
 a7c:	aa 94       	dec	r10
 a7e:	f4 01       	movw	r30, r8
 a80:	ea 0d       	add	r30, r10
 a82:	f1 1d       	adc	r31, r1
 a84:	80 81       	ld	r24, Z
 a86:	b7 01       	movw	r22, r14
 a88:	90 e0       	ldi	r25, 0x00	; 0
 a8a:	88 d1       	rcall	.+784    	; 0xd9c <fputc>
 a8c:	a1 10       	cpse	r10, r1
 a8e:	f6 cf       	rjmp	.-20     	; 0xa7c <vfprintf+0x378>
 a90:	33 20       	and	r3, r3
 a92:	09 f4       	brne	.+2      	; 0xa96 <vfprintf+0x392>
 a94:	5d ce       	rjmp	.-838    	; 0x750 <vfprintf+0x4c>
 a96:	b7 01       	movw	r22, r14
 a98:	80 e2       	ldi	r24, 0x20	; 32
 a9a:	90 e0       	ldi	r25, 0x00	; 0
 a9c:	7f d1       	rcall	.+766    	; 0xd9c <fputc>
 a9e:	3a 94       	dec	r3
 aa0:	f7 cf       	rjmp	.-18     	; 0xa90 <vfprintf+0x38c>
 aa2:	f7 01       	movw	r30, r14
 aa4:	86 81       	ldd	r24, Z+6	; 0x06
 aa6:	97 81       	ldd	r25, Z+7	; 0x07
 aa8:	02 c0       	rjmp	.+4      	; 0xaae <vfprintf+0x3aa>
 aaa:	8f ef       	ldi	r24, 0xFF	; 255
 aac:	9f ef       	ldi	r25, 0xFF	; 255
 aae:	2c 96       	adiw	r28, 0x0c	; 12
 ab0:	0f b6       	in	r0, 0x3f	; 63
 ab2:	f8 94       	cli
 ab4:	de bf       	out	0x3e, r29	; 62
 ab6:	0f be       	out	0x3f, r0	; 63
 ab8:	cd bf       	out	0x3d, r28	; 61
 aba:	df 91       	pop	r29
 abc:	cf 91       	pop	r28
 abe:	1f 91       	pop	r17
 ac0:	0f 91       	pop	r16
 ac2:	ff 90       	pop	r15
 ac4:	ef 90       	pop	r14
 ac6:	df 90       	pop	r13
 ac8:	cf 90       	pop	r12
 aca:	bf 90       	pop	r11
 acc:	af 90       	pop	r10
 ace:	9f 90       	pop	r9
 ad0:	8f 90       	pop	r8
 ad2:	7f 90       	pop	r7
 ad4:	6f 90       	pop	r6
 ad6:	5f 90       	pop	r5
 ad8:	4f 90       	pop	r4
 ada:	3f 90       	pop	r3
 adc:	2f 90       	pop	r2
 ade:	08 95       	ret

00000ae0 <calloc>:
 ae0:	0f 93       	push	r16
 ae2:	1f 93       	push	r17
 ae4:	cf 93       	push	r28
 ae6:	df 93       	push	r29
 ae8:	86 9f       	mul	r24, r22
 aea:	80 01       	movw	r16, r0
 aec:	87 9f       	mul	r24, r23
 aee:	10 0d       	add	r17, r0
 af0:	96 9f       	mul	r25, r22
 af2:	10 0d       	add	r17, r0
 af4:	11 24       	eor	r1, r1
 af6:	c8 01       	movw	r24, r16
 af8:	0d d0       	rcall	.+26     	; 0xb14 <malloc>
 afa:	ec 01       	movw	r28, r24
 afc:	00 97       	sbiw	r24, 0x00	; 0
 afe:	21 f0       	breq	.+8      	; 0xb08 <calloc+0x28>
 b00:	a8 01       	movw	r20, r16
 b02:	60 e0       	ldi	r22, 0x00	; 0
 b04:	70 e0       	ldi	r23, 0x00	; 0
 b06:	38 d1       	rcall	.+624    	; 0xd78 <memset>
 b08:	ce 01       	movw	r24, r28
 b0a:	df 91       	pop	r29
 b0c:	cf 91       	pop	r28
 b0e:	1f 91       	pop	r17
 b10:	0f 91       	pop	r16
 b12:	08 95       	ret

00000b14 <malloc>:
 b14:	cf 93       	push	r28
 b16:	df 93       	push	r29
 b18:	82 30       	cpi	r24, 0x02	; 2
 b1a:	91 05       	cpc	r25, r1
 b1c:	10 f4       	brcc	.+4      	; 0xb22 <malloc+0xe>
 b1e:	82 e0       	ldi	r24, 0x02	; 2
 b20:	90 e0       	ldi	r25, 0x00	; 0
 b22:	e0 91 1b 02 	lds	r30, 0x021B
 b26:	f0 91 1c 02 	lds	r31, 0x021C
 b2a:	20 e0       	ldi	r18, 0x00	; 0
 b2c:	30 e0       	ldi	r19, 0x00	; 0
 b2e:	a0 e0       	ldi	r26, 0x00	; 0
 b30:	b0 e0       	ldi	r27, 0x00	; 0
 b32:	30 97       	sbiw	r30, 0x00	; 0
 b34:	39 f1       	breq	.+78     	; 0xb84 <malloc+0x70>
 b36:	40 81       	ld	r20, Z
 b38:	51 81       	ldd	r21, Z+1	; 0x01
 b3a:	48 17       	cp	r20, r24
 b3c:	59 07       	cpc	r21, r25
 b3e:	b8 f0       	brcs	.+46     	; 0xb6e <malloc+0x5a>
 b40:	48 17       	cp	r20, r24
 b42:	59 07       	cpc	r21, r25
 b44:	71 f4       	brne	.+28     	; 0xb62 <malloc+0x4e>
 b46:	82 81       	ldd	r24, Z+2	; 0x02
 b48:	93 81       	ldd	r25, Z+3	; 0x03
 b4a:	10 97       	sbiw	r26, 0x00	; 0
 b4c:	29 f0       	breq	.+10     	; 0xb58 <malloc+0x44>
 b4e:	13 96       	adiw	r26, 0x03	; 3
 b50:	9c 93       	st	X, r25
 b52:	8e 93       	st	-X, r24
 b54:	12 97       	sbiw	r26, 0x02	; 2
 b56:	2c c0       	rjmp	.+88     	; 0xbb0 <malloc+0x9c>
 b58:	90 93 1c 02 	sts	0x021C, r25
 b5c:	80 93 1b 02 	sts	0x021B, r24
 b60:	27 c0       	rjmp	.+78     	; 0xbb0 <malloc+0x9c>
 b62:	21 15       	cp	r18, r1
 b64:	31 05       	cpc	r19, r1
 b66:	31 f0       	breq	.+12     	; 0xb74 <malloc+0x60>
 b68:	42 17       	cp	r20, r18
 b6a:	53 07       	cpc	r21, r19
 b6c:	18 f0       	brcs	.+6      	; 0xb74 <malloc+0x60>
 b6e:	a9 01       	movw	r20, r18
 b70:	db 01       	movw	r26, r22
 b72:	01 c0       	rjmp	.+2      	; 0xb76 <malloc+0x62>
 b74:	ef 01       	movw	r28, r30
 b76:	9a 01       	movw	r18, r20
 b78:	bd 01       	movw	r22, r26
 b7a:	df 01       	movw	r26, r30
 b7c:	02 80       	ldd	r0, Z+2	; 0x02
 b7e:	f3 81       	ldd	r31, Z+3	; 0x03
 b80:	e0 2d       	mov	r30, r0
 b82:	d7 cf       	rjmp	.-82     	; 0xb32 <malloc+0x1e>
 b84:	21 15       	cp	r18, r1
 b86:	31 05       	cpc	r19, r1
 b88:	f9 f0       	breq	.+62     	; 0xbc8 <malloc+0xb4>
 b8a:	28 1b       	sub	r18, r24
 b8c:	39 0b       	sbc	r19, r25
 b8e:	24 30       	cpi	r18, 0x04	; 4
 b90:	31 05       	cpc	r19, r1
 b92:	80 f4       	brcc	.+32     	; 0xbb4 <malloc+0xa0>
 b94:	8a 81       	ldd	r24, Y+2	; 0x02
 b96:	9b 81       	ldd	r25, Y+3	; 0x03
 b98:	61 15       	cp	r22, r1
 b9a:	71 05       	cpc	r23, r1
 b9c:	21 f0       	breq	.+8      	; 0xba6 <malloc+0x92>
 b9e:	fb 01       	movw	r30, r22
 ba0:	93 83       	std	Z+3, r25	; 0x03
 ba2:	82 83       	std	Z+2, r24	; 0x02
 ba4:	04 c0       	rjmp	.+8      	; 0xbae <malloc+0x9a>
 ba6:	90 93 1c 02 	sts	0x021C, r25
 baa:	80 93 1b 02 	sts	0x021B, r24
 bae:	fe 01       	movw	r30, r28
 bb0:	32 96       	adiw	r30, 0x02	; 2
 bb2:	44 c0       	rjmp	.+136    	; 0xc3c <malloc+0x128>
 bb4:	fe 01       	movw	r30, r28
 bb6:	e2 0f       	add	r30, r18
 bb8:	f3 1f       	adc	r31, r19
 bba:	81 93       	st	Z+, r24
 bbc:	91 93       	st	Z+, r25
 bbe:	22 50       	subi	r18, 0x02	; 2
 bc0:	31 09       	sbc	r19, r1
 bc2:	39 83       	std	Y+1, r19	; 0x01
 bc4:	28 83       	st	Y, r18
 bc6:	3a c0       	rjmp	.+116    	; 0xc3c <malloc+0x128>
 bc8:	20 91 19 02 	lds	r18, 0x0219
 bcc:	30 91 1a 02 	lds	r19, 0x021A
 bd0:	23 2b       	or	r18, r19
 bd2:	41 f4       	brne	.+16     	; 0xbe4 <malloc+0xd0>
 bd4:	20 91 02 02 	lds	r18, 0x0202
 bd8:	30 91 03 02 	lds	r19, 0x0203
 bdc:	30 93 1a 02 	sts	0x021A, r19
 be0:	20 93 19 02 	sts	0x0219, r18
 be4:	20 91 00 02 	lds	r18, 0x0200
 be8:	30 91 01 02 	lds	r19, 0x0201
 bec:	21 15       	cp	r18, r1
 bee:	31 05       	cpc	r19, r1
 bf0:	41 f4       	brne	.+16     	; 0xc02 <malloc+0xee>
 bf2:	2d b7       	in	r18, 0x3d	; 61
 bf4:	3e b7       	in	r19, 0x3e	; 62
 bf6:	40 91 04 02 	lds	r20, 0x0204
 bfa:	50 91 05 02 	lds	r21, 0x0205
 bfe:	24 1b       	sub	r18, r20
 c00:	35 0b       	sbc	r19, r21
 c02:	e0 91 19 02 	lds	r30, 0x0219
 c06:	f0 91 1a 02 	lds	r31, 0x021A
 c0a:	e2 17       	cp	r30, r18
 c0c:	f3 07       	cpc	r31, r19
 c0e:	a0 f4       	brcc	.+40     	; 0xc38 <malloc+0x124>
 c10:	2e 1b       	sub	r18, r30
 c12:	3f 0b       	sbc	r19, r31
 c14:	28 17       	cp	r18, r24
 c16:	39 07       	cpc	r19, r25
 c18:	78 f0       	brcs	.+30     	; 0xc38 <malloc+0x124>
 c1a:	ac 01       	movw	r20, r24
 c1c:	4e 5f       	subi	r20, 0xFE	; 254
 c1e:	5f 4f       	sbci	r21, 0xFF	; 255
 c20:	24 17       	cp	r18, r20
 c22:	35 07       	cpc	r19, r21
 c24:	48 f0       	brcs	.+18     	; 0xc38 <malloc+0x124>
 c26:	4e 0f       	add	r20, r30
 c28:	5f 1f       	adc	r21, r31
 c2a:	50 93 1a 02 	sts	0x021A, r21
 c2e:	40 93 19 02 	sts	0x0219, r20
 c32:	81 93       	st	Z+, r24
 c34:	91 93       	st	Z+, r25
 c36:	02 c0       	rjmp	.+4      	; 0xc3c <malloc+0x128>
 c38:	e0 e0       	ldi	r30, 0x00	; 0
 c3a:	f0 e0       	ldi	r31, 0x00	; 0
 c3c:	cf 01       	movw	r24, r30
 c3e:	df 91       	pop	r29
 c40:	cf 91       	pop	r28
 c42:	08 95       	ret

00000c44 <free>:
 c44:	cf 93       	push	r28
 c46:	df 93       	push	r29
 c48:	00 97       	sbiw	r24, 0x00	; 0
 c4a:	09 f4       	brne	.+2      	; 0xc4e <free+0xa>
 c4c:	87 c0       	rjmp	.+270    	; 0xd5c <free+0x118>
 c4e:	fc 01       	movw	r30, r24
 c50:	32 97       	sbiw	r30, 0x02	; 2
 c52:	13 82       	std	Z+3, r1	; 0x03
 c54:	12 82       	std	Z+2, r1	; 0x02
 c56:	c0 91 1b 02 	lds	r28, 0x021B
 c5a:	d0 91 1c 02 	lds	r29, 0x021C
 c5e:	20 97       	sbiw	r28, 0x00	; 0
 c60:	81 f4       	brne	.+32     	; 0xc82 <free+0x3e>
 c62:	20 81       	ld	r18, Z
 c64:	31 81       	ldd	r19, Z+1	; 0x01
 c66:	28 0f       	add	r18, r24
 c68:	39 1f       	adc	r19, r25
 c6a:	80 91 19 02 	lds	r24, 0x0219
 c6e:	90 91 1a 02 	lds	r25, 0x021A
 c72:	82 17       	cp	r24, r18
 c74:	93 07       	cpc	r25, r19
 c76:	79 f5       	brne	.+94     	; 0xcd6 <free+0x92>
 c78:	f0 93 1a 02 	sts	0x021A, r31
 c7c:	e0 93 19 02 	sts	0x0219, r30
 c80:	6d c0       	rjmp	.+218    	; 0xd5c <free+0x118>
 c82:	de 01       	movw	r26, r28
 c84:	20 e0       	ldi	r18, 0x00	; 0
 c86:	30 e0       	ldi	r19, 0x00	; 0
 c88:	ae 17       	cp	r26, r30
 c8a:	bf 07       	cpc	r27, r31
 c8c:	50 f4       	brcc	.+20     	; 0xca2 <free+0x5e>
 c8e:	12 96       	adiw	r26, 0x02	; 2
 c90:	4d 91       	ld	r20, X+
 c92:	5c 91       	ld	r21, X
 c94:	13 97       	sbiw	r26, 0x03	; 3
 c96:	9d 01       	movw	r18, r26
 c98:	41 15       	cp	r20, r1
 c9a:	51 05       	cpc	r21, r1
 c9c:	09 f1       	breq	.+66     	; 0xce0 <free+0x9c>
 c9e:	da 01       	movw	r26, r20
 ca0:	f3 cf       	rjmp	.-26     	; 0xc88 <free+0x44>
 ca2:	b3 83       	std	Z+3, r27	; 0x03
 ca4:	a2 83       	std	Z+2, r26	; 0x02
 ca6:	40 81       	ld	r20, Z
 ca8:	51 81       	ldd	r21, Z+1	; 0x01
 caa:	84 0f       	add	r24, r20
 cac:	95 1f       	adc	r25, r21
 cae:	8a 17       	cp	r24, r26
 cb0:	9b 07       	cpc	r25, r27
 cb2:	71 f4       	brne	.+28     	; 0xcd0 <free+0x8c>
 cb4:	8d 91       	ld	r24, X+
 cb6:	9c 91       	ld	r25, X
 cb8:	11 97       	sbiw	r26, 0x01	; 1
 cba:	84 0f       	add	r24, r20
 cbc:	95 1f       	adc	r25, r21
 cbe:	02 96       	adiw	r24, 0x02	; 2
 cc0:	91 83       	std	Z+1, r25	; 0x01
 cc2:	80 83       	st	Z, r24
 cc4:	12 96       	adiw	r26, 0x02	; 2
 cc6:	8d 91       	ld	r24, X+
 cc8:	9c 91       	ld	r25, X
 cca:	13 97       	sbiw	r26, 0x03	; 3
 ccc:	93 83       	std	Z+3, r25	; 0x03
 cce:	82 83       	std	Z+2, r24	; 0x02
 cd0:	21 15       	cp	r18, r1
 cd2:	31 05       	cpc	r19, r1
 cd4:	29 f4       	brne	.+10     	; 0xce0 <free+0x9c>
 cd6:	f0 93 1c 02 	sts	0x021C, r31
 cda:	e0 93 1b 02 	sts	0x021B, r30
 cde:	3e c0       	rjmp	.+124    	; 0xd5c <free+0x118>
 ce0:	d9 01       	movw	r26, r18
 ce2:	13 96       	adiw	r26, 0x03	; 3
 ce4:	fc 93       	st	X, r31
 ce6:	ee 93       	st	-X, r30
 ce8:	12 97       	sbiw	r26, 0x02	; 2
 cea:	4d 91       	ld	r20, X+
 cec:	5d 91       	ld	r21, X+
 cee:	a4 0f       	add	r26, r20
 cf0:	b5 1f       	adc	r27, r21
 cf2:	ea 17       	cp	r30, r26
 cf4:	fb 07       	cpc	r31, r27
 cf6:	79 f4       	brne	.+30     	; 0xd16 <free+0xd2>
 cf8:	80 81       	ld	r24, Z
 cfa:	91 81       	ldd	r25, Z+1	; 0x01
 cfc:	84 0f       	add	r24, r20
 cfe:	95 1f       	adc	r25, r21
 d00:	02 96       	adiw	r24, 0x02	; 2
 d02:	d9 01       	movw	r26, r18
 d04:	11 96       	adiw	r26, 0x01	; 1
 d06:	9c 93       	st	X, r25
 d08:	8e 93       	st	-X, r24
 d0a:	82 81       	ldd	r24, Z+2	; 0x02
 d0c:	93 81       	ldd	r25, Z+3	; 0x03
 d0e:	13 96       	adiw	r26, 0x03	; 3
 d10:	9c 93       	st	X, r25
 d12:	8e 93       	st	-X, r24
 d14:	12 97       	sbiw	r26, 0x02	; 2
 d16:	e0 e0       	ldi	r30, 0x00	; 0
 d18:	f0 e0       	ldi	r31, 0x00	; 0
 d1a:	8a 81       	ldd	r24, Y+2	; 0x02
 d1c:	9b 81       	ldd	r25, Y+3	; 0x03
 d1e:	00 97       	sbiw	r24, 0x00	; 0
 d20:	19 f0       	breq	.+6      	; 0xd28 <free+0xe4>
 d22:	fe 01       	movw	r30, r28
 d24:	ec 01       	movw	r28, r24
 d26:	f9 cf       	rjmp	.-14     	; 0xd1a <free+0xd6>
 d28:	ce 01       	movw	r24, r28
 d2a:	02 96       	adiw	r24, 0x02	; 2
 d2c:	28 81       	ld	r18, Y
 d2e:	39 81       	ldd	r19, Y+1	; 0x01
 d30:	82 0f       	add	r24, r18
 d32:	93 1f       	adc	r25, r19
 d34:	20 91 19 02 	lds	r18, 0x0219
 d38:	30 91 1a 02 	lds	r19, 0x021A
 d3c:	28 17       	cp	r18, r24
 d3e:	39 07       	cpc	r19, r25
 d40:	69 f4       	brne	.+26     	; 0xd5c <free+0x118>
 d42:	30 97       	sbiw	r30, 0x00	; 0
 d44:	29 f4       	brne	.+10     	; 0xd50 <free+0x10c>
 d46:	10 92 1c 02 	sts	0x021C, r1
 d4a:	10 92 1b 02 	sts	0x021B, r1
 d4e:	02 c0       	rjmp	.+4      	; 0xd54 <free+0x110>
 d50:	13 82       	std	Z+3, r1	; 0x03
 d52:	12 82       	std	Z+2, r1	; 0x02
 d54:	d0 93 1a 02 	sts	0x021A, r29
 d58:	c0 93 19 02 	sts	0x0219, r28
 d5c:	df 91       	pop	r29
 d5e:	cf 91       	pop	r28
 d60:	08 95       	ret

00000d62 <strnlen_P>:
 d62:	fc 01       	movw	r30, r24
 d64:	05 90       	lpm	r0, Z+
 d66:	61 50       	subi	r22, 0x01	; 1
 d68:	70 40       	sbci	r23, 0x00	; 0
 d6a:	01 10       	cpse	r0, r1
 d6c:	d8 f7       	brcc	.-10     	; 0xd64 <strnlen_P+0x2>
 d6e:	80 95       	com	r24
 d70:	90 95       	com	r25
 d72:	8e 0f       	add	r24, r30
 d74:	9f 1f       	adc	r25, r31
 d76:	08 95       	ret

00000d78 <memset>:
 d78:	dc 01       	movw	r26, r24
 d7a:	01 c0       	rjmp	.+2      	; 0xd7e <memset+0x6>
 d7c:	6d 93       	st	X+, r22
 d7e:	41 50       	subi	r20, 0x01	; 1
 d80:	50 40       	sbci	r21, 0x00	; 0
 d82:	e0 f7       	brcc	.-8      	; 0xd7c <memset+0x4>
 d84:	08 95       	ret

00000d86 <strnlen>:
 d86:	fc 01       	movw	r30, r24
 d88:	61 50       	subi	r22, 0x01	; 1
 d8a:	70 40       	sbci	r23, 0x00	; 0
 d8c:	01 90       	ld	r0, Z+
 d8e:	01 10       	cpse	r0, r1
 d90:	d8 f7       	brcc	.-10     	; 0xd88 <strnlen+0x2>
 d92:	80 95       	com	r24
 d94:	90 95       	com	r25
 d96:	8e 0f       	add	r24, r30
 d98:	9f 1f       	adc	r25, r31
 d9a:	08 95       	ret

00000d9c <fputc>:
 d9c:	0f 93       	push	r16
 d9e:	1f 93       	push	r17
 da0:	cf 93       	push	r28
 da2:	df 93       	push	r29
 da4:	18 2f       	mov	r17, r24
 da6:	09 2f       	mov	r16, r25
 da8:	eb 01       	movw	r28, r22
 daa:	8b 81       	ldd	r24, Y+3	; 0x03
 dac:	81 fd       	sbrc	r24, 1
 dae:	03 c0       	rjmp	.+6      	; 0xdb6 <fputc+0x1a>
 db0:	8f ef       	ldi	r24, 0xFF	; 255
 db2:	9f ef       	ldi	r25, 0xFF	; 255
 db4:	20 c0       	rjmp	.+64     	; 0xdf6 <fputc+0x5a>
 db6:	82 ff       	sbrs	r24, 2
 db8:	10 c0       	rjmp	.+32     	; 0xdda <fputc+0x3e>
 dba:	4e 81       	ldd	r20, Y+6	; 0x06
 dbc:	5f 81       	ldd	r21, Y+7	; 0x07
 dbe:	2c 81       	ldd	r18, Y+4	; 0x04
 dc0:	3d 81       	ldd	r19, Y+5	; 0x05
 dc2:	42 17       	cp	r20, r18
 dc4:	53 07       	cpc	r21, r19
 dc6:	7c f4       	brge	.+30     	; 0xde6 <fputc+0x4a>
 dc8:	e8 81       	ld	r30, Y
 dca:	f9 81       	ldd	r31, Y+1	; 0x01
 dcc:	9f 01       	movw	r18, r30
 dce:	2f 5f       	subi	r18, 0xFF	; 255
 dd0:	3f 4f       	sbci	r19, 0xFF	; 255
 dd2:	39 83       	std	Y+1, r19	; 0x01
 dd4:	28 83       	st	Y, r18
 dd6:	10 83       	st	Z, r17
 dd8:	06 c0       	rjmp	.+12     	; 0xde6 <fputc+0x4a>
 dda:	e8 85       	ldd	r30, Y+8	; 0x08
 ddc:	f9 85       	ldd	r31, Y+9	; 0x09
 dde:	81 2f       	mov	r24, r17
 de0:	19 95       	eicall
 de2:	89 2b       	or	r24, r25
 de4:	29 f7       	brne	.-54     	; 0xdb0 <fputc+0x14>
 de6:	2e 81       	ldd	r18, Y+6	; 0x06
 de8:	3f 81       	ldd	r19, Y+7	; 0x07
 dea:	2f 5f       	subi	r18, 0xFF	; 255
 dec:	3f 4f       	sbci	r19, 0xFF	; 255
 dee:	3f 83       	std	Y+7, r19	; 0x07
 df0:	2e 83       	std	Y+6, r18	; 0x06
 df2:	81 2f       	mov	r24, r17
 df4:	90 2f       	mov	r25, r16
 df6:	df 91       	pop	r29
 df8:	cf 91       	pop	r28
 dfa:	1f 91       	pop	r17
 dfc:	0f 91       	pop	r16
 dfe:	08 95       	ret

00000e00 <__ultoa_invert>:
 e00:	fa 01       	movw	r30, r20
 e02:	aa 27       	eor	r26, r26
 e04:	28 30       	cpi	r18, 0x08	; 8
 e06:	51 f1       	breq	.+84     	; 0xe5c <__ultoa_invert+0x5c>
 e08:	20 31       	cpi	r18, 0x10	; 16
 e0a:	81 f1       	breq	.+96     	; 0xe6c <__ultoa_invert+0x6c>
 e0c:	e8 94       	clt
 e0e:	6f 93       	push	r22
 e10:	6e 7f       	andi	r22, 0xFE	; 254
 e12:	6e 5f       	subi	r22, 0xFE	; 254
 e14:	7f 4f       	sbci	r23, 0xFF	; 255
 e16:	8f 4f       	sbci	r24, 0xFF	; 255
 e18:	9f 4f       	sbci	r25, 0xFF	; 255
 e1a:	af 4f       	sbci	r26, 0xFF	; 255
 e1c:	b1 e0       	ldi	r27, 0x01	; 1
 e1e:	3e d0       	rcall	.+124    	; 0xe9c <__ultoa_invert+0x9c>
 e20:	b4 e0       	ldi	r27, 0x04	; 4
 e22:	3c d0       	rcall	.+120    	; 0xe9c <__ultoa_invert+0x9c>
 e24:	67 0f       	add	r22, r23
 e26:	78 1f       	adc	r23, r24
 e28:	89 1f       	adc	r24, r25
 e2a:	9a 1f       	adc	r25, r26
 e2c:	a1 1d       	adc	r26, r1
 e2e:	68 0f       	add	r22, r24
 e30:	79 1f       	adc	r23, r25
 e32:	8a 1f       	adc	r24, r26
 e34:	91 1d       	adc	r25, r1
 e36:	a1 1d       	adc	r26, r1
 e38:	6a 0f       	add	r22, r26
 e3a:	71 1d       	adc	r23, r1
 e3c:	81 1d       	adc	r24, r1
 e3e:	91 1d       	adc	r25, r1
 e40:	a1 1d       	adc	r26, r1
 e42:	20 d0       	rcall	.+64     	; 0xe84 <__ultoa_invert+0x84>
 e44:	09 f4       	brne	.+2      	; 0xe48 <__ultoa_invert+0x48>
 e46:	68 94       	set
 e48:	3f 91       	pop	r19
 e4a:	2a e0       	ldi	r18, 0x0A	; 10
 e4c:	26 9f       	mul	r18, r22
 e4e:	11 24       	eor	r1, r1
 e50:	30 19       	sub	r19, r0
 e52:	30 5d       	subi	r19, 0xD0	; 208
 e54:	31 93       	st	Z+, r19
 e56:	de f6       	brtc	.-74     	; 0xe0e <__ultoa_invert+0xe>
 e58:	cf 01       	movw	r24, r30
 e5a:	08 95       	ret
 e5c:	46 2f       	mov	r20, r22
 e5e:	47 70       	andi	r20, 0x07	; 7
 e60:	40 5d       	subi	r20, 0xD0	; 208
 e62:	41 93       	st	Z+, r20
 e64:	b3 e0       	ldi	r27, 0x03	; 3
 e66:	0f d0       	rcall	.+30     	; 0xe86 <__ultoa_invert+0x86>
 e68:	c9 f7       	brne	.-14     	; 0xe5c <__ultoa_invert+0x5c>
 e6a:	f6 cf       	rjmp	.-20     	; 0xe58 <__ultoa_invert+0x58>
 e6c:	46 2f       	mov	r20, r22
 e6e:	4f 70       	andi	r20, 0x0F	; 15
 e70:	40 5d       	subi	r20, 0xD0	; 208
 e72:	4a 33       	cpi	r20, 0x3A	; 58
 e74:	18 f0       	brcs	.+6      	; 0xe7c <__ultoa_invert+0x7c>
 e76:	49 5d       	subi	r20, 0xD9	; 217
 e78:	31 fd       	sbrc	r19, 1
 e7a:	40 52       	subi	r20, 0x20	; 32
 e7c:	41 93       	st	Z+, r20
 e7e:	02 d0       	rcall	.+4      	; 0xe84 <__ultoa_invert+0x84>
 e80:	a9 f7       	brne	.-22     	; 0xe6c <__ultoa_invert+0x6c>
 e82:	ea cf       	rjmp	.-44     	; 0xe58 <__ultoa_invert+0x58>
 e84:	b4 e0       	ldi	r27, 0x04	; 4
 e86:	a6 95       	lsr	r26
 e88:	97 95       	ror	r25
 e8a:	87 95       	ror	r24
 e8c:	77 95       	ror	r23
 e8e:	67 95       	ror	r22
 e90:	ba 95       	dec	r27
 e92:	c9 f7       	brne	.-14     	; 0xe86 <__ultoa_invert+0x86>
 e94:	00 97       	sbiw	r24, 0x00	; 0
 e96:	61 05       	cpc	r22, r1
 e98:	71 05       	cpc	r23, r1
 e9a:	08 95       	ret
 e9c:	9b 01       	movw	r18, r22
 e9e:	ac 01       	movw	r20, r24
 ea0:	0a 2e       	mov	r0, r26
 ea2:	06 94       	lsr	r0
 ea4:	57 95       	ror	r21
 ea6:	47 95       	ror	r20
 ea8:	37 95       	ror	r19
 eaa:	27 95       	ror	r18
 eac:	ba 95       	dec	r27
 eae:	c9 f7       	brne	.-14     	; 0xea2 <__ultoa_invert+0xa2>
 eb0:	62 0f       	add	r22, r18
 eb2:	73 1f       	adc	r23, r19
 eb4:	84 1f       	adc	r24, r20
 eb6:	95 1f       	adc	r25, r21
 eb8:	a0 1d       	adc	r26, r0
 eba:	08 95       	ret

00000ebc <_exit>:
 ebc:	f8 94       	cli

00000ebe <__stop_program>:
 ebe:	ff cf       	rjmp	.-2      	; 0xebe <__stop_program>
