var group___a_l_t___c_a_n___p_r_o_t_o =
[
    [ "Register : Control Register - CCTRL", "group___a_l_t___c_a_n___p_r_o_t_o___c_c_t_l.html", "group___a_l_t___c_a_n___p_r_o_t_o___c_c_t_l" ],
    [ "Register : Status Register - CSTS", "group___a_l_t___c_a_n___p_r_o_t_o___c_s_t_s.html", "group___a_l_t___c_a_n___p_r_o_t_o___c_s_t_s" ],
    [ "Register : Error Counter Register - CERC", "group___a_l_t___c_a_n___p_r_o_t_o___c_e_r_c.html", "group___a_l_t___c_a_n___p_r_o_t_o___c_e_r_c" ],
    [ "Register : Bit Timing / BRP Extension Register - CBT", "group___a_l_t___c_a_n___p_r_o_t_o___c_b_t.html", "group___a_l_t___c_a_n___p_r_o_t_o___c_b_t" ],
    [ "Register : Interrupt Register - CIR", "group___a_l_t___c_a_n___p_r_o_t_o___c_i_r.html", "group___a_l_t___c_a_n___p_r_o_t_o___c_i_r" ],
    [ "Register : Test Register - CTR", "group___a_l_t___c_a_n___p_r_o_t_o___c_t_r.html", "group___a_l_t___c_a_n___p_r_o_t_o___c_t_r" ],
    [ "Register : Function Register - CFR", "group___a_l_t___c_a_n___p_r_o_t_o___c_f_r.html", "group___a_l_t___c_a_n___p_r_o_t_o___c_f_r" ],
    [ "Register : Core Release Register - CRR", "group___a_l_t___c_a_n___p_r_o_t_o___c_r_r.html", "group___a_l_t___c_a_n___p_r_o_t_o___c_r_r" ],
    [ "Register : Hardware Configuration Status Register - HWS", "group___a_l_t___c_a_n___p_r_o_t_o___h_w_s.html", "group___a_l_t___c_a_n___p_r_o_t_o___h_w_s" ],
    [ "ALT_CAN_PROTO_s", "group___a_l_t___c_a_n___p_r_o_t_o.html#struct_a_l_t___c_a_n___p_r_o_t_o__s", [
      [ "CCTRL", "group___a_l_t___c_a_n___p_r_o_t_o.html#a7763faa23013a3b7ad4120aad2c3ec1c", null ],
      [ "CSTS", "group___a_l_t___c_a_n___p_r_o_t_o.html#aa377f56a711102a5fbd4eb595c2a2653", null ],
      [ "CERC", "group___a_l_t___c_a_n___p_r_o_t_o.html#af2a16cd26e517521042e4ea4180b611a", null ],
      [ "CBT", "group___a_l_t___c_a_n___p_r_o_t_o.html#a3b3f8b939fad9adabfff0caf7a81ba33", null ],
      [ "CIR", "group___a_l_t___c_a_n___p_r_o_t_o.html#a7d01ea9af4893ea6b0cc91c6b47e06fa", null ],
      [ "CTR", "group___a_l_t___c_a_n___p_r_o_t_o.html#a3f8399edbef1cc0852b4df0dc3e2d381", null ],
      [ "CFR", "group___a_l_t___c_a_n___p_r_o_t_o.html#ad726e01f015cf1d7af21f7100bccd4ea", null ],
      [ "_pad_0x1c_0x1f", "group___a_l_t___c_a_n___p_r_o_t_o.html#a0a67e6c334fe538707da546425e18e18", null ],
      [ "CRR", "group___a_l_t___c_a_n___p_r_o_t_o.html#a6b2496213c0ea8c15c4f630259f9bdba", null ],
      [ "HWS", "group___a_l_t___c_a_n___p_r_o_t_o.html#a49eea571f13f59dd25ce33b105e3eab3", null ]
    ] ],
    [ "ALT_CAN_PROTO_raw_s", "group___a_l_t___c_a_n___p_r_o_t_o.html#struct_a_l_t___c_a_n___p_r_o_t_o__raw__s", [
      [ "CCTRL", "group___a_l_t___c_a_n___p_r_o_t_o.html#a1e93aef7cf2dfc7abc7dca5626a379ff", null ],
      [ "CSTS", "group___a_l_t___c_a_n___p_r_o_t_o.html#ae15e12e06839123ab7353dd8f78e4ee7", null ],
      [ "CERC", "group___a_l_t___c_a_n___p_r_o_t_o.html#a019ebad9f9d7e0d09d36f7faa8f3713b", null ],
      [ "CBT", "group___a_l_t___c_a_n___p_r_o_t_o.html#a654463e8d1ec5041cc31606b2ab6fac7", null ],
      [ "CIR", "group___a_l_t___c_a_n___p_r_o_t_o.html#a00bd6cd79f5a11dbb8bf50b8276608f5", null ],
      [ "CTR", "group___a_l_t___c_a_n___p_r_o_t_o.html#a5da77b46b9c652d96ef1e1c93c9e7570", null ],
      [ "CFR", "group___a_l_t___c_a_n___p_r_o_t_o.html#a3bfe790ae6a50e462c97f1232a3c7463", null ],
      [ "_pad_0x1c_0x1f", "group___a_l_t___c_a_n___p_r_o_t_o.html#a7008a4f1a90648eb82a94912f2a7fbf9", null ],
      [ "CRR", "group___a_l_t___c_a_n___p_r_o_t_o.html#a45c0b393e95b65441c0ede8a8fd1647f", null ],
      [ "HWS", "group___a_l_t___c_a_n___p_r_o_t_o.html#a0bd16749b14363b8876d6dd6dba17321", null ]
    ] ],
    [ "ALT_CAN_PROTO_t", "group___a_l_t___c_a_n___p_r_o_t_o.html#gae412a7ad3115bb4092e638d29bc6c9fa", null ],
    [ "ALT_CAN_PROTO_raw_t", "group___a_l_t___c_a_n___p_r_o_t_o.html#ga57e569fc721dec0850f825c9ebd34a71", null ]
];