Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sat Oct 18 13:13:21 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.564        0.000                      0                32884        0.046        0.000                      0                32884        4.238        0.000                       0                  9694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.564        0.000                      0                32884        0.046        0.000                      0                32884        4.238        0.000                       0                  9694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.917ns (39.257%)  route 4.514ns (60.743%))
  Logic Levels:           18  (CARRY8=7 LUT2=1 LUT3=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X20Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/Q
                         net (fo=2, routed)           0.130     0.287    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384[1]
    SLICE_X19Y146        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     0.511 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237/O
                         net (fo=1, routed)           0.013     0.524    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237_n_0
    SLICE_X19Y146        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     0.850 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_221/O[5]
                         net (fo=3, routed)           0.823     1.673    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp_fu_3860_p2[5]
    SLICE_X25Y135        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     1.901 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215/O
                         net (fo=1, routed)           0.318     2.219    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.084     2.303 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195/CO[7]
                         net (fo=1, routed)           0.030     2.333    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     2.426 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_194/O[2]
                         net (fo=3, routed)           0.559     2.985    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp7_fu_3876_p2[10]
    SLICE_X30Y127        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     3.068 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159/O
                         net (fo=1, routed)           0.305     3.373    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159_n_0
    SLICE_X29Y127        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     3.641 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103/O[5]
                         net (fo=4, routed)           0.412     4.053    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103_n_10
    SLICE_X27Y132        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     4.110 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149/O
                         net (fo=1, routed)           0.110     4.220    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149_n_0
    SLICE_X28Y132        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     4.369 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97/O
                         net (fo=1, routed)           0.029     4.398    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97_n_0
    SLICE_X28Y132        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     4.595 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_57/O[7]
                         net (fo=4, routed)           0.514     5.110    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp11_fu_3904_p2[15]
    SLICE_X26Y140        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     5.191 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65/O
                         net (fo=2, routed)           0.098     5.289    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65_n_0
    SLICE_X26Y139        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     5.424 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26/O
                         net (fo=2, routed)           0.257     5.681    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26_n_0
    SLICE_X25Y140        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.138     5.819 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29/O
                         net (fo=1, routed)           0.017     5.836    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     6.023 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_15/O[2]
                         net (fo=6, routed)           0.360     6.383    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp15_fu_3936_p2[18]
    SLICE_X26Y144        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.516 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18/O
                         net (fo=4, routed)           0.254     6.770    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18_n_0
    SLICE_X26Y144        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     6.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4/O
                         net (fo=2, routed)           0.238     7.089    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4_n_0
    SLICE_X23Y144        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     7.170 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11/O
                         net (fo=1, routed)           0.013     7.183    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11_n_0
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     7.441 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.033     7.474    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_0_in[21]
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[23]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X23Y144        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[23]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 2.897ns (39.088%)  route 4.515ns (60.912%))
  Logic Levels:           18  (CARRY8=7 LUT2=1 LUT3=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X20Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/Q
                         net (fo=2, routed)           0.130     0.287    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384[1]
    SLICE_X19Y146        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     0.511 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237/O
                         net (fo=1, routed)           0.013     0.524    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237_n_0
    SLICE_X19Y146        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     0.850 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_221/O[5]
                         net (fo=3, routed)           0.823     1.673    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp_fu_3860_p2[5]
    SLICE_X25Y135        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     1.901 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215/O
                         net (fo=1, routed)           0.318     2.219    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.084     2.303 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195/CO[7]
                         net (fo=1, routed)           0.030     2.333    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     2.426 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_194/O[2]
                         net (fo=3, routed)           0.559     2.985    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp7_fu_3876_p2[10]
    SLICE_X30Y127        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     3.068 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159/O
                         net (fo=1, routed)           0.305     3.373    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159_n_0
    SLICE_X29Y127        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     3.641 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103/O[5]
                         net (fo=4, routed)           0.412     4.053    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103_n_10
    SLICE_X27Y132        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     4.110 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149/O
                         net (fo=1, routed)           0.110     4.220    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149_n_0
    SLICE_X28Y132        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     4.369 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97/O
                         net (fo=1, routed)           0.029     4.398    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97_n_0
    SLICE_X28Y132        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     4.595 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_57/O[7]
                         net (fo=4, routed)           0.514     5.110    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp11_fu_3904_p2[15]
    SLICE_X26Y140        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     5.191 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65/O
                         net (fo=2, routed)           0.098     5.289    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65_n_0
    SLICE_X26Y139        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     5.424 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26/O
                         net (fo=2, routed)           0.257     5.681    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26_n_0
    SLICE_X25Y140        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.138     5.819 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29/O
                         net (fo=1, routed)           0.017     5.836    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     6.023 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_15/O[2]
                         net (fo=6, routed)           0.360     6.383    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp15_fu_3936_p2[18]
    SLICE_X26Y144        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.516 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18/O
                         net (fo=4, routed)           0.254     6.770    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18_n_0
    SLICE_X26Y144        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     6.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4/O
                         net (fo=2, routed)           0.238     7.089    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4_n_0
    SLICE_X23Y144        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     7.170 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11/O
                         net (fo=1, routed)           0.013     7.183    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11_n_0
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.238     7.421 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.034     7.455    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_0_in[22]
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X23Y144        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 2.867ns (38.851%)  route 4.513ns (61.149%))
  Logic Levels:           18  (CARRY8=7 LUT2=1 LUT3=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X20Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/Q
                         net (fo=2, routed)           0.130     0.287    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384[1]
    SLICE_X19Y146        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     0.511 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237/O
                         net (fo=1, routed)           0.013     0.524    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237_n_0
    SLICE_X19Y146        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     0.850 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_221/O[5]
                         net (fo=3, routed)           0.823     1.673    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp_fu_3860_p2[5]
    SLICE_X25Y135        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     1.901 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215/O
                         net (fo=1, routed)           0.318     2.219    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.084     2.303 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195/CO[7]
                         net (fo=1, routed)           0.030     2.333    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     2.426 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_194/O[2]
                         net (fo=3, routed)           0.559     2.985    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp7_fu_3876_p2[10]
    SLICE_X30Y127        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     3.068 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159/O
                         net (fo=1, routed)           0.305     3.373    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159_n_0
    SLICE_X29Y127        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     3.641 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103/O[5]
                         net (fo=4, routed)           0.412     4.053    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103_n_10
    SLICE_X27Y132        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     4.110 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149/O
                         net (fo=1, routed)           0.110     4.220    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149_n_0
    SLICE_X28Y132        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     4.369 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97/O
                         net (fo=1, routed)           0.029     4.398    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97_n_0
    SLICE_X28Y132        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     4.595 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_57/O[7]
                         net (fo=4, routed)           0.514     5.110    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp11_fu_3904_p2[15]
    SLICE_X26Y140        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     5.191 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65/O
                         net (fo=2, routed)           0.098     5.289    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65_n_0
    SLICE_X26Y139        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     5.424 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26/O
                         net (fo=2, routed)           0.257     5.681    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26_n_0
    SLICE_X25Y140        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.138     5.819 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29/O
                         net (fo=1, routed)           0.017     5.836    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     6.023 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_15/O[2]
                         net (fo=6, routed)           0.360     6.383    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp15_fu_3936_p2[18]
    SLICE_X26Y144        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.516 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18/O
                         net (fo=4, routed)           0.254     6.770    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18_n_0
    SLICE_X26Y144        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     6.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4/O
                         net (fo=2, routed)           0.238     7.089    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4_n_0
    SLICE_X23Y144        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     7.170 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11/O
                         net (fo=1, routed)           0.013     7.183    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11_n_0
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.208     7.391 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.032     7.423    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_0_in[20]
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X23Y144        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 2.738ns (37.752%)  route 4.515ns (62.248%))
  Logic Levels:           18  (CARRY8=7 LUT2=1 LUT3=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X20Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/Q
                         net (fo=2, routed)           0.130     0.287    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384[1]
    SLICE_X19Y146        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     0.511 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237/O
                         net (fo=1, routed)           0.013     0.524    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237_n_0
    SLICE_X19Y146        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     0.850 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_221/O[5]
                         net (fo=3, routed)           0.823     1.673    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp_fu_3860_p2[5]
    SLICE_X25Y135        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     1.901 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215/O
                         net (fo=1, routed)           0.318     2.219    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.084     2.303 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195/CO[7]
                         net (fo=1, routed)           0.030     2.333    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     2.426 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_194/O[2]
                         net (fo=3, routed)           0.559     2.985    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp7_fu_3876_p2[10]
    SLICE_X30Y127        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     3.068 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159/O
                         net (fo=1, routed)           0.305     3.373    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159_n_0
    SLICE_X29Y127        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     3.641 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103/O[5]
                         net (fo=4, routed)           0.412     4.053    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103_n_10
    SLICE_X27Y132        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     4.110 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149/O
                         net (fo=1, routed)           0.110     4.220    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149_n_0
    SLICE_X28Y132        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     4.369 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97/O
                         net (fo=1, routed)           0.029     4.398    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97_n_0
    SLICE_X28Y132        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.197     4.595 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_57/O[7]
                         net (fo=4, routed)           0.514     5.110    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp11_fu_3904_p2[15]
    SLICE_X26Y140        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     5.191 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65/O
                         net (fo=2, routed)           0.098     5.289    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_65_n_0
    SLICE_X26Y139        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     5.424 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26/O
                         net (fo=2, routed)           0.257     5.681    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_26_n_0
    SLICE_X25Y140        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.138     5.819 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29/O
                         net (fo=1, routed)           0.017     5.836    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_29_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     6.023 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_15/O[2]
                         net (fo=6, routed)           0.360     6.383    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp15_fu_3936_p2[18]
    SLICE_X26Y144        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.516 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18/O
                         net (fo=4, routed)           0.254     6.770    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_18_n_0
    SLICE_X26Y144        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     6.851 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4/O
                         net (fo=2, routed)           0.238     7.089    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_4_n_0
    SLICE_X23Y144        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     7.170 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11/O
                         net (fo=1, routed)           0.013     7.183    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_11_n_0
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.079     7.262 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.034     7.296    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_0_in[19]
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[21]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X23Y144        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[21]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 2.779ns (38.400%)  route 4.458ns (61.600%))
  Logic Levels:           19  (CARRY8=8 LUT2=1 LUT3=5 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X20Y146        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384_reg[1]/Q
                         net (fo=2, routed)           0.130     0.287    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_ZL12H_filter_FIR_384[1]
    SLICE_X19Y146        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     0.511 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237/O
                         net (fo=1, routed)           0.013     0.524    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_237_n_0
    SLICE_X19Y146        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     0.850 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_221/O[5]
                         net (fo=3, routed)           0.823     1.673    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp_fu_3860_p2[5]
    SLICE_X25Y135        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     1.901 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215/O
                         net (fo=1, routed)           0.318     2.219    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_215_n_0
    SLICE_X26Y135        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.084     2.303 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195/CO[7]
                         net (fo=1, routed)           0.030     2.333    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_195_n_0
    SLICE_X26Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     2.426 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_194/O[2]
                         net (fo=3, routed)           0.559     2.985    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp7_fu_3876_p2[10]
    SLICE_X30Y127        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     3.068 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159/O
                         net (fo=1, routed)           0.305     3.373    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_159_n_0
    SLICE_X29Y127        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     3.641 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103/O[5]
                         net (fo=4, routed)           0.412     4.053    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_103_n_10
    SLICE_X27Y132        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     4.110 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149/O
                         net (fo=1, routed)           0.110     4.220    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_149_n_0
    SLICE_X28Y132        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.149     4.369 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97/O
                         net (fo=1, routed)           0.029     4.398    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_97_n_0
    SLICE_X28Y132        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.084     4.482 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_57/O[5]
                         net (fo=3, routed)           0.469     4.951    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp11_fu_3904_p2[13]
    SLICE_X26Y139        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_67/O
                         net (fo=2, routed)           0.107     5.141    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_67_n_0
    SLICE_X26Y140        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.150     5.291 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_31/O
                         net (fo=2, routed)           0.250     5.541    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_31_n_0
    SLICE_X25Y139        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     5.623 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_39/O
                         net (fo=1, routed)           0.021     5.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_39_n_0
    SLICE_X25Y139        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.819 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_16/CO[7]
                         net (fo=1, routed)           0.030     5.849    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_16_n_0
    SLICE_X25Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.927 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_15/O[0]
                         net (fo=7, routed)           0.270     6.197    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/tmp15_fu_3936_p2[16]
    SLICE_X26Y144        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.091     6.288 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_22/O
                         net (fo=2, routed)           0.252     6.540    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_22_n_0
    SLICE_X23Y147        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.152     6.692 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_6/O
                         net (fo=2, routed)           0.283     6.975    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_6_n_0
    SLICE_X23Y144        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.058 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_13/O
                         net (fo=1, routed)           0.013     7.071    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992[24]_i_13_n_0
    SLICE_X23Y144        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     7.246 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.034     7.280    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/p_0_in[18]
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X23Y144        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[20]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X23Y144        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_112_reg_10992_reg[20]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[43]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 3.149ns (43.638%)  route 4.067ns (56.362%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=1 DSP_C_DATA=1 LUT3=3 LUT4=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.041     0.041    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X27Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/Q
                         net (fo=2, routed)           1.217     1.372    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_255_0[2]
    SLICE_X19Y151        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190     1.562 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374/O
                         net (fo=2, routed)           0.294     1.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374_n_0
    SLICE_X19Y151        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.152     2.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381/O
                         net (fo=1, routed)           0.013     2.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381_n_0
    SLICE_X19Y151        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     2.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269/CO[7]
                         net (fo=1, routed)           0.030     2.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269_n_0
    SLICE_X19Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.336 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266/CO[7]
                         net (fo=1, routed)           0.030     2.366    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266_n_0
    SLICE_X19Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.444 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_257/O[0]
                         net (fo=2, routed)           0.559     3.003    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/sext_ln30_394_fu_9392_p1[16]
    SLICE_X12Y153        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     3.197 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149/O
                         net (fo=2, routed)           0.452     3.649    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149_n_0
    SLICE_X12Y153        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     3.801 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157/O
                         net (fo=1, routed)           0.022     3.823    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157_n_0
    SLICE_X12Y153        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.090 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70/CO[7]
                         net (fo=1, routed)           0.030     4.120    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70_n_0
    SLICE_X12Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.198 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_67/O[0]
                         net (fo=2, routed)           0.331     4.529    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0_0[0]
    SLICE_X11Y155        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.224     4.753 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0/O
                         net (fo=2, routed)           0.196     4.949    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0_n_0
    SLICE_X11Y155        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.188     5.137 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10/O
                         net (fo=1, routed)           0.013     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.306     5.456 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0/O[6]
                         net (fo=18, routed)          0.881     6.336    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/C[43]
    DSP48E2_X3Y49        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[43]_C_DATA[43])
                                                      0.135     6.471 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[43]
                         net (fo=2, routed)           0.000     6.471    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[43]_ALU_OUT[43])
                                                      0.786     7.257 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[43]
                         net (fo=1, routed)           0.000     7.257    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<43>
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[43]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X3Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[43])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[44]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 3.149ns (43.638%)  route 4.067ns (56.362%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=1 DSP_C_DATA=1 LUT3=3 LUT4=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.041     0.041    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X27Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/Q
                         net (fo=2, routed)           1.217     1.372    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_255_0[2]
    SLICE_X19Y151        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190     1.562 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374/O
                         net (fo=2, routed)           0.294     1.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374_n_0
    SLICE_X19Y151        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.152     2.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381/O
                         net (fo=1, routed)           0.013     2.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381_n_0
    SLICE_X19Y151        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     2.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269/CO[7]
                         net (fo=1, routed)           0.030     2.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269_n_0
    SLICE_X19Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.336 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266/CO[7]
                         net (fo=1, routed)           0.030     2.366    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266_n_0
    SLICE_X19Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.444 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_257/O[0]
                         net (fo=2, routed)           0.559     3.003    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/sext_ln30_394_fu_9392_p1[16]
    SLICE_X12Y153        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     3.197 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149/O
                         net (fo=2, routed)           0.452     3.649    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149_n_0
    SLICE_X12Y153        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     3.801 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157/O
                         net (fo=1, routed)           0.022     3.823    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157_n_0
    SLICE_X12Y153        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.090 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70/CO[7]
                         net (fo=1, routed)           0.030     4.120    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70_n_0
    SLICE_X12Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.198 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_67/O[0]
                         net (fo=2, routed)           0.331     4.529    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0_0[0]
    SLICE_X11Y155        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.224     4.753 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0/O
                         net (fo=2, routed)           0.196     4.949    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0_n_0
    SLICE_X11Y155        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.188     5.137 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10/O
                         net (fo=1, routed)           0.013     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.306     5.456 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0/O[6]
                         net (fo=18, routed)          0.881     6.336    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/C[43]
    DSP48E2_X3Y49        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[43]_C_DATA[43])
                                                      0.135     6.471 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[43]
                         net (fo=2, routed)           0.000     6.471    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[43]_ALU_OUT[44])
                                                      0.786     7.257 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     7.257    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<44>
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[44]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X3Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[44])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[45]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 3.149ns (43.638%)  route 4.067ns (56.362%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=1 DSP_C_DATA=1 LUT3=3 LUT4=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.041     0.041    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X27Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/Q
                         net (fo=2, routed)           1.217     1.372    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_255_0[2]
    SLICE_X19Y151        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190     1.562 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374/O
                         net (fo=2, routed)           0.294     1.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374_n_0
    SLICE_X19Y151        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.152     2.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381/O
                         net (fo=1, routed)           0.013     2.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381_n_0
    SLICE_X19Y151        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     2.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269/CO[7]
                         net (fo=1, routed)           0.030     2.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269_n_0
    SLICE_X19Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.336 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266/CO[7]
                         net (fo=1, routed)           0.030     2.366    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266_n_0
    SLICE_X19Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.444 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_257/O[0]
                         net (fo=2, routed)           0.559     3.003    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/sext_ln30_394_fu_9392_p1[16]
    SLICE_X12Y153        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     3.197 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149/O
                         net (fo=2, routed)           0.452     3.649    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149_n_0
    SLICE_X12Y153        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     3.801 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157/O
                         net (fo=1, routed)           0.022     3.823    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157_n_0
    SLICE_X12Y153        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.090 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70/CO[7]
                         net (fo=1, routed)           0.030     4.120    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70_n_0
    SLICE_X12Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.198 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_67/O[0]
                         net (fo=2, routed)           0.331     4.529    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0_0[0]
    SLICE_X11Y155        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.224     4.753 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0/O
                         net (fo=2, routed)           0.196     4.949    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0_n_0
    SLICE_X11Y155        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.188     5.137 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10/O
                         net (fo=1, routed)           0.013     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.306     5.456 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0/O[6]
                         net (fo=18, routed)          0.881     6.336    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/C[43]
    DSP48E2_X3Y49        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[43]_C_DATA[43])
                                                      0.135     6.471 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[43]
                         net (fo=2, routed)           0.000     6.471    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[43]_ALU_OUT[45])
                                                      0.786     7.257 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     7.257    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<45>
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X3Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[45])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[46]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 3.149ns (43.638%)  route 4.067ns (56.362%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=1 DSP_C_DATA=1 LUT3=3 LUT4=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.041     0.041    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X27Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/Q
                         net (fo=2, routed)           1.217     1.372    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_255_0[2]
    SLICE_X19Y151        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190     1.562 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374/O
                         net (fo=2, routed)           0.294     1.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374_n_0
    SLICE_X19Y151        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.152     2.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381/O
                         net (fo=1, routed)           0.013     2.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381_n_0
    SLICE_X19Y151        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     2.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269/CO[7]
                         net (fo=1, routed)           0.030     2.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269_n_0
    SLICE_X19Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.336 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266/CO[7]
                         net (fo=1, routed)           0.030     2.366    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266_n_0
    SLICE_X19Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.444 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_257/O[0]
                         net (fo=2, routed)           0.559     3.003    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/sext_ln30_394_fu_9392_p1[16]
    SLICE_X12Y153        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     3.197 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149/O
                         net (fo=2, routed)           0.452     3.649    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149_n_0
    SLICE_X12Y153        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     3.801 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157/O
                         net (fo=1, routed)           0.022     3.823    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157_n_0
    SLICE_X12Y153        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.090 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70/CO[7]
                         net (fo=1, routed)           0.030     4.120    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70_n_0
    SLICE_X12Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.198 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_67/O[0]
                         net (fo=2, routed)           0.331     4.529    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0_0[0]
    SLICE_X11Y155        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.224     4.753 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0/O
                         net (fo=2, routed)           0.196     4.949    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0_n_0
    SLICE_X11Y155        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.188     5.137 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10/O
                         net (fo=1, routed)           0.013     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.306     5.456 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0/O[6]
                         net (fo=18, routed)          0.881     6.336    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/C[43]
    DSP48E2_X3Y49        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[43]_C_DATA[43])
                                                      0.135     6.471 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[43]
                         net (fo=2, routed)           0.000     6.471    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[43]_ALU_OUT[46])
                                                      0.786     7.257 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[46]
                         net (fo=1, routed)           0.000     7.257    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<46>
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[46]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X3Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[46])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[47]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 3.149ns (43.638%)  route 4.067ns (56.362%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=1 DSP_C_DATA=1 LUT3=3 LUT4=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.041     0.041    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ap_clk
    SLICE_X27Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_29_reg_11372_reg[2]/Q
                         net (fo=2, routed)           1.217     1.372    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_255_0[2]
    SLICE_X19Y151        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190     1.562 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374/O
                         net (fo=2, routed)           0.294     1.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_374_n_0
    SLICE_X19Y151        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.152     2.008 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381/O
                         net (fo=1, routed)           0.013     2.021    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_381_n_0
    SLICE_X19Y151        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     2.241 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269/CO[7]
                         net (fo=1, routed)           0.030     2.271    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_269_n_0
    SLICE_X19Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.336 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266/CO[7]
                         net (fo=1, routed)           0.030     2.366    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_266_n_0
    SLICE_X19Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.444 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_i_257/O[0]
                         net (fo=2, routed)           0.559     3.003    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/sext_ln30_394_fu_9392_p1[16]
    SLICE_X12Y153        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.194     3.197 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149/O
                         net (fo=2, routed)           0.452     3.649    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_149_n_0
    SLICE_X12Y153        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     3.801 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157/O
                         net (fo=1, routed)           0.022     3.823    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_157_n_0
    SLICE_X12Y153        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     4.090 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70/CO[7]
                         net (fo=1, routed)           0.030     4.120    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_70_n_0
    SLICE_X12Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.198 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_11s_27s_28_4_1_U77/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1_DSP48_0_U/p_reg_reg_i_67/O[0]
                         net (fo=2, routed)           0.331     4.529    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0_0[0]
    SLICE_X11Y155        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.224     4.753 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0/O
                         net (fo=2, routed)           0.196     4.949    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_9__0__0_n_0
    SLICE_X11Y155        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.188     5.137 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10/O
                         net (fo=1, routed)           0.013     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_16__10_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[6])
                                                      0.306     5.456 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1_DSP48_0_U/p_reg_reg_i_1__1__0/O[6]
                         net (fo=18, routed)          0.881     6.336    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/C[43]
    DSP48E2_X3Y49        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[43]_C_DATA[43])
                                                      0.135     6.471 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[43]
                         net (fo=2, routed)           0.000     6.471    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_C_DATA.C_DATA<43>
    DSP48E2_X3Y49        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[43]_ALU_OUT[47])
                                                      0.786     7.257 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.257    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[47]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.055    10.055    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X3Y49        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X3Y49        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[47])
                                                      0.014    10.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/ama_addmuladd_16s_16s_9s_31s_31_4_1_U80/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  2.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y59        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X5Y59        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X5Y59        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X5Y59        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter1_reg_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_109_reg_10987_pp0_iter1_reg_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X31Y109  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[10]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[11]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[12]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[13]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[14]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[15]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_109_reg_10987_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_109_reg_10987_pp0_iter1_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X31Y109  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X31Y109  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_106_reg_10982_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_109_reg_10987_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X13Y128  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_109_reg_10987_pp0_iter1_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X31Y109  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X31Y109  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X32Y114  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_827/add_ln30_80_reg_11292_pp0_iter5_reg_reg[11]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X29Y105        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.161    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y122        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[1]
                                                                      r  output_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[8]
                                                                      r  output_r_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y126        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.159    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.157    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.157    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[3]
                                                                      r  output_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[6]
                                                                      r  output_r_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[9]
                                                                      r  output_r_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y122        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X28Y123        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.221ns (26.122%)  route 0.625ns (73.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X27Y126        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     0.221 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.625     0.846    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.221ns (26.122%)  route 0.625ns (73.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X27Y126        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     0.221 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.625     0.846    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.221ns (26.122%)  route 0.625ns (73.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X27Y126        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     0.221 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.625     0.846    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.221ns (26.122%)  route 0.625ns (73.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X27Y126        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     0.221 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.625     0.846    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X29Y121        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.221ns (26.403%)  route 0.616ns (73.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X27Y126        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     0.221 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.616     0.837    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.221ns (26.403%)  route 0.616ns (73.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X27Y126        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     0.221 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.616     0.837    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.221ns (26.403%)  route 0.616ns (73.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X27Y126        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     0.221 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.616     0.837    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.221ns (26.403%)  route 0.616ns (73.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=7, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X27Y126        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     0.221 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.616     0.837    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X27Y119        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.082ns (10.078%)  route 0.732ns (89.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X28Y104        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     0.082 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1/O
                         net (fo=16, routed)          0.732     0.814    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.082ns (10.078%)  route 0.732ns (89.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X28Y104        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082     0.082 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1/O
                         net (fo=16, routed)          0.732     0.814    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.029     0.029    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[14] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[14]
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_r_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[1] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[1]
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 input_r_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[3] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[3]
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/C

Slack:                    inf
  Source:                 input_r_tdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[4] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[4]
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/C

Slack:                    inf
  Source:                 input_r_tdata[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[6] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[6]
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/C

Slack:                    inf
  Source:                 input_r_tdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[7] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[7]
    SLICE_X27Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/C

Slack:                    inf
  Source:                 input_r_tdata[8]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[8] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[8]
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.019     0.019    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y104        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/C

Slack:                    inf
  Source:                 input_r_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[0] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[0]
    SLICE_X27Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 input_r_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[11] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[11]
    SLICE_X28Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X28Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 input_r_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[13] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[13]
    SLICE_X27Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10028, unset)        0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X27Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/C





