Source Block: verilog-ethernet/rtl/ip_64.v@245:255@HdlIdDef
    .busy(tx_busy),
    .error_payload_early_termination(tx_error_payload_early_termination)
);


reg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;

reg arp_request_valid_reg = 0, arp_request_valid_next;

reg drop_packet_reg = 0, drop_packet_next;


Diff Content:
- 250 reg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;
+ 250 reg input_ip_hdr_ready_reg = 1'b0, input_ip_hdr_ready_next;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/ip.v@236:246
    // Status signals
    .busy(tx_busy),
    .error_payload_early_termination(tx_error_payload_early_termination)
);

reg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;

reg arp_request_valid_reg = 0, arp_request_valid_next;

reg drop_packet_reg = 0, drop_packet_next;


Clone Blocks 2:
verilog-ethernet/rtl/ip.v@236:246
    // Status signals
    .busy(tx_busy),
    .error_payload_early_termination(tx_error_payload_early_termination)
);

reg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;

reg arp_request_valid_reg = 0, arp_request_valid_next;

reg drop_packet_reg = 0, drop_packet_next;


Clone Blocks 3:
verilog-ethernet/rtl/ip_64.v@245:255
    .busy(tx_busy),
    .error_payload_early_termination(tx_error_payload_early_termination)
);


reg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;

reg arp_request_valid_reg = 0, arp_request_valid_next;

reg drop_packet_reg = 0, drop_packet_next;


