
---------- Begin Simulation Statistics ----------
final_tick                               15023786070438                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156045                       # Simulator instruction rate (inst/s)
host_mem_usage                               17423528                       # Number of bytes of host memory used
host_op_rate                                   226418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6407.14                       # Real time elapsed on the host
host_tick_rate                               11446602                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999800557                       # Number of instructions simulated
sim_ops                                    1450690563                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073340                       # Number of seconds simulated
sim_ticks                                 73339951635                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          301                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       226936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       454230                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          322                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                         10                       # Number of load instructions
system.cpu0.num_mem_refs                           16                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         11                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          303                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       227080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       454415                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          332                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                         10                       # Number of load instructions
system.cpu1.num_mem_refs                           16                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          113                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       226939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       454249                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          355                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu2.num_int_insts                          23                       # number of integer instructions
system.cpu2.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                         10                       # Number of load instructions
system.cpu2.num_mem_refs                           16                       # number of memory refs
system.cpu2.num_store_insts                         6                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       227066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       454378                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          271                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   4                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 58                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu3.num_load_insts                         10                       # Number of load instructions
system.cpu3.num_mem_refs                           16                       # number of memory refs
system.cpu3.num_store_insts                         6                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    2      8.00%      8.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     28.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     44.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     32.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       423963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         858218                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       335672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        746976                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        213994456                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       252658684                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249999975                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            362744658                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.880960                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.880960                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          6381696                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         6348897                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  48924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3375582                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        39344817                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.240380                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            85818068                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          26457420                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       41453217                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     69490229                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         7637                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     37376446                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    622584209                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     59360648                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6092861                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    493421499                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        135890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       666584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3297164                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       784374                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19522                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1332076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2043506                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        720067659                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            488643562                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.543075                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        391050902                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.218686                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             492877526                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       794312703                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      426884757                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.135125                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.135125                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3143815      0.63%      0.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    398568456     79.79%     80.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      9295967      1.86%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     54116339     10.83%     93.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21566436      4.32%     97.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      6427711      1.29%     98.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6395638      1.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     499514362                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       15594903                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads     28425058                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     12710811                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     24765578                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            7857159                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015730                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3192218     40.63%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        338517      4.31%     44.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1554870     19.79%     64.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1937392     24.66%     89.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       834162     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     488632803                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1198870304                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    475932751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    857677292                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         622570992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        499514362                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        13217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    259839453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       218341                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        12619                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    409630364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220191140                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.268549                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.224824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78443914     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21310055      9.68%     45.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     24463004     11.11%     56.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     29263028     13.29%     69.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     27126341     12.32%     82.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     17345028      7.88%     89.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     12226889      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7205671      3.27%     98.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2807210      1.27%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220191140                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.268045                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     10430147                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       629854                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     69490229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     37376446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      175944002                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               220240064                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        213993382                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       252657706                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            362744697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.880960                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880960                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          6381780                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         6349086                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  48919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3375634                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        39344536                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.240346                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            85814310                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          26456831                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       41454334                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     69489393                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         7640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     37375861                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    622574456                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     59357479                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6092125                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    493413844                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        135870                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       672593                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3297225                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       790344                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        19519                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1332112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2043522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        720060505                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            488636249                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.543071                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        391044302                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.218653                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             492870066                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       794300699                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      426877888                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.135125                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135125                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3143888      0.63%      0.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    398564427     79.79%     80.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      9295941      1.86%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     54113082     10.83%     93.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21565220      4.32%     97.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      6427700      1.29%     98.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6395714      1.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     499505972                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       15594974                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     28425135                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     12711073                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     24765714                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            7857230                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015730                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3192775     40.63%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        338485      4.31%     44.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1554410     19.78%     64.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1937412     24.66%     89.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       834148     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     488624340                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1198853275                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    475925176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    857657616                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         622561239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        499505972                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        13217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    259829668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       218094                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        12619                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    409623393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    220191145                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.268511                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.224819                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     78444072     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21311390      9.68%     45.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     24464049     11.11%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     29263461     13.29%     69.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     27124995     12.32%     82.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     17344430      7.88%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     12225847      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      7204319      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2808582      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    220191145                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.268007                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     10435020                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       628252                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     69489393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     37375861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      175939183                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               220240064                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        213909377                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       252559437                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249900255                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            362600540                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.881312                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.881312                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          6381729                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         6349429                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  47377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3374252                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39329006                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.239535                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            85793294                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          26451149                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       41339322                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     69465640                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         7645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     37365070                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    622339834                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     59342145                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6091200                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    493235302                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        135871                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       669631                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3295962                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       787366                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        19535                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1331569                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2042683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        719782611                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            488458832                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.543079                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        390898940                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.217847                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             492692602                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       794015354                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      426717509                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.134672                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.134672                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3143893      0.63%      0.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    398409467     79.79%     80.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      9292139      1.86%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     54097955     10.83%     93.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21560145      4.32%     97.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      6427228      1.29%     98.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6395676      1.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     499326503                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       15594308                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     28423867                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12711354                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     24765188                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7855018                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015731                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3190482     40.62%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     40.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        338387      4.31%     44.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1554745     19.79%     64.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1937284     24.66%     89.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       834120     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     488443320                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1198495007                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    475747478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    857333074                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         622326617                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        499326503                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        13217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    259739214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       218164                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        12619                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    409442945                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    220192687                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.267680                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.224856                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78499960     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21301547      9.67%     45.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     24453600     11.11%     56.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     29250756     13.28%     69.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     27116681     12.31%     82.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     17337435      7.87%     89.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     12222745      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      7204585      3.27%     98.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2805378      1.27%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    220192687                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.267192                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     10422252                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       629901                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     69465640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     37365070                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      175882600                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               220240064                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        213910149                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       252560950                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249900282                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            362600576                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.881312                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.881312                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6381856                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6349489                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  49777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3374250                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39329075                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.239471                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85778914                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26448457                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       41313870                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69465672                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         7672                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37364856                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    622338015                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59330457                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6088751                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    493221338                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        136043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       671814                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3296043                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       789740                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19583                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1331556                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2042694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        719774675                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            488445481                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543068                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        390886725                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.217787                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             492678764                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       793986030                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      426706241                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.134672                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.134672                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3143905      0.63%      0.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    398409678     79.79%     80.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9292155      1.86%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54086030     10.83%     93.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21554969      4.32%     97.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6427560      1.29%     98.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6395796      1.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     499310093                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15594879                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28424934                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12711536                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24765752                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7857459                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015737                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3193011     40.64%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        338513      4.31%     44.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1554412     19.78%     64.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1937386     24.66%     89.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       834137     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     488428768                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1198461129                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    475733945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    857328876                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         622324799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        499310093                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    259737346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       218135                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12618                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    409479538                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    220190287                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.267630                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.224872                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78498653     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21302254      9.67%     45.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24455973     11.11%     56.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29256519     13.29%     69.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27109903     12.31%     82.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17336994      7.87%     89.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12219748      5.55%     95.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7198678      3.27%     98.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2811565      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    220190287                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.267117                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10442988                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       628184                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69465672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37364856                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175868208                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               220240064                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     66402513                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66402522                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     67878025                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67878034                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       348568                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        348571                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       438190                       # number of overall misses
system.cpu0.dcache.overall_misses::total       438195                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  21084250644                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21084250644                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  21084250644                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21084250644                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     66751081                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66751093                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     68316215                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68316229                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.006414                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006414                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 60488.199272                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60487.678677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 48116.686013                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48116.136980                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       374821                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            738                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   507.887534                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       226441                       # number of writebacks
system.cpu0.dcache.writebacks::total           226441                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       141052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       141052                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141052                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       207516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       207516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       227444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       227444                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9646681329                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9646681329                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  10859111685                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10859111685                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003329                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 46486.446004                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46486.446004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 47744.111452                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47744.111452                       # average overall mshr miss latency
system.cpu0.dcache.replacements                226441                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            6                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     50485935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       50485941                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       258637                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       258639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15579624114                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15579624114                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     50744572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50744580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 60237.414268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60236.948465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       140949                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       140949                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       117688                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       117688                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4175692461                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4175692461                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 35481.038517                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35481.038517                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     15916578                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15916581                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89931                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89932                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   5504626530                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5504626530                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     16006509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     16006513                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.005618                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005618                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 61209.444241                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61208.763621                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          103                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        89828                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        89828                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   5470988868                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5470988868                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.005612                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005612                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 60905.161731                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60905.161731                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      1475512                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1475512                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data            2                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        89622                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        89624                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1565134                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1565136                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.057262                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.057263                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        19928                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        19928                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1212430356                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1212430356                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.012732                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.012732                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 60840.543758                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 60840.543758                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.172402                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68105585                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           226953                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           300.086736                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14950446120468                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.018814                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.153588                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000037                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998347                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        546756785                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       546756785                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     68171341                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        68171357                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           16                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     68171341                       # number of overall hits
system.cpu0.icache.overall_hits::total       68171357                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          467                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           469                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          467                       # number of overall misses
system.cpu0.icache.overall_misses::total          469                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     38633994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38633994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     38633994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38633994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     68171808                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     68171826                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     68171808                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     68171826                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 82728.038544                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82375.253731                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 82728.038544                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82375.253731                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          129                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          129                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     30652317                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30652317                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     30652317                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30652317                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90687.328402                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 90687.328402                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90687.328402                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 90687.328402                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           16                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     68171341                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       68171357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          467                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          469                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     38633994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38633994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     68171808                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     68171826                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 82728.038544                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82375.253731                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          129                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     30652317                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30652317                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 90687.328402                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 90687.328402                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          331.716694                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           68171697                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         200504.991176                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   329.716694                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.643978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.647884                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545374948                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545374948                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         137960                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       197105                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       135697                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          496                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          496                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         89333                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        89333                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       137960                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       681339                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             682017                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     29017216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            29038848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       106363                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                6807232                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        334150                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001864                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.043139                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              333527     99.81%     99.81% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 623      0.19%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          334150                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       302065965                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      226886220                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       118657                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         118657                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       118657                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        118657                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       108291                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       108634                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       108291                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       108634                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     30420882                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  10259968428                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  10290389310                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     30420882                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  10259968428                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  10290389310                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          336                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       226948                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       227291                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          336                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       226948                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       227291                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.477162                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.477951                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.477162                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.477951                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 90538.339286                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 94744.424080                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 94725.309848                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 90538.339286                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 94744.424080                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 94725.309848                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       106361                       # number of writebacks
system.cpu0.l2cache.writebacks::total          106361                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       108291                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       108627                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       108291                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       108627                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     30308994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  10223907525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  10254216519                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     30308994                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  10223907525                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  10254216519                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.477162                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.477920                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.477162                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.477920                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90205.339286                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 94411.424080                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 94398.414013                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90205.339286                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94411.424080                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 94398.414013                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               106361                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       136128                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       136128                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       136128                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       136128                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks        90202                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        90202                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks        90202                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        90202                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          496                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          496                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          496                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          496                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        32307                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        32307                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        57025                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        57026                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   5290300071                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   5290300071                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        89332                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        89333                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.638349                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.638353                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 92771.592652                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 92769.965823                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        57025                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        57025                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5271310746                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   5271310746                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.638349                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.638342                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 92438.592652                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 92438.592652                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        86350                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        86350                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        51266                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        51608                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     30420882                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4969668357                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   5000089239                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       137616                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       137958                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.372529                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.374085                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 90538.339286                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 96938.874829                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 96885.933169                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        51266                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        51602                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     30308994                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4952596779                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4982905773                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.372529                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374041                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90205.339286                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 96605.874829                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96564.198539                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2411.319870                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            454117                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          108789                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.174292                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    15.154998                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.031207                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     4.018742                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   190.182739                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2201.932183                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.003700                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000981                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.046431                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.537581                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.588701                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2428                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1330                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          661                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.592773                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         7374661                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        7374661                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14950446128803                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  73339941635                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31955.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31955.numOps                      0                       # Number of Ops committed
system.cpu0.thread31955.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            9                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     66399581                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        66399590                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            9                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     67875494                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67875503                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       348541                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        348544                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       437794                       # number of overall misses
system.cpu1.dcache.overall_misses::total       437799                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  21090015539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21090015539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  21090015539                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21090015539                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           12                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     66748122                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     66748134                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           14                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     68313288                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     68313302                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005222                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005222                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.357143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006409                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006409                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 60509.425115                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60508.904296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 48173.377294                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48172.827117                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       375749                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            727                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   516.848693                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       226482                       # number of writebacks
system.cpu1.dcache.writebacks::total           226482                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       140884                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       140884                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       140884                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       140884                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       207657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       207657                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       227588                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       227588                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9649260413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9649260413                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  10865388068                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10865388068                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003332                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003332                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 46467.301430                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46467.301430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 47741.480517                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47741.480517                       # average overall mshr miss latency
system.cpu1.dcache.replacements                226482                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            6                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     50483114                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       50483120                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       258498                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       258500                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15593289768                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15593289768                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     50741612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     50741620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.005094                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005094                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 60322.670845                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60322.204132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       140782                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       140782                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117716                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117716                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4186202607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4186202607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 35561.882896                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35561.882896                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     15916467                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15916470                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        90043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        90044                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5496725771                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5496725771                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     16006510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16006514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 61045.564575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61044.886622                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        89941                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89941                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   5463057806                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5463057806                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005619                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005619                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 60740.461036                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60740.461036                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1475913                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1475913                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data            2                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        89253                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        89255                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1565166                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1565168                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.057025                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.057026                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        19931                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        19931                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1216127655                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1216127655                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012734                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012734                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 61016.891024                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 61016.891024                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.172329                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           68103197                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           226994                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           300.022014                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14950446120468                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.018815                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.153513                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998347                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998383                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        546733410                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       546733410                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           16                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     68170388                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        68170404                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           16                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     68170388                       # number of overall hits
system.cpu1.icache.overall_hits::total       68170404                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          469                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           471                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          469                       # number of overall misses
system.cpu1.icache.overall_misses::total          471                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     38989305                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     38989305                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     38989305                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     38989305                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     68170857                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     68170875                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     68170857                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     68170875                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.111111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.111111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 83132.846482                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 82779.840764                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 83132.846482                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 82779.840764                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          131                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          131                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          338                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     30657312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30657312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     30657312                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30657312                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90702.106509                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 90702.106509                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90702.106509                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 90702.106509                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           16                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     68170388                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       68170404                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          469                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          471                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     38989305                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     38989305                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     68170857                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     68170875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 83132.846482                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 82779.840764                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          131                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     30657312                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30657312                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 90702.106509                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 90702.106509                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          333.285285                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           68170744                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         200502.188235                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   331.285285                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.647042                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.650948                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        545367340                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       545367340                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         137991                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       196995                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       135783                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          599                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          599                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         89343                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        89343                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       137991                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       681668                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             682346                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     29022464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            29044096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       106298                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                6803072                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        334229                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001900                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.043546                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              333594     99.81%     99.81% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 635      0.19%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          334229                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       302154876                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         337662                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      226961478                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       118748                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         118748                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       118748                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        118748                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          336                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       108241                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       108584                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          336                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       108241                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       108584                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     30426210                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10265405652                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10295831862                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     30426210                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10265405652                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10295831862                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          336                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       226989                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       227332                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          336                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       226989                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       227332                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.476856                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.477645                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.476856                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.477645                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 90554.196429                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 94838.422151                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 94819.051260                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 90554.196429                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 94838.422151                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 94819.051260                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       106296                       # number of writebacks
system.cpu1.l2cache.writebacks::total          106296                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          336                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       108241                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       108577                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          336                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       108241                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       108577                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     30314322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10229361399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10259675721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     30314322                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10229361399                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10259675721                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.476856                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.477614                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.476856                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.477614                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90221.196429                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 94505.422151                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 94492.164280                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90221.196429                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 94505.422151                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 94492.164280                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               106296                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       136036                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       136036                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       136036                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       136036                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        90333                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        90333                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        90333                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        90333                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          599                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          599                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          599                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          599                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        32512                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        32512                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        56830                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        56831                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   5281170543                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   5281170543                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        89342                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        89343                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.636095                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.636099                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92929.272268                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 92927.637082                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        56830                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        56830                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5262246153                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   5262246153                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.636095                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.636088                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 92596.272268                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 92596.272268                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        86236                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        86236                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          336                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        51411                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        51753                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     30426210                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4984235109                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   5014661319                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       137647                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       137989                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.373499                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.375052                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 90554.196429                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96948.806851                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 96896.050838                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        51411                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        51747                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     30314322                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4967115246                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   4997429568                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.373499                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.375008                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 90221.196429                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 96615.806851                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96574.285814                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2396.783281                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            454300                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          108709                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.179047                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    27.020376                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.035003                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     2.385877                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   132.600803                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2234.741222                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.006597                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000582                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.032373                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.545591                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.585152                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2413                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1332                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          595                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.589111                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         7377509                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        7377509                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14950446128803                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  73339941635                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-27137.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-27137.numOps                     0                       # Number of Ops committed
system.cpu1.thread-27137.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     66382385                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        66382394                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67858329                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67858338                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       347890                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        347893                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       437080                       # number of overall misses
system.cpu2.dcache.overall_misses::total       437085                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  20968501509                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20968501509                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  20968501509                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20968501509                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           12                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     66730275                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     66730287                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     68295409                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     68295423                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005213                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005213                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.006400                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006400                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60273.366607                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60272.846849                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 47974.058545                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47973.509750                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       381225                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            712                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   535.428371                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       226459                       # number of writebacks
system.cpu2.dcache.writebacks::total           226459                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       140377                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       140377                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       140377                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       140377                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       207513                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       207513                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       227446                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       227446                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9646271406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9646271406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  10858899231                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10858899231                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003110                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003110                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003330                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003330                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 46485.142646                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46485.142646                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47742.757538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47742.757538                       # average overall mshr miss latency
system.cpu2.dcache.replacements                226459                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            6                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     50472081                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       50472087                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       257973                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       257975                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  15412008231                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15412008231                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     50730054                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     50730062                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.250000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.005085                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005085                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 59742.718157                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 59742.254990                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       140274                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       140274                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       117699                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       117699                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4123704834                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4123704834                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 35036.022685                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35036.022685                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     15910304                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15910307                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        89917                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        89918                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   5556493278                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5556493278                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     16000221                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     16000225                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.005620                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005620                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 61795.803663                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61795.116417                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          103                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        89814                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        89814                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5522566572                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5522566572                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.005613                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005613                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 61488.927918                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61488.927918                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      1475944                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      1475944                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data            2                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        89190                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        89192                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      1565134                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      1565136                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.056986                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.056987                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        19933                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        19933                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1212627825                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1212627825                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.012736                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.012736                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 60835.189134                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 60835.189134                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.171973                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           68085891                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           226971                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           299.976169                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14950446120468                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.018821                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.153153                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000037                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998346                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998383                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        546590355                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       546590355                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           16                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     68144209                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        68144225                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           16                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     68144209                       # number of overall hits
system.cpu2.icache.overall_hits::total       68144225                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          466                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           468                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          466                       # number of overall misses
system.cpu2.icache.overall_misses::total          468                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     40015944                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     40015944                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     40015944                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     40015944                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     68144675                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     68144693                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     68144675                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     68144693                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.111111                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.111111                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 85871.124464                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 85504.153846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 85871.124464                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 85504.153846                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          129                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          337                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          337                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     30616686                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30616686                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     30616686                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30616686                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90850.700297                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 90850.700297                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90850.700297                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 90850.700297                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           16                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     68144209                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       68144225                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          466                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          468                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     40015944                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     40015944                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     68144675                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     68144693                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 85871.124464                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 85504.153846                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          129                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          337                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     30616686                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30616686                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 90850.700297                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 90850.700297                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          333.949093                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           68144564                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              339                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         201016.412979                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   331.949093                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.648338                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.652244                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        545157883                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       545157883                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         137975                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       196917                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       135605                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          480                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          480                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         89335                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        89335                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       137975                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       681361                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             682039                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        21696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     29019520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            29041216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       106063                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                6788032                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        333853                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001402                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.037415                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              333385     99.86%     99.86% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 468      0.14%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          333853                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       302084280                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         336663                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      226898874                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       118958                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         118958                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       118958                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        118958                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          337                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       108008                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       108352                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          337                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       108008                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       108352                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     30388914                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  10258713018                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  10289101932                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     30388914                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  10258713018                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  10289101932                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          337                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       226966                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       227310                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          337                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       226966                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       227310                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.475877                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.476671                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.475877                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.476671                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90174.818991                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 94981.047867                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 94959.963194                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90174.818991                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 94981.047867                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 94959.963194                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       106063                       # number of writebacks
system.cpu2.l2cache.writebacks::total          106063                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          337                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       108008                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       108345                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          337                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       108008                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       108345                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     30276693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  10222746354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  10253023047                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     30276693                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  10222746354                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  10253023047                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.475877                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.476640                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.475877                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.476640                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 89841.818991                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 94648.047867                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 94633.098408                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 89841.818991                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 94648.047867                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 94633.098408                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               106063                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       136175                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       136175                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       136175                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       136175                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks        90171                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        90171                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks        90171                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        90171                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          480                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          480                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          480                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          480                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        32427                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        32427                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        56907                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        56908                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5341531788                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5341531788                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        89334                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        89335                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.637014                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.637018                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 93864.230903                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 93862.581500                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        56907                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        56907                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5322581757                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5322581757                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.637014                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.637007                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93531.230903                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 93531.230903                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        86531                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        86531                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          337                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        51101                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        51444                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     30388914                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4917181230                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   4947570144                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       137632                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       137975                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.371287                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.372850                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90174.818991                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 96224.755484                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 96173.900630                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          337                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        51101                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        51438                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     30276693                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4900164597                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   4930441290                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.371287                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.372807                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 89841.818991                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95891.755484                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95852.118862                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2420.086669                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            454136                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          108500                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.185585                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.834765                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.031208                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     3.176538                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   133.262448                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2261.781711                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005331                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000776                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.032535                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.552193                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.590841                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2437                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1328                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          613                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.594971                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         7374676                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        7374676                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14950446128803                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  73339941635                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31955.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31955.numOps                      0                       # Number of Ops committed
system.cpu2.thread31955.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            9                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66370150                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66370159                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            9                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67846506                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67846515                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       348273                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        348276                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       437083                       # number of overall misses
system.cpu3.dcache.overall_misses::total       437088                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  21062761821                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21062761821                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  21062761821                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21062761821                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66718423                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66718435                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           14                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68283589                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68283603                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005220                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005220                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.357143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.006401                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006401                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 60477.733907                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60477.212960                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 48189.386961                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48188.835706                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       386278                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            721                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   535.753121                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       226460                       # number of writebacks
system.cpu3.dcache.writebacks::total           226460                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       140627                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       140627                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       140627                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       140627                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207646                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207646                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227574                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227574                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9660402261                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9660402261                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  10880866908                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10880866908                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003333                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003333                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 46523.420923                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46523.420923                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 47812.434232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47812.434232                       # average overall mshr miss latency
system.cpu3.dcache.replacements                226460                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            6                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50459960                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50459966                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       258240                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       258242                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  15512009130                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15512009130                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50718200                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50718208                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.005092                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005092                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 60068.189010                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60067.723802                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       140522                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       140522                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       117718                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       117718                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4143804048                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4143804048                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002321                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002321                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 35201.108140                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35201.108140                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15910190                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15910193                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        90033                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        90034                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   5550752691                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5550752691                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     16000223                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     16000227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005627                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005627                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 61652.424011                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61651.739243                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        89928                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89928                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   5516598213                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5516598213                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005620                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005620                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 61344.611389                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61344.611389                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1476356                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1476356                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        88810                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        88812                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1565166                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1565168                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.056742                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.056743                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19928                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19928                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1220464647                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1220464647                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012732                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012732                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 61243.709705                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 61243.709705                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.171759                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           68074195                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           226972                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           299.923317                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14950446120468                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.018820                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.152939                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000037                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998346                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998382                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        546495796                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       546495796                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                         10                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     68144445                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68144461                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     68144445                       # number of overall hits
system.cpu3.icache.overall_hits::total       68144461                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          465                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           467                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          465                       # number of overall misses
system.cpu3.icache.overall_misses::total          467                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     40441851                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40441851                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     40441851                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40441851                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     68144910                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68144928                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     68144910                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68144928                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 86971.722581                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 86599.252677                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 86971.722581                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 86599.252677                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          128                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          128                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          337                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          337                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     30882753                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30882753                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     30882753                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30882753                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91640.216617                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 91640.216617                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91640.216617                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 91640.216617                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     68144445                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68144461                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          465                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          467                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     40441851                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40441851                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     68144910                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68144928                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 86971.722581                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 86599.252677                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          128                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          337                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     30882753                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30882753                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 91640.216617                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 91640.216617                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          332.850382                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           68144800                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              339                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         201017.109145                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   330.850383                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.646192                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.650098                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        545159763                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       545159763                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         137989                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       197001                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       135889                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          607                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          607                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         89322                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        89322                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       137989                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          677                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       681618                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             682295                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     29019648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            29041280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       106431                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6811584                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        334348                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001666                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.040782                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              333791     99.83%     99.83% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 557      0.17%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          334348                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       302127903                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         336663                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      226942164                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       118532                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         118532                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       118532                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        118532                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          336                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       108435                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       108778                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          336                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       108435                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       108778                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     30653982                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10281698676                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10312352658                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     30653982                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10281698676                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10312352658                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          336                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       226967                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       227310                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          336                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       226967                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       227310                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.477757                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.478545                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.477757                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.478545                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 91232.089286                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94819.003790                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 94801.822593                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 91232.089286                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94819.003790                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 94801.822593                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       106430                       # number of writebacks
system.cpu3.l2cache.writebacks::total          106430                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          336                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       108435                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       108771                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          336                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       108435                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       108771                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     30542094                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10245589821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10276131915                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     30542094                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10245589821                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10276131915                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.477757                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.478514                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.477757                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.478514                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90899.089286                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94486.003790                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 94474.923601                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90899.089286                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94486.003790                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 94474.923601                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               106430                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       135941                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       135941                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       135941                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       135941                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        90410                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        90410                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        90410                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        90410                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          607                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          607                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          607                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          607                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32503                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32503                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        56818                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        56819                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   5334713280                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   5334713280                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        89321                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        89322                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.636110                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.636114                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 93891.254180                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 93889.601718                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        56818                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        56818                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5315792886                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   5315792886                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.636110                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.636103                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 93558.254180                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 93558.254180                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        86029                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        86029                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        51617                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        51959                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     30653982                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4946985396                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   4977639378                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       137646                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       137988                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.374998                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.376547                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91232.089286                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 95840.234729                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 95799.368310                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        51617                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        51953                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     30542094                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4929796935                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   4960339029                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.374998                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.376504                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90899.089286                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 95507.234729                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95477.432083                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2389.800789                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            454268                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          108835                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.173915                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14950446119136                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    14.630178                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.031208                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.018765                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   191.279582                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2179.841056                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.003572                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000981                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.046699                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.532188                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.583447                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2405                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1301                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.587158                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7377123                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7377123                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14950446128803                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  73339941635                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              206764                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        429293                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        180132                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            150024                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             227584                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            227584                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         206764                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       323307                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       323132                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       322412                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       323715                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1292566                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13739072                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13731072                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13699840                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13755968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 54925952                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            335579                       # Total snoops (count)
system.l3bus.snoopTraffic                    11875520                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             769927                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   769927    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               769927                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            426925980                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            72347574                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            72313610                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            72159098                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            72444142                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         5774                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         5744                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         5542                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         5891                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               22951                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         5774                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         5744                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         5542                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         5891                       # number of overall hits
system.l3cache.overall_hits::total              22951                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       102517                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       102497                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          337                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       102466                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       102544                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            411397                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       102517                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       102497                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          337                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       102466                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       102544                       # number of overall misses
system.l3cache.overall_misses::total           411397                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     28965672                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   9709796484                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     28970001                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9715847760                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     28928376                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   9712998612                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     29198439                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9729303624                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  38984008968                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     28965672                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   9709796484                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     28970001                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9715847760                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     28928376                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   9712998612                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     29198439                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9729303624                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  38984008968                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       108291                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       108241                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          337                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       108008                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       108435                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          434348                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       108291                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       108241                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          337                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       108008                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       108435                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         434348                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.946681                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.946933                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.948689                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.945673                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.947160                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.946681                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.946933                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.948689                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.945673                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.947160                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 86207.357143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 94714.013130                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 86220.241071                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 94791.533020                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 85840.878338                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 94792.405403                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 86900.116071                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 94879.306678                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94760.071094                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 86207.357143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 94714.013130                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 86220.241071                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 94791.533020                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 85840.878338                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 94792.405403                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 86900.116071                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 94879.306678                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94760.071094                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         185555                       # number of writebacks
system.l3cache.writebacks::total               185555                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       102517                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       102497                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          337                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       102466                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       102544                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       411369                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       102517                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       102497                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          337                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       102466                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       102544                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       411369                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     26727912                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   9027033264                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     26732241                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   9033217740                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     26683956                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   9030575052                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     26960679                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   9046360584                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  36244291428                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     26727912                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   9027033264                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     26732241                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   9033217740                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     26683956                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   9030575052                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     26960679                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   9046360584                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  36244291428                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.946681                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.946933                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.948689                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.945673                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.947095                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.946681                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.946933                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.948689                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.945673                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.947095                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79547.357143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88054.013130                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79560.241071                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 88131.533020                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 79180.878338                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 88132.405403                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 80240.116071                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 88219.306678                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 88106.520978                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79547.357143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 88054.013130                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79560.241071                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 88131.533020                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 79180.878338                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 88132.405403                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 80240.116071                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 88219.306678                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 88106.520978                       # average overall mshr miss latency
system.l3cache.replacements                    335579                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       243738                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       243738                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       243738                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       243738                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       180132                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       180132                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       180132                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       180132                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          217                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          114                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           25                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              381                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        56808                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        56805                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        56793                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        56793                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         227203                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5040270684                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   5034644649                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5093407827                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5088288618                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  20256611778                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        57025                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        56830                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        56907                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        56818                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       227584                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.996195                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999560                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997997                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999560                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.998326                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 88724.663498                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 88630.308054                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 89683.725582                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 89593.587555                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 89156.445021                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        56808                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        56805                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        56793                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        56793                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       227199                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4661929404                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4656323349                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4715166447                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4710047238                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  18743466438                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.996195                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999560                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997997                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999560                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.998308                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 82064.663498                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81970.308054                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 83023.725582                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 82933.587555                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82498.014683                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         5557                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         5719                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         5428                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         5866                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22570                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        45709                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        45692                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          337                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        45673                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        45751                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       184194                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     28965672                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4669525800                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     28970001                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   4681203111                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     28928376                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   4619590785                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     29198439                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   4641015006                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  18727397190                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        51266                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        51411                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        51101                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        51617                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       206764                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.891605                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.888759                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.893779                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.886355                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.890842                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 86207.357143                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102157.688858                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86220.241071                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 102451.263044                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 85840.878338                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 101144.894905                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 86900.116071                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 101440.733667                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 101672.134760                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        45709                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45692                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          337                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        45673                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45751                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       184170                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     26727912                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4365103860                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     26732241                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   4376894391                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     26683956                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   4315408605                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     26960679                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   4336313346                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  17500824990                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.891605                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.888759                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.893779                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.886355                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.890726                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79547.357143                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95497.688858                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 79560.241071                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95791.263044                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 79180.878338                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 94484.894905                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 80240.116071                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 94780.733667                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 95025.384102                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59137.932867                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 446821                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               423870                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.054146                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14951125940634                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59137.932867                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.902373                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.902373                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65340                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          372                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5404                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        49566                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         9942                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.997009                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             14155358                       # Number of tag accesses
system.l3cache.tags.data_accesses            14155358                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    185555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    102517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    102497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    102466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    102541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003735001610                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10839                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10839                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              992577                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             175907                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      411369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     185555                       # Number of write requests accepted
system.mem_ctrls.readBursts                    411369                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   185555                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                411369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               185555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  188626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  12431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  11003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        10839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.949995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.869010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    573.163221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        10838     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10839                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.113664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.059192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.395230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6109     56.36%     56.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              151      1.39%     57.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2636     24.32%     82.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1357     12.52%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              411      3.79%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              134      1.24%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.27%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10839                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                26327616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11875520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    358.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   73339083504                       # Total gap between requests
system.mem_ctrls.avgGap                     122861.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6561088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6559808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        21568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6557824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6562624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11871680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 293209.901569360401                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 89461307.973768204451                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 293209.901569360401                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89443855.003436699510                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 294082.550085935858                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 89416802.899422854185                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 293209.901569360401                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 89482251.538166016340                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 161871936.582168161869                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       102517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       102497                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          337                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       102466                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       102544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       185555                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     14131884                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   5180359255                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     14136718                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5187229699                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     14053386                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5185660999                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     14367982                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5198814874                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3591461717746                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     42059.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     50531.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     42073.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     50608.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     41701.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     50608.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     42761.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     50698.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19355240.86                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6561088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6559808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        21568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6557824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6562816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      26329408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        21568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11875520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11875520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       102517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       102497                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       102466                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       102544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         411397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       185555                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        185555                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       293210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     89461308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       293210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89443855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       294083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     89416803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       293210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     89484869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        359004982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       293210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       293210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       294083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       293210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1180693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    161924295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       161924295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    161924295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       293210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     89461308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       293210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89443855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       294083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     89416803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       293210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     89484869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       520929277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               411366                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              185495                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        13092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        13049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        12909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        12929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        12863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        12960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        12995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        13013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        13006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        13014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        12728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        12694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        12983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        12996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        12831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        12839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         5839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5763                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13613140725                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1370671512                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20808754797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33092.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50584.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              300826                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31227                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       264802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   144.251962                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.412839                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   173.148678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       131456     49.64%     49.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        90135     34.04%     83.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        32673     12.34%     96.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          789      0.30%     96.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          549      0.21%     96.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          667      0.25%     96.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          462      0.17%     96.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          436      0.16%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7635      2.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       264802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              26327424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11871680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              358.977930                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              161.871937                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    825870479.616037                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1097959336.521597                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1730335716.748514                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  697182215.519949                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26146231958.147972                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 58058646772.190109                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3266230616.947512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  91822457095.689941                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1252.011421                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4463418519                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6605550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62270973116                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             184194                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       185555                       # Transaction distribution
system.membus.trans_dist::CleanEvict           150024                       # Transaction distribution
system.membus.trans_dist::ReadExReq            227203                       # Transaction distribution
system.membus.trans_dist::ReadExResp           227203                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         184194                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1158373                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1158373                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1158373                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     38204928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     38204928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                38204928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            411397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  411397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              411397                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           495892944                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          768373890                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       59512343                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     48483448                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3017266                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     40883588                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       40801688                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.799675                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         187580                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       180488                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       164186                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        16302                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          784                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    253423149                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3015224                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    186995392                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.939859                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.496738                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     74091397     39.62%     39.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     43627255     23.33%     62.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      9696930      5.19%     68.14% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     24792141     13.26%     81.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8360949      4.47%     85.87% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4537189      2.43%     88.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2075360      1.11%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1748149      0.93%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     18066022      9.66%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    186995392                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249999975                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     362744658                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           52986055                       # Number of memory references committed
system.switch_cpus0.commit.loads             36998852                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          29678263                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1295102                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          362743262                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    300786093     82.92%     82.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      8971842      2.47%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     36351310     10.02%     95.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     15339643      4.23%     99.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       647542      0.18%     99.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       647560      0.18%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    362744658                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     18066022                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18845777                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    105557588                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         62110887                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     30379718                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3297164                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     37043311                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2065                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     668747618                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         5118                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           59373609                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           26478893                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                37042                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2986507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             509808962                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           59512343                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41153454                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            213905364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6598424                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         68171808                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    220191140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.414309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.356450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        83354598     37.86%     37.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12441823      5.65%     43.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        14800289      6.72%     50.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        11140984      5.06%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11835492      5.38%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        14190001      6.44%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8392957      3.81%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4594464      2.09%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        59440532     26.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    220191140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.270216                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.314788                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           68171819                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            7058544                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       32491370                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         7059                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19522                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      21389239                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           738                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  73339951635                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3297164                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        30888257                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48266788                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         79903510                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     57835415                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     650159936                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        44795                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      40975751                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         45494                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      11503712                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    932632363                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1668234765                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1130666461                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          6603517                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    534433577                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       398198638                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        124030277                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               781656389                       # The number of ROB reads
system.switch_cpus0.rob.writes             1265543115                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249999975                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          362744658                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       59511331                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     48482772                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3017242                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     40883094                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       40801280                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.799883                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         187529                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       180386                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       164211                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        16175                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          731                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    253416112                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      3015280                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    186996022                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.939852                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.496713                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     74093380     39.62%     39.62% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     43623581     23.33%     62.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      9698657      5.19%     68.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     24792790     13.26%     81.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8359685      4.47%     85.87% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4537177      2.43%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2078530      1.11%     89.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1748149      0.93%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     18064073      9.66%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    186996022                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     362744697                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           52986060                       # Number of memory references committed
system.switch_cpus1.commit.loads             36998855                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29678266                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1295102                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          362743301                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        66834                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    300786126     82.92%     82.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      8971843      2.47%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     36351313     10.02%     95.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     15339645      4.23%     99.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       647542      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       647560      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    362744697                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     18064073                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18846166                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    105558661                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         62109210                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     30379877                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3297225                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     37042737                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2065                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     668735679                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         5115                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           59370548                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           26478306                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                37029                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2986583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             509801547                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           59511331                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41153020                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            213904587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6598548                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           72                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          629                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         68170857                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    220191145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.414255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        83356372     37.86%     37.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12441840      5.65%     43.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        14800267      6.72%     50.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        11140979      5.06%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11835211      5.37%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        14189675      6.44%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8392835      3.81%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4594475      2.09%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        59439491     26.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    220191145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.270211                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.314754                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           68170969                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  132                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            7058481                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       32490532                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         7070                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        19519                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      21388653                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  73339951635                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3297225                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        30888408                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       48271568                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         79902266                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     57831672                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     650149162                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        43280                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      40977815                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         43684                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      11500665                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    932617401                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1668208576                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1130648616                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          6603518                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    534433620                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       398183620                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        124032320                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               781651970                       # The number of ROB reads
system.switch_cpus1.rob.writes             1265528487                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          362744697                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       59487904                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     48463636                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3015988                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     40867006                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       40785207                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.799841                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         187471                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       180397                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       164199                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        16198                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          751                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    253322118                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3014028                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    187010177                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.938935                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.496506                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     74148585     39.65%     39.65% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     43614054     23.32%     62.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      9691687      5.18%     68.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     24782221     13.25%     81.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8358983      4.47%     85.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4535437      2.43%     88.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2071590      1.11%     89.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1747168      0.93%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     18060452      9.66%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    187010177                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249900255                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     362600540                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52965805                       # Number of memory references committed
system.switch_cpus2.commit.loads             36984869                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29666195                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1295006                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          362599144                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        66808                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    300665915     82.92%     82.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      8968152      2.47%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     36337375     10.02%     95.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     15333424      4.23%     99.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       647494      0.18%     99.82% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       647512      0.18%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    362600540                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     18060452                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18839573                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    105602416                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         62086326                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     30368404                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3295962                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     37028240                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2065                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     668486299                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         5124                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           59355577                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           26472602                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                37019                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      2985496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             509605090                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           59487904                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41136877                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            213908250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6596022                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           73                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          857                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         68144675                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          247                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    220192687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.412950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.356481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83410313     37.88%     37.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12436294      5.65%     43.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        14794746      6.72%     50.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        11136663      5.06%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11830759      5.37%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        14183859      6.44%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8389846      3.81%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4592293      2.09%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        59417914     26.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    220192687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.270105                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.313862                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           68144789                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  134                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            7055181                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       32480765                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         7048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        19535                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      21384131                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           712                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  73339951635                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3295962                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        30877382                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       48118555                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         79872297                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     58028485                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     649905480                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        40400                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      40961071                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         38554                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      11721137                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    932258953                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1667581457                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1130220728                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          6603390                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    534221659                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       398037156                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123983134                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               781431595                       # The number of ROB reads
system.switch_cpus2.rob.writes             1265039526                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249900255                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          362600540                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59487800                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48463777                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3016010                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40866997                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40785195                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.799834                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         187504                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       180234                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       164237                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        15997                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          740                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    253323864                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3014052                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    187007269                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.938965                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.496448                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     74154408     39.65%     39.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43595478     23.31%     62.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9699779      5.19%     68.15% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24783809     13.25%     81.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8352979      4.47%     85.87% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4535262      2.43%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2085606      1.12%     89.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1747333      0.93%     90.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     18052615      9.65%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    187007269                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249900282                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     362600576                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52965810                       # Number of memory references committed
system.switch_cpus3.commit.loads             36984873                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29666198                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1295006                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          362599180                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        66808                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    300665945     82.92%     82.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8968153      2.47%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36337379     10.02%     95.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15333425      4.23%     99.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       647494      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       647512      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    362600576                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     18052615                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18837993                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    105601819                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         62085614                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30368812                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3296043                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     37028150                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2064                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     668482965                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59343665                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26469911                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                37006                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1761                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2984362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             509606212                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59487800                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41136936                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            213906918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6596180                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           73                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          844                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         68144910                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          244                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    220190287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.412992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.356474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83406560     37.88%     37.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12437365      5.65%     43.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14795104      6.72%     50.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11137512      5.06%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11829432      5.37%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14184009      6.44%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8390054      3.81%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4592626      2.09%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59417625     26.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    220190287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.270104                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.313867                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           68145022                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  132                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15023786070438                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7055053                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32480793                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         7066                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19583                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21383916                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           721                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  73339951635                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3296043                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30875971                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       48106603                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         79872195                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     58039469                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     649900461                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        40954                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40964271                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         39397                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11729845                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    932253649                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1667569276                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1130215225                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6603513                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    534221719                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       398031789                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        123987559                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               781438306                       # The number of ROB reads
system.switch_cpus3.rob.writes             1265043624                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249900282                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          362600576                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
