
---------- Begin Simulation Statistics ----------
final_tick                                  598081000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52019                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718912                       # Number of bytes of host memory used
host_op_rate                                    52097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.32                       # Real time elapsed on the host
host_tick_rate                               36636425                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      849181                       # Number of instructions simulated
sim_ops                                        850471                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000598                       # Number of seconds simulated
sim_ticks                                   598081000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.857588                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   60320                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                62277                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6386                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             68108                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 28                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             162                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              134                       # Number of indirect misses.
system.cpu.branchPred.lookups                   69215                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     277                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      849181                       # Number of instructions committed
system.cpu.committedOps                        850471                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.408607                       # CPI: cycles per instruction
system.cpu.discardedOps                         13487                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             420926                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            326316                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            76516                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          241758                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.709921                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          1196162                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  473992     55.73%     55.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     53      0.01%     55.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                 308183     36.24%     91.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 68243      8.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   850471                       # Class of committed instruction
system.cpu.tickCycles                          954404                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3717                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1215                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          805                       # Transaction distribution
system.membus.trans_dist::WritebackClean           81                       # Transaction distribution
system.membus.trans_dist::CleanEvict              293                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1323                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           799                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        31808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       187328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  219136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2538                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.008274                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.090604                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2517     99.17%     99.17% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.83%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2538                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8156000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2207000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           11189250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         135808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             162432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        51520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           51520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          805                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                805                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44515709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         227072922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271588631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44515709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44515709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86142178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86142178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86142178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44515709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        227072922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            357730809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000391420500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           48                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           48                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6019                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        885                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      885                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               62                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11771000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                58608500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4712.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23462.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     754                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    600.502857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   417.224901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.292888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           35     10.00%     10.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           65     18.57%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45     12.86%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      4.57%     46.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      4.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.00%     52.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      2.86%     54.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39     11.14%     66.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          119     34.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          350                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           48                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.937500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.281624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    132.285862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             41     85.42%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1      2.08%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      2.08%     89.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      2.08%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      2.08%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      2.08%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      2.08%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            48                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           48                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.770833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.756920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.691578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     12.50%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     85.42%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            48                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 159872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   54592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  162432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                56640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       267.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     598022500                       # Total gap between requests
system.mem_ctrls.avgGap                     174707.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       133888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        54592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43445620.242074236274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 223862654.055219948292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91278606.075096860528                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          885                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9952000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     48656500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14645107750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23923.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22929.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16548144.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1392300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               717255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            11681040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2651760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        201834720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         59697120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          324686835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.881040                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    152938750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     19760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    425382250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1206660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6154680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1800900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        100531470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        145005120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          302022465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.985888                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    375761500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     19760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    202559500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       598081000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       214310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           214310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       214310                       # number of overall hits
system.cpu.icache.overall_hits::total          214310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          416                       # number of overall misses
system.cpu.icache.overall_misses::total           416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23496500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23496500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23496500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23496500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       214726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       214726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       214726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       214726                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001937                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001937                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001937                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001937                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56481.971154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56481.971154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56481.971154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56481.971154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           81                       # number of writebacks
system.cpu.icache.writebacks::total                81                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          416                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          416                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23080500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23080500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23080500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23080500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001937                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001937                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001937                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001937                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55481.971154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55481.971154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55481.971154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55481.971154                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       214310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          214310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23496500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23496500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       214726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       214726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001937                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001937                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56481.971154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56481.971154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23080500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23080500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001937                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001937                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55481.971154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55481.971154                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           230.335916                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              214726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               416                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            516.168269                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   230.335916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.449875                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.449875                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            429868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           429868                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       335211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           335211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       335229                       # number of overall hits
system.cpu.dcache.overall_hits::total          335229                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3428                       # number of overall misses
system.cpu.dcache.overall_misses::total          3428                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    177121500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    177121500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    177121500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    177121500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       338628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       338628                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       338657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       338657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010091                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010122                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51835.381914                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51835.381914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51669.049008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51669.049008                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          805                       # number of writebacks
system.cpu.dcache.writebacks::total               805                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1304                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1304                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    115087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    115087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    115548000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    115548000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006240                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006240                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006263                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54466.161855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54466.161855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54478.076379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54478.076379                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1098                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       269647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          269647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       270440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       270440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56090.794451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56090.794451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43511500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43511500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002921                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002921                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55077.848101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55077.848101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    132641500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    132641500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        68188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        68188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50549.352134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50549.352134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1301                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1301                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71575500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71575500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54100.907029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54100.907029                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.379310                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.379310                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       461000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       461000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        57625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        57625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        85000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           809.363312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              337386                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2122                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            158.994345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   809.363312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.790394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.790394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          737                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            679508                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           679508                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    598081000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
