# learning-vhdl

* Recall entity-architecture pair.
* Instead of a parameter list, we have a port list because we are working with hardware.
* `halfAdder` diagram

![alt text](https://user-images.githubusercontent.com/31664851/122470273-da038680-cf8b-11eb-9161-0c658aabcb43.png)

* 4-bit Adder

![alt text](https://user-images.githubusercontent.com/31664851/122472030-05877080-cf8e-11eb-8bb8-59a4005b9f9f.png)
