// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "04/15/2022 21:06:43"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module openmips_min_sopc (
	clk,
	rst,
	result);
input 	clk;
input 	rst;
output 	[31:0] result;

// Design Ports Information
// result[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[16]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[17]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[18]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[19]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[20]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[21]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[22]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[23]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[24]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[25]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[26]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[27]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[28]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[29]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[30]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[31]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("auipc_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \result[0]~output_o ;
wire \result[1]~output_o ;
wire \result[2]~output_o ;
wire \result[3]~output_o ;
wire \result[4]~output_o ;
wire \result[5]~output_o ;
wire \result[6]~output_o ;
wire \result[7]~output_o ;
wire \result[8]~output_o ;
wire \result[9]~output_o ;
wire \result[10]~output_o ;
wire \result[11]~output_o ;
wire \result[12]~output_o ;
wire \result[13]~output_o ;
wire \result[14]~output_o ;
wire \result[15]~output_o ;
wire \result[16]~output_o ;
wire \result[17]~output_o ;
wire \result[18]~output_o ;
wire \result[19]~output_o ;
wire \result[20]~output_o ;
wire \result[21]~output_o ;
wire \result[22]~output_o ;
wire \result[23]~output_o ;
wire \result[24]~output_o ;
wire \result[25]~output_o ;
wire \result[26]~output_o ;
wire \result[27]~output_o ;
wire \result[28]~output_o ;
wire \result[29]~output_o ;
wire \result[30]~output_o ;
wire \result[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \openmips0|pc_reg0|pc[2]~17_combout ;
wire \openmips0|pc_reg0|ce~0_combout ;
wire \openmips0|pc_reg0|ce~q ;
wire \openmips0|pc_reg0|pc[2]~18 ;
wire \openmips0|pc_reg0|pc[3]~19_combout ;
wire \openmips0|pc_reg0|pc[3]~20 ;
wire \openmips0|pc_reg0|pc[4]~21_combout ;
wire \openmips0|pc_reg0|pc[4]~22 ;
wire \openmips0|pc_reg0|pc[5]~23_combout ;
wire \openmips0|pc_reg0|pc[5]~24 ;
wire \openmips0|pc_reg0|pc[6]~25_combout ;
wire \openmips0|pc_reg0|pc[6]~26 ;
wire \openmips0|pc_reg0|pc[7]~27_combout ;
wire \openmips0|pc_reg0|pc[7]~28 ;
wire \openmips0|pc_reg0|pc[8]~29_combout ;
wire \openmips0|pc_reg0|pc[8]~30 ;
wire \openmips0|pc_reg0|pc[9]~31_combout ;
wire \openmips0|pc_reg0|pc[9]~32 ;
wire \openmips0|pc_reg0|pc[10]~33_combout ;
wire \openmips0|pc_reg0|pc[10]~34 ;
wire \openmips0|pc_reg0|pc[11]~35_combout ;
wire \openmips0|pc_reg0|pc[11]~36 ;
wire \openmips0|pc_reg0|pc[12]~37_combout ;
wire \openmips0|pc_reg0|pc[12]~38 ;
wire \openmips0|pc_reg0|pc[13]~39_combout ;
wire \openmips0|pc_reg0|pc[13]~40 ;
wire \openmips0|pc_reg0|pc[14]~41_combout ;
wire \openmips0|pc_reg0|pc[14]~42 ;
wire \openmips0|pc_reg0|pc[15]~43_combout ;
wire \openmips0|pc_reg0|pc[15]~44 ;
wire \openmips0|pc_reg0|pc[16]~45_combout ;
wire \openmips0|pc_reg0|pc[16]~46 ;
wire \openmips0|pc_reg0|pc[17]~47_combout ;
wire \openmips0|pc_reg0|pc[17]~48 ;
wire \openmips0|pc_reg0|pc[18]~49_combout ;
wire \openmips0|if_id0|id_inst~0_combout ;
wire \openmips0|if_id0|id_inst~3_combout ;
wire \openmips0|if_id0|id_inst~2_combout ;
wire \openmips0|if_id0|id_inst~1_combout ;
wire \openmips0|if_id0|id_inst~4_combout ;
wire \openmips0|if_id0|id_inst~5_combout ;
wire \openmips0|id_ex0|ex_alusel~0_combout ;
wire \openmips0|id_ex0|ex_alusel[0]~feeder_combout ;
wire \openmips0|ex_mem0|mem_wdata~0_combout ;
wire \openmips0|id_ex0|ex_wreg~q ;
wire \openmips0|ex_mem0|mem_wreg~0_combout ;
wire \openmips0|ex_mem0|mem_wreg~q ;
wire \openmips0|ex_mem0|mem_wd~0_combout ;
wire \openmips0|id0|always1~0_combout ;
wire \openmips0|id_ex0|ex_reg1~28_combout ;
wire \openmips0|id_ex0|ex_reg1~29_combout ;
wire \openmips0|id_ex0|ex_reg1~30_combout ;
wire \openmips0|id_ex0|ex_reg1~31_combout ;
wire \openmips0|id_ex0|ex_aluop[0]~feeder_combout ;
wire \openmips0|ex0|Selector46~0_combout ;
wire \openmips0|ex0|Selector46~1_combout ;
wire \openmips0|ex0|WideOr1~0_combout ;
wire \openmips0|ex0|WideOr1~0clkctrl_outclk ;
wire \openmips0|ex0|Mux8~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~1_combout ;
wire \openmips0|id_ex0|ex_reg1~32_combout ;
wire \openmips0|ex0|Selector45~0_combout ;
wire \openmips0|ex0|Mux7~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~2_combout ;
wire \openmips0|id_ex0|ex_reg1~33_combout ;
wire \openmips0|ex0|Selector44~0_combout ;
wire \openmips0|ex0|Mux6~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~3_combout ;
wire \openmips0|id_ex0|ex_reg1~34_combout ;
wire \openmips0|ex0|Selector43~0_combout ;
wire \openmips0|ex0|Mux5~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~4_combout ;
wire \openmips0|id_ex0|ex_reg1~35_combout ;
wire \openmips0|ex0|Selector42~0_combout ;
wire \openmips0|ex0|Mux4~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~5_combout ;
wire \openmips0|id_ex0|ex_reg1~36_combout ;
wire \openmips0|ex0|Selector41~0_combout ;
wire \openmips0|ex0|Mux3~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~6_combout ;
wire \openmips0|id_ex0|ex_reg1~37_combout ;
wire \openmips0|ex0|Selector40~0_combout ;
wire \openmips0|ex0|Mux2~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~7_combout ;
wire \openmips0|id_ex0|ex_reg1~38_combout ;
wire \openmips0|ex0|Selector39~0_combout ;
wire \openmips0|ex0|Mux1~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~8_combout ;
wire \openmips0|id_ex0|ex_reg1~39_combout ;
wire \openmips0|ex0|Selector38~0_combout ;
wire \openmips0|ex0|Mux0~0_combout ;
wire \openmips0|id0|always1~1_combout ;
wire \openmips0|ex_mem0|mem_wdata~9_combout ;
wire \openmips0|id_ex0|ex_reg1~40_combout ;
wire \openmips0|id_ex0|ex_reg1~41_combout ;
wire \openmips0|ex0|Selector37~0_combout ;
wire \openmips0|ex0|Mux9~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~10_combout ;
wire \openmips0|id_ex0|ex_reg1~42_combout ;
wire \openmips0|id_ex0|ex_reg1~43_combout ;
wire \openmips0|ex0|Selector36~0_combout ;
wire \openmips0|ex0|Mux10~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~11_combout ;
wire \openmips0|id_ex0|ex_reg1~44_combout ;
wire \openmips0|id_ex0|ex_reg1~45_combout ;
wire \openmips0|ex0|Selector35~0_combout ;
wire \openmips0|ex0|Mux11~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~12_combout ;
wire \openmips0|id_ex0|ex_reg1~46_combout ;
wire \openmips0|id_ex0|ex_reg1~47_combout ;
wire \openmips0|ex0|Selector34~0_combout ;
wire \openmips0|ex0|Mux12~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~13_combout ;
wire \openmips0|id_ex0|ex_reg1~48_combout ;
wire \openmips0|id_ex0|ex_reg1~49_combout ;
wire \openmips0|ex0|Selector33~0_combout ;
wire \openmips0|ex0|Mux13~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~14_combout ;
wire \openmips0|id_ex0|ex_reg1~64_combout ;
wire \openmips0|id_ex0|ex_reg1~50_combout ;
wire \openmips0|ex0|Selector32~0_combout ;
wire \openmips0|ex0|Mux14~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~15_combout ;
wire \openmips0|id_ex0|ex_reg1~51_combout ;
wire \openmips0|ex0|Selector31~0_combout ;
wire \openmips0|ex0|Mux15~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~16_combout ;
wire \openmips0|id_ex0|ex_reg1~52_combout ;
wire \openmips0|id_ex0|ex_reg1~53_combout ;
wire \openmips0|ex0|Selector30~0_combout ;
wire \openmips0|ex0|Mux16~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~17_combout ;
wire \openmips0|id_ex0|ex_reg1~54_combout ;
wire \openmips0|id_ex0|ex_reg1~55_combout ;
wire \openmips0|ex0|Selector29~0_combout ;
wire \openmips0|ex0|Mux17~0_combout ;
wire \openmips0|id_ex0|ex_reg1~65_combout ;
wire \openmips0|ex_mem0|mem_wdata~18_combout ;
wire \openmips0|id_ex0|ex_reg1~56_combout ;
wire \openmips0|id_ex0|ex_reg1~57_combout ;
wire \openmips0|ex0|Selector28~0_combout ;
wire \openmips0|ex0|Mux18~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~19_combout ;
wire \openmips0|id_ex0|ex_reg1~66_combout ;
wire \openmips0|id_ex0|ex_reg1~58_combout ;
wire \openmips0|ex0|Selector27~0_combout ;
wire \openmips0|ex0|Mux19~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~20_combout ;
wire \openmips0|id_ex0|ex_reg1~59_combout ;
wire \openmips0|id_ex0|ex_reg1~67_combout ;
wire \openmips0|ex0|Selector26~0_combout ;
wire \openmips0|ex0|Mux20~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~21_combout ;
wire \openmips0|id_ex0|ex_reg1~68_combout ;
wire \openmips0|id_ex0|ex_reg1~60_combout ;
wire \openmips0|ex0|Selector25~0_combout ;
wire \openmips0|ex0|Mux21~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~22_combout ;
wire \openmips0|id_ex0|ex_reg1~61_combout ;
wire \openmips0|id_ex0|ex_reg1~62_combout ;
wire \openmips0|ex0|Selector24~0_combout ;
wire \openmips0|ex0|Mux22~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~23_combout ;
wire \openmips0|id_ex0|ex_reg1~69_combout ;
wire \openmips0|id_ex0|ex_reg1~63_combout ;
wire \openmips0|ex0|Selector23~0_combout ;
wire \openmips0|ex0|Mux23~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~24_combout ;
wire \openmips0|id0|reg1_o[24]~0_combout ;
wire \openmips0|id_ex0|ex_reg1~70_combout ;
wire \openmips0|ex0|Selector22~0_combout ;
wire \openmips0|ex0|Mux24~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~25_combout ;
wire \openmips0|id0|reg1_o[25]~1_combout ;
wire \openmips0|id_ex0|ex_reg1~71_combout ;
wire \openmips0|ex0|Selector21~0_combout ;
wire \openmips0|ex0|Mux25~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~26_combout ;
wire \openmips0|id0|reg1_o[26]~2_combout ;
wire \openmips0|id_ex0|ex_reg1~72_combout ;
wire \openmips0|ex0|Selector20~0_combout ;
wire \openmips0|ex0|Mux26~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~27_combout ;
wire \openmips0|id0|reg1_o[27]~3_combout ;
wire \openmips0|id_ex0|ex_reg1~73_combout ;
wire \openmips0|ex0|Selector19~0_combout ;
wire \openmips0|ex0|Mux27~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~28_combout ;
wire \openmips0|id0|reg1_o[28]~4_combout ;
wire \openmips0|id_ex0|ex_reg1~74_combout ;
wire \openmips0|ex0|Selector18~0_combout ;
wire \openmips0|ex0|Mux28~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~29_combout ;
wire \openmips0|id0|reg1_o[29]~5_combout ;
wire \openmips0|id_ex0|ex_reg1~75_combout ;
wire \openmips0|ex0|Selector17~0_combout ;
wire \openmips0|ex0|Mux29~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~30_combout ;
wire \openmips0|id0|reg1_o[30]~6_combout ;
wire \openmips0|id_ex0|ex_reg1~76_combout ;
wire \openmips0|ex0|Selector16~0_combout ;
wire \openmips0|ex0|Mux30~0_combout ;
wire \openmips0|ex_mem0|mem_wdata~31_combout ;
wire \openmips0|id0|reg1_o[31]~7_combout ;
wire \openmips0|id_ex0|ex_reg1~77_combout ;
wire \openmips0|ex0|Selector15~0_combout ;
wire \openmips0|ex0|Mux31~0_combout ;
wire [7:0] \openmips0|id_ex0|ex_aluop ;
wire [31:0] \openmips0|pc_reg0|pc ;
wire [2:0] \openmips0|id_ex0|ex_alusel ;
wire [31:0] \openmips0|if_id0|id_inst ;
wire [4:0] \openmips0|ex_mem0|mem_wd ;
wire [31:0] \openmips0|id_ex0|ex_reg1 ;
wire [31:0] \openmips0|ex_mem0|mem_wdata ;
wire [31:0] \openmips0|id_ex0|ex_reg2 ;
wire [4:0] \openmips0|id_ex0|ex_wd ;
wire [31:0] \openmips0|ex0|logicout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \result[0]~output (
	.i(\openmips0|ex0|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \result[1]~output (
	.i(\openmips0|ex0|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \result[2]~output (
	.i(\openmips0|ex0|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \result[3]~output (
	.i(\openmips0|ex0|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \result[4]~output (
	.i(\openmips0|ex0|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \result[5]~output (
	.i(\openmips0|ex0|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \result[6]~output (
	.i(\openmips0|ex0|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \result[7]~output (
	.i(\openmips0|ex0|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \result[8]~output (
	.i(\openmips0|ex0|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \result[9]~output (
	.i(\openmips0|ex0|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \result[10]~output (
	.i(\openmips0|ex0|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \result[11]~output (
	.i(\openmips0|ex0|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \result[12]~output (
	.i(\openmips0|ex0|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \result[13]~output (
	.i(\openmips0|ex0|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \result[14]~output (
	.i(\openmips0|ex0|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \result[15]~output (
	.i(\openmips0|ex0|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \result[16]~output (
	.i(\openmips0|ex0|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \result[17]~output (
	.i(\openmips0|ex0|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \result[18]~output (
	.i(\openmips0|ex0|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \result[19]~output (
	.i(\openmips0|ex0|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \result[20]~output (
	.i(\openmips0|ex0|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \result[21]~output (
	.i(\openmips0|ex0|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \result[22]~output (
	.i(\openmips0|ex0|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \result[23]~output (
	.i(\openmips0|ex0|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \result[24]~output (
	.i(\openmips0|ex0|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \result[25]~output (
	.i(\openmips0|ex0|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \result[26]~output (
	.i(\openmips0|ex0|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \result[27]~output (
	.i(\openmips0|ex0|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \result[28]~output (
	.i(\openmips0|ex0|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \result[29]~output (
	.i(\openmips0|ex0|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \result[30]~output (
	.i(\openmips0|ex0|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \result[31]~output (
	.i(\openmips0|ex0|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneive_lcell_comb \openmips0|pc_reg0|pc[2]~17 (
// Equation(s):
// \openmips0|pc_reg0|pc[2]~17_combout  = \openmips0|pc_reg0|pc [2] $ (VCC)
// \openmips0|pc_reg0|pc[2]~18  = CARRY(\openmips0|pc_reg0|pc [2])

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\openmips0|pc_reg0|pc[2]~17_combout ),
	.cout(\openmips0|pc_reg0|pc[2]~18 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[2]~17 .lut_mask = 16'h33CC;
defparam \openmips0|pc_reg0|pc[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneive_lcell_comb \openmips0|pc_reg0|ce~0 (
// Equation(s):
// \openmips0|pc_reg0|ce~0_combout  = !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\openmips0|pc_reg0|ce~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|pc_reg0|ce~0 .lut_mask = 16'h00FF;
defparam \openmips0|pc_reg0|ce~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \openmips0|pc_reg0|ce (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|ce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|ce .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|ce .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \openmips0|pc_reg0|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[2] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneive_lcell_comb \openmips0|pc_reg0|pc[3]~19 (
// Equation(s):
// \openmips0|pc_reg0|pc[3]~19_combout  = (\openmips0|pc_reg0|pc [3] & (!\openmips0|pc_reg0|pc[2]~18 )) # (!\openmips0|pc_reg0|pc [3] & ((\openmips0|pc_reg0|pc[2]~18 ) # (GND)))
// \openmips0|pc_reg0|pc[3]~20  = CARRY((!\openmips0|pc_reg0|pc[2]~18 ) # (!\openmips0|pc_reg0|pc [3]))

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[2]~18 ),
	.combout(\openmips0|pc_reg0|pc[3]~19_combout ),
	.cout(\openmips0|pc_reg0|pc[3]~20 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[3]~19 .lut_mask = 16'h3C3F;
defparam \openmips0|pc_reg0|pc[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \openmips0|pc_reg0|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[3] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneive_lcell_comb \openmips0|pc_reg0|pc[4]~21 (
// Equation(s):
// \openmips0|pc_reg0|pc[4]~21_combout  = (\openmips0|pc_reg0|pc [4] & (\openmips0|pc_reg0|pc[3]~20  $ (GND))) # (!\openmips0|pc_reg0|pc [4] & (!\openmips0|pc_reg0|pc[3]~20  & VCC))
// \openmips0|pc_reg0|pc[4]~22  = CARRY((\openmips0|pc_reg0|pc [4] & !\openmips0|pc_reg0|pc[3]~20 ))

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[3]~20 ),
	.combout(\openmips0|pc_reg0|pc[4]~21_combout ),
	.cout(\openmips0|pc_reg0|pc[4]~22 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[4]~21 .lut_mask = 16'hC30C;
defparam \openmips0|pc_reg0|pc[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N21
dffeas \openmips0|pc_reg0|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[4] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneive_lcell_comb \openmips0|pc_reg0|pc[5]~23 (
// Equation(s):
// \openmips0|pc_reg0|pc[5]~23_combout  = (\openmips0|pc_reg0|pc [5] & (!\openmips0|pc_reg0|pc[4]~22 )) # (!\openmips0|pc_reg0|pc [5] & ((\openmips0|pc_reg0|pc[4]~22 ) # (GND)))
// \openmips0|pc_reg0|pc[5]~24  = CARRY((!\openmips0|pc_reg0|pc[4]~22 ) # (!\openmips0|pc_reg0|pc [5]))

	.dataa(\openmips0|pc_reg0|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[4]~22 ),
	.combout(\openmips0|pc_reg0|pc[5]~23_combout ),
	.cout(\openmips0|pc_reg0|pc[5]~24 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[5]~23 .lut_mask = 16'h5A5F;
defparam \openmips0|pc_reg0|pc[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N23
dffeas \openmips0|pc_reg0|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[5] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneive_lcell_comb \openmips0|pc_reg0|pc[6]~25 (
// Equation(s):
// \openmips0|pc_reg0|pc[6]~25_combout  = (\openmips0|pc_reg0|pc [6] & (\openmips0|pc_reg0|pc[5]~24  $ (GND))) # (!\openmips0|pc_reg0|pc [6] & (!\openmips0|pc_reg0|pc[5]~24  & VCC))
// \openmips0|pc_reg0|pc[6]~26  = CARRY((\openmips0|pc_reg0|pc [6] & !\openmips0|pc_reg0|pc[5]~24 ))

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[5]~24 ),
	.combout(\openmips0|pc_reg0|pc[6]~25_combout ),
	.cout(\openmips0|pc_reg0|pc[6]~26 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[6]~25 .lut_mask = 16'hC30C;
defparam \openmips0|pc_reg0|pc[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N25
dffeas \openmips0|pc_reg0|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[6] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneive_lcell_comb \openmips0|pc_reg0|pc[7]~27 (
// Equation(s):
// \openmips0|pc_reg0|pc[7]~27_combout  = (\openmips0|pc_reg0|pc [7] & (!\openmips0|pc_reg0|pc[6]~26 )) # (!\openmips0|pc_reg0|pc [7] & ((\openmips0|pc_reg0|pc[6]~26 ) # (GND)))
// \openmips0|pc_reg0|pc[7]~28  = CARRY((!\openmips0|pc_reg0|pc[6]~26 ) # (!\openmips0|pc_reg0|pc [7]))

	.dataa(\openmips0|pc_reg0|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[6]~26 ),
	.combout(\openmips0|pc_reg0|pc[7]~27_combout ),
	.cout(\openmips0|pc_reg0|pc[7]~28 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[7]~27 .lut_mask = 16'h5A5F;
defparam \openmips0|pc_reg0|pc[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \openmips0|pc_reg0|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[7] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneive_lcell_comb \openmips0|pc_reg0|pc[8]~29 (
// Equation(s):
// \openmips0|pc_reg0|pc[8]~29_combout  = (\openmips0|pc_reg0|pc [8] & (\openmips0|pc_reg0|pc[7]~28  $ (GND))) # (!\openmips0|pc_reg0|pc [8] & (!\openmips0|pc_reg0|pc[7]~28  & VCC))
// \openmips0|pc_reg0|pc[8]~30  = CARRY((\openmips0|pc_reg0|pc [8] & !\openmips0|pc_reg0|pc[7]~28 ))

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[7]~28 ),
	.combout(\openmips0|pc_reg0|pc[8]~29_combout ),
	.cout(\openmips0|pc_reg0|pc[8]~30 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[8]~29 .lut_mask = 16'hC30C;
defparam \openmips0|pc_reg0|pc[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \openmips0|pc_reg0|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[8] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneive_lcell_comb \openmips0|pc_reg0|pc[9]~31 (
// Equation(s):
// \openmips0|pc_reg0|pc[9]~31_combout  = (\openmips0|pc_reg0|pc [9] & (!\openmips0|pc_reg0|pc[8]~30 )) # (!\openmips0|pc_reg0|pc [9] & ((\openmips0|pc_reg0|pc[8]~30 ) # (GND)))
// \openmips0|pc_reg0|pc[9]~32  = CARRY((!\openmips0|pc_reg0|pc[8]~30 ) # (!\openmips0|pc_reg0|pc [9]))

	.dataa(\openmips0|pc_reg0|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[8]~30 ),
	.combout(\openmips0|pc_reg0|pc[9]~31_combout ),
	.cout(\openmips0|pc_reg0|pc[9]~32 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[9]~31 .lut_mask = 16'h5A5F;
defparam \openmips0|pc_reg0|pc[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N31
dffeas \openmips0|pc_reg0|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[9] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \openmips0|pc_reg0|pc[10]~33 (
// Equation(s):
// \openmips0|pc_reg0|pc[10]~33_combout  = (\openmips0|pc_reg0|pc [10] & (\openmips0|pc_reg0|pc[9]~32  $ (GND))) # (!\openmips0|pc_reg0|pc [10] & (!\openmips0|pc_reg0|pc[9]~32  & VCC))
// \openmips0|pc_reg0|pc[10]~34  = CARRY((\openmips0|pc_reg0|pc [10] & !\openmips0|pc_reg0|pc[9]~32 ))

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[9]~32 ),
	.combout(\openmips0|pc_reg0|pc[10]~33_combout ),
	.cout(\openmips0|pc_reg0|pc[10]~34 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[10]~33 .lut_mask = 16'hC30C;
defparam \openmips0|pc_reg0|pc[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \openmips0|pc_reg0|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[10] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \openmips0|pc_reg0|pc[11]~35 (
// Equation(s):
// \openmips0|pc_reg0|pc[11]~35_combout  = (\openmips0|pc_reg0|pc [11] & (!\openmips0|pc_reg0|pc[10]~34 )) # (!\openmips0|pc_reg0|pc [11] & ((\openmips0|pc_reg0|pc[10]~34 ) # (GND)))
// \openmips0|pc_reg0|pc[11]~36  = CARRY((!\openmips0|pc_reg0|pc[10]~34 ) # (!\openmips0|pc_reg0|pc [11]))

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[10]~34 ),
	.combout(\openmips0|pc_reg0|pc[11]~35_combout ),
	.cout(\openmips0|pc_reg0|pc[11]~36 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[11]~35 .lut_mask = 16'h3C3F;
defparam \openmips0|pc_reg0|pc[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \openmips0|pc_reg0|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[11] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \openmips0|pc_reg0|pc[12]~37 (
// Equation(s):
// \openmips0|pc_reg0|pc[12]~37_combout  = (\openmips0|pc_reg0|pc [12] & (\openmips0|pc_reg0|pc[11]~36  $ (GND))) # (!\openmips0|pc_reg0|pc [12] & (!\openmips0|pc_reg0|pc[11]~36  & VCC))
// \openmips0|pc_reg0|pc[12]~38  = CARRY((\openmips0|pc_reg0|pc [12] & !\openmips0|pc_reg0|pc[11]~36 ))

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[11]~36 ),
	.combout(\openmips0|pc_reg0|pc[12]~37_combout ),
	.cout(\openmips0|pc_reg0|pc[12]~38 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[12]~37 .lut_mask = 16'hC30C;
defparam \openmips0|pc_reg0|pc[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \openmips0|pc_reg0|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[12] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \openmips0|pc_reg0|pc[13]~39 (
// Equation(s):
// \openmips0|pc_reg0|pc[13]~39_combout  = (\openmips0|pc_reg0|pc [13] & (!\openmips0|pc_reg0|pc[12]~38 )) # (!\openmips0|pc_reg0|pc [13] & ((\openmips0|pc_reg0|pc[12]~38 ) # (GND)))
// \openmips0|pc_reg0|pc[13]~40  = CARRY((!\openmips0|pc_reg0|pc[12]~38 ) # (!\openmips0|pc_reg0|pc [13]))

	.dataa(\openmips0|pc_reg0|pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[12]~38 ),
	.combout(\openmips0|pc_reg0|pc[13]~39_combout ),
	.cout(\openmips0|pc_reg0|pc[13]~40 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[13]~39 .lut_mask = 16'h5A5F;
defparam \openmips0|pc_reg0|pc[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \openmips0|pc_reg0|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[13] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \openmips0|pc_reg0|pc[14]~41 (
// Equation(s):
// \openmips0|pc_reg0|pc[14]~41_combout  = (\openmips0|pc_reg0|pc [14] & (\openmips0|pc_reg0|pc[13]~40  $ (GND))) # (!\openmips0|pc_reg0|pc [14] & (!\openmips0|pc_reg0|pc[13]~40  & VCC))
// \openmips0|pc_reg0|pc[14]~42  = CARRY((\openmips0|pc_reg0|pc [14] & !\openmips0|pc_reg0|pc[13]~40 ))

	.dataa(\openmips0|pc_reg0|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[13]~40 ),
	.combout(\openmips0|pc_reg0|pc[14]~41_combout ),
	.cout(\openmips0|pc_reg0|pc[14]~42 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[14]~41 .lut_mask = 16'hA50A;
defparam \openmips0|pc_reg0|pc[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \openmips0|pc_reg0|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[14] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \openmips0|pc_reg0|pc[15]~43 (
// Equation(s):
// \openmips0|pc_reg0|pc[15]~43_combout  = (\openmips0|pc_reg0|pc [15] & (!\openmips0|pc_reg0|pc[14]~42 )) # (!\openmips0|pc_reg0|pc [15] & ((\openmips0|pc_reg0|pc[14]~42 ) # (GND)))
// \openmips0|pc_reg0|pc[15]~44  = CARRY((!\openmips0|pc_reg0|pc[14]~42 ) # (!\openmips0|pc_reg0|pc [15]))

	.dataa(\openmips0|pc_reg0|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[14]~42 ),
	.combout(\openmips0|pc_reg0|pc[15]~43_combout ),
	.cout(\openmips0|pc_reg0|pc[15]~44 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[15]~43 .lut_mask = 16'h5A5F;
defparam \openmips0|pc_reg0|pc[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \openmips0|pc_reg0|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[15] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \openmips0|pc_reg0|pc[16]~45 (
// Equation(s):
// \openmips0|pc_reg0|pc[16]~45_combout  = (\openmips0|pc_reg0|pc [16] & (\openmips0|pc_reg0|pc[15]~44  $ (GND))) # (!\openmips0|pc_reg0|pc [16] & (!\openmips0|pc_reg0|pc[15]~44  & VCC))
// \openmips0|pc_reg0|pc[16]~46  = CARRY((\openmips0|pc_reg0|pc [16] & !\openmips0|pc_reg0|pc[15]~44 ))

	.dataa(\openmips0|pc_reg0|pc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[15]~44 ),
	.combout(\openmips0|pc_reg0|pc[16]~45_combout ),
	.cout(\openmips0|pc_reg0|pc[16]~46 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[16]~45 .lut_mask = 16'hA50A;
defparam \openmips0|pc_reg0|pc[16]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \openmips0|pc_reg0|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[16]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[16] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneive_lcell_comb \openmips0|pc_reg0|pc[17]~47 (
// Equation(s):
// \openmips0|pc_reg0|pc[17]~47_combout  = (\openmips0|pc_reg0|pc [17] & (!\openmips0|pc_reg0|pc[16]~46 )) # (!\openmips0|pc_reg0|pc [17] & ((\openmips0|pc_reg0|pc[16]~46 ) # (GND)))
// \openmips0|pc_reg0|pc[17]~48  = CARRY((!\openmips0|pc_reg0|pc[16]~46 ) # (!\openmips0|pc_reg0|pc [17]))

	.dataa(gnd),
	.datab(\openmips0|pc_reg0|pc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\openmips0|pc_reg0|pc[16]~46 ),
	.combout(\openmips0|pc_reg0|pc[17]~47_combout ),
	.cout(\openmips0|pc_reg0|pc[17]~48 ));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[17]~47 .lut_mask = 16'h3C3F;
defparam \openmips0|pc_reg0|pc[17]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N15
dffeas \openmips0|pc_reg0|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[17]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[17] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \openmips0|pc_reg0|pc[18]~49 (
// Equation(s):
// \openmips0|pc_reg0|pc[18]~49_combout  = \openmips0|pc_reg0|pc[17]~48  $ (!\openmips0|pc_reg0|pc [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|pc_reg0|pc [18]),
	.cin(\openmips0|pc_reg0|pc[17]~48 ),
	.combout(\openmips0|pc_reg0|pc[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[18]~49 .lut_mask = 16'hF00F;
defparam \openmips0|pc_reg0|pc[18]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \openmips0|pc_reg0|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|pc_reg0|pc[18]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\openmips0|pc_reg0|ce~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|pc_reg0|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|pc_reg0|pc[18] .is_wysiwyg = "true";
defparam \openmips0|pc_reg0|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneive_lcell_comb \openmips0|if_id0|id_inst~0 (
// Equation(s):
// \openmips0|if_id0|id_inst~0_combout  = (!\rst~input_o  & (!\openmips0|pc_reg0|pc [3] & (\openmips0|pc_reg0|ce~q  & !\openmips0|pc_reg0|pc [2])))

	.dataa(\rst~input_o ),
	.datab(\openmips0|pc_reg0|pc [3]),
	.datac(\openmips0|pc_reg0|ce~q ),
	.datad(\openmips0|pc_reg0|pc [2]),
	.cin(gnd),
	.combout(\openmips0|if_id0|id_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~0 .lut_mask = 16'h0010;
defparam \openmips0|if_id0|id_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \openmips0|if_id0|id_inst~3 (
// Equation(s):
// \openmips0|if_id0|id_inst~3_combout  = (!\openmips0|pc_reg0|pc [13] & (!\openmips0|pc_reg0|pc [12] & (!\openmips0|pc_reg0|pc [14] & !\openmips0|pc_reg0|pc [15])))

	.dataa(\openmips0|pc_reg0|pc [13]),
	.datab(\openmips0|pc_reg0|pc [12]),
	.datac(\openmips0|pc_reg0|pc [14]),
	.datad(\openmips0|pc_reg0|pc [15]),
	.cin(gnd),
	.combout(\openmips0|if_id0|id_inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~3 .lut_mask = 16'h0001;
defparam \openmips0|if_id0|id_inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \openmips0|if_id0|id_inst~2 (
// Equation(s):
// \openmips0|if_id0|id_inst~2_combout  = (!\openmips0|pc_reg0|pc [9] & (!\openmips0|pc_reg0|pc [11] & (!\openmips0|pc_reg0|pc [8] & !\openmips0|pc_reg0|pc [10])))

	.dataa(\openmips0|pc_reg0|pc [9]),
	.datab(\openmips0|pc_reg0|pc [11]),
	.datac(\openmips0|pc_reg0|pc [8]),
	.datad(\openmips0|pc_reg0|pc [10]),
	.cin(gnd),
	.combout(\openmips0|if_id0|id_inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~2 .lut_mask = 16'h0001;
defparam \openmips0|if_id0|id_inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneive_lcell_comb \openmips0|if_id0|id_inst~1 (
// Equation(s):
// \openmips0|if_id0|id_inst~1_combout  = (!\openmips0|pc_reg0|pc [5] & (!\openmips0|pc_reg0|pc [4] & (!\openmips0|pc_reg0|pc [7] & !\openmips0|pc_reg0|pc [6])))

	.dataa(\openmips0|pc_reg0|pc [5]),
	.datab(\openmips0|pc_reg0|pc [4]),
	.datac(\openmips0|pc_reg0|pc [7]),
	.datad(\openmips0|pc_reg0|pc [6]),
	.cin(gnd),
	.combout(\openmips0|if_id0|id_inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~1 .lut_mask = 16'h0001;
defparam \openmips0|if_id0|id_inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \openmips0|if_id0|id_inst~4 (
// Equation(s):
// \openmips0|if_id0|id_inst~4_combout  = (\openmips0|if_id0|id_inst~0_combout  & (\openmips0|if_id0|id_inst~3_combout  & (\openmips0|if_id0|id_inst~2_combout  & \openmips0|if_id0|id_inst~1_combout )))

	.dataa(\openmips0|if_id0|id_inst~0_combout ),
	.datab(\openmips0|if_id0|id_inst~3_combout ),
	.datac(\openmips0|if_id0|id_inst~2_combout ),
	.datad(\openmips0|if_id0|id_inst~1_combout ),
	.cin(gnd),
	.combout(\openmips0|if_id0|id_inst~4_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~4 .lut_mask = 16'h8000;
defparam \openmips0|if_id0|id_inst~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \openmips0|if_id0|id_inst~5 (
// Equation(s):
// \openmips0|if_id0|id_inst~5_combout  = (!\openmips0|pc_reg0|pc [16] & (!\openmips0|pc_reg0|pc [18] & (!\openmips0|pc_reg0|pc [17] & \openmips0|if_id0|id_inst~4_combout )))

	.dataa(\openmips0|pc_reg0|pc [16]),
	.datab(\openmips0|pc_reg0|pc [18]),
	.datac(\openmips0|pc_reg0|pc [17]),
	.datad(\openmips0|if_id0|id_inst~4_combout ),
	.cin(gnd),
	.combout(\openmips0|if_id0|id_inst~5_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|if_id0|id_inst~5 .lut_mask = 16'h0100;
defparam \openmips0|if_id0|id_inst~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \openmips0|if_id0|id_inst[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|if_id0|id_inst~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|if_id0|id_inst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|if_id0|id_inst[0] .is_wysiwyg = "true";
defparam \openmips0|if_id0|id_inst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \openmips0|id_ex0|ex_alusel~0 (
// Equation(s):
// \openmips0|id_ex0|ex_alusel~0_combout  = (!\rst~input_o  & \openmips0|if_id0|id_inst [0])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_alusel~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel~0 .lut_mask = 16'h3030;
defparam \openmips0|id_ex0|ex_alusel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \openmips0|id_ex0|ex_alusel[0]~feeder (
// Equation(s):
// \openmips0|id_ex0|ex_alusel[0]~feeder_combout  = \openmips0|id_ex0|ex_alusel~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|id_ex0|ex_alusel~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_alusel[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel[0]~feeder .lut_mask = 16'hFF00;
defparam \openmips0|id_ex0|ex_alusel[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \openmips0|id_ex0|ex_alusel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_alusel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_alusel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_alusel[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_alusel[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \openmips0|id_ex0|ex_aluop[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_alusel~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_aluop [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[2] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_aluop[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \openmips0|id_ex0|ex_aluop[5] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_alusel~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_aluop [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[5] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_aluop[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~0 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~0_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [0]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~0 .lut_mask = 16'h3000;
defparam \openmips0|ex_mem0|mem_wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \openmips0|ex_mem0|mem_wdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[0] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \openmips0|id_ex0|ex_wreg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_alusel~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_wreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wreg .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_wreg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wreg~0 (
// Equation(s):
// \openmips0|ex_mem0|mem_wreg~0_combout  = (!\rst~input_o  & \openmips0|id_ex0|ex_wreg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|id_ex0|ex_wreg~q ),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wreg~0 .lut_mask = 16'h0F00;
defparam \openmips0|ex_mem0|mem_wreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \openmips0|ex_mem0|mem_wreg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wreg .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wreg .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \openmips0|id_ex0|ex_wd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_alusel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_wd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_wd[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_wd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wd~0 (
// Equation(s):
// \openmips0|ex_mem0|mem_wd~0_combout  = (!\rst~input_o  & \openmips0|id_ex0|ex_wd [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|id_ex0|ex_wd [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wd~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wd~0 .lut_mask = 16'h0F00;
defparam \openmips0|ex_mem0|mem_wd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \openmips0|ex_mem0|mem_wd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wd[0] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \openmips0|id0|always1~0 (
// Equation(s):
// \openmips0|id0|always1~0_combout  = (\openmips0|id_ex0|ex_wreg~q  & !\openmips0|id_ex0|ex_wd [0])

	.dataa(gnd),
	.datab(\openmips0|id_ex0|ex_wreg~q ),
	.datac(gnd),
	.datad(\openmips0|id_ex0|ex_wd [0]),
	.cin(gnd),
	.combout(\openmips0|id0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|always1~0 .lut_mask = 16'h00CC;
defparam \openmips0|id0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~28 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~28_combout  = (\openmips0|ex_mem0|mem_wreg~q  & (!\openmips0|ex_mem0|mem_wd [0] & (!\openmips0|id0|always1~0_combout  & \openmips0|id_ex0|ex_alusel~0_combout )))

	.dataa(\openmips0|ex_mem0|mem_wreg~q ),
	.datab(\openmips0|ex_mem0|mem_wd [0]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|id_ex0|ex_alusel~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~28_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~28 .lut_mask = 16'h0200;
defparam \openmips0|id_ex0|ex_reg1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~29 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~29_combout  = (!\rst~input_o  & (!\openmips0|id_ex0|ex_wd [0] & (\openmips0|if_id0|id_inst [0] & \openmips0|id_ex0|ex_wreg~q )))

	.dataa(\rst~input_o ),
	.datab(\openmips0|id_ex0|ex_wd [0]),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|id_ex0|ex_wreg~q ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~29_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~29 .lut_mask = 16'h1000;
defparam \openmips0|id_ex0|ex_reg1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~30 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~30_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|id_ex0|ex_reg1~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|id_ex0|ex_reg1~29_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~30_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~30 .lut_mask = 16'hF000;
defparam \openmips0|id_ex0|ex_reg1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~31 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~31_combout  = (\openmips0|ex_mem0|mem_wdata [0] & ((\openmips0|id_ex0|ex_reg1~28_combout ) # ((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [0])))) # (!\openmips0|ex_mem0|mem_wdata [0] & 
// (((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [0]))))

	.dataa(\openmips0|ex_mem0|mem_wdata [0]),
	.datab(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datad(\openmips0|ex0|logicout [0]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~31_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~31 .lut_mask = 16'hF888;
defparam \openmips0|id_ex0|ex_reg1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \openmips0|id_ex0|ex_reg1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \openmips0|id_ex0|ex_reg2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\openmips0|id_ex0|ex_alusel~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg2[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \openmips0|id_ex0|ex_aluop[0]~feeder (
// Equation(s):
// \openmips0|id_ex0|ex_aluop[0]~feeder_combout  = \openmips0|id_ex0|ex_alusel~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_aluop[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[0]~feeder .lut_mask = 16'hF0F0;
defparam \openmips0|id_ex0|ex_aluop[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \openmips0|id_ex0|ex_aluop[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_aluop[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_aluop [0]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_aluop[0] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_aluop[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \openmips0|ex0|Selector46~0 (
// Equation(s):
// \openmips0|ex0|Selector46~0_combout  = (\openmips0|id_ex0|ex_reg1 [0] & ((\openmips0|id_ex0|ex_reg2 [0]) # (\openmips0|id_ex0|ex_aluop [0]))) # (!\openmips0|id_ex0|ex_reg1 [0] & (\openmips0|id_ex0|ex_reg2 [0] & \openmips0|id_ex0|ex_aluop [0]))

	.dataa(\openmips0|id_ex0|ex_reg1 [0]),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_reg2 [0]),
	.datad(\openmips0|id_ex0|ex_aluop [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector46~0 .lut_mask = 16'hFAA0;
defparam \openmips0|ex0|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \openmips0|ex0|Selector46~1 (
// Equation(s):
// \openmips0|ex0|Selector46~1_combout  = (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|ex0|Selector46~0_combout ))

	.dataa(gnd),
	.datab(\openmips0|id_ex0|ex_aluop [2]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|ex0|Selector46~0_combout ),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector46~1 .lut_mask = 16'hC000;
defparam \openmips0|ex0|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \openmips0|ex0|WideOr1~0 (
// Equation(s):
// \openmips0|ex0|WideOr1~0_combout  = (\openmips0|id_ex0|ex_aluop [5] & (!\openmips0|id_ex0|ex_aluop [2] & !\openmips0|id_ex0|ex_aluop [0]))

	.dataa(\openmips0|id_ex0|ex_aluop [5]),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|WideOr1~0 .lut_mask = 16'h000A;
defparam \openmips0|ex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \openmips0|ex0|WideOr1~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\openmips0|ex0|WideOr1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\openmips0|ex0|WideOr1~0clkctrl_outclk ));
// synopsys translate_off
defparam \openmips0|ex0|WideOr1~0clkctrl .clock_type = "global clock";
defparam \openmips0|ex0|WideOr1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \openmips0|ex0|logicout[0] (
// Equation(s):
// \openmips0|ex0|logicout [0] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [0]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector46~1_combout ))))

	.dataa(\openmips0|ex0|Selector46~1_combout ),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.datad(\openmips0|ex0|logicout [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [0]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[0] .lut_mask = 16'h3202;
defparam \openmips0|ex0|logicout[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \openmips0|ex0|Mux8~0 (
// Equation(s):
// \openmips0|ex0|Mux8~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [0])

	.dataa(gnd),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux8~0 .lut_mask = 16'hCC00;
defparam \openmips0|ex0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~1 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~1_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [1]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [1]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~1 .lut_mask = 16'h3000;
defparam \openmips0|ex_mem0|mem_wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \openmips0|ex_mem0|mem_wdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[1] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~32 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~32_combout  = (\openmips0|ex_mem0|mem_wdata [1] & ((\openmips0|id_ex0|ex_reg1~28_combout ) # ((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [1])))) # (!\openmips0|ex_mem0|mem_wdata [1] & 
// (((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [1]))))

	.dataa(\openmips0|ex_mem0|mem_wdata [1]),
	.datab(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datad(\openmips0|ex0|logicout [1]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~32_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~32 .lut_mask = 16'hF888;
defparam \openmips0|id_ex0|ex_reg1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \openmips0|id_ex0|ex_reg1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[1] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \openmips0|ex0|Selector45~0 (
// Equation(s):
// \openmips0|ex0|Selector45~0_combout  = (\openmips0|id_ex0|ex_aluop [5] & (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_aluop [0] & \openmips0|id_ex0|ex_reg1 [1])))

	.dataa(\openmips0|id_ex0|ex_aluop [5]),
	.datab(\openmips0|id_ex0|ex_aluop [2]),
	.datac(\openmips0|id_ex0|ex_aluop [0]),
	.datad(\openmips0|id_ex0|ex_reg1 [1]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector45~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \openmips0|ex0|logicout[1] (
// Equation(s):
// \openmips0|ex0|logicout [1] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [1]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector45~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|Selector45~0_combout ),
	.datac(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.datad(\openmips0|ex0|logicout [1]),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [1]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[1] .lut_mask = 16'h5404;
defparam \openmips0|ex0|logicout[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \openmips0|ex0|Mux7~0 (
// Equation(s):
// \openmips0|ex0|Mux7~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [1])

	.dataa(gnd),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [1]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux7~0 .lut_mask = 16'hCC00;
defparam \openmips0|ex0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~2 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~2_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [2]))

	.dataa(\rst~input_o ),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [2]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~2 .lut_mask = 16'h4400;
defparam \openmips0|ex_mem0|mem_wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \openmips0|ex_mem0|mem_wdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[2] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~33 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~33_combout  = (\openmips0|id_ex0|ex_reg1~30_combout  & ((\openmips0|ex0|logicout [2]) # ((\openmips0|ex_mem0|mem_wdata [2] & \openmips0|id_ex0|ex_reg1~28_combout )))) # (!\openmips0|id_ex0|ex_reg1~30_combout  & 
// (\openmips0|ex_mem0|mem_wdata [2] & (\openmips0|id_ex0|ex_reg1~28_combout )))

	.dataa(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datab(\openmips0|ex_mem0|mem_wdata [2]),
	.datac(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datad(\openmips0|ex0|logicout [2]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~33_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~33 .lut_mask = 16'hEAC0;
defparam \openmips0|id_ex0|ex_reg1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \openmips0|id_ex0|ex_reg1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[2] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \openmips0|ex0|Selector44~0 (
// Equation(s):
// \openmips0|ex0|Selector44~0_combout  = (\openmips0|id_ex0|ex_reg1 [2] & (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [0])))

	.dataa(\openmips0|id_ex0|ex_reg1 [2]),
	.datab(\openmips0|id_ex0|ex_aluop [2]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector44~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \openmips0|ex0|logicout[2] (
// Equation(s):
// \openmips0|ex0|logicout [2] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [2])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector44~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [2]),
	.datac(\openmips0|ex0|Selector44~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [2]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[2] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \openmips0|ex0|Mux6~0 (
// Equation(s):
// \openmips0|ex0|Mux6~0_combout  = (\openmips0|ex0|logicout [2] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [2]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux6~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~3 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~3_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [3]))

	.dataa(\rst~input_o ),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [3]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~3 .lut_mask = 16'h4400;
defparam \openmips0|ex_mem0|mem_wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \openmips0|ex_mem0|mem_wdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[3] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~34 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~34_combout  = (\openmips0|ex_mem0|mem_wdata [3] & ((\openmips0|id_ex0|ex_reg1~28_combout ) # ((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [3])))) # (!\openmips0|ex_mem0|mem_wdata [3] & 
// (((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [3]))))

	.dataa(\openmips0|ex_mem0|mem_wdata [3]),
	.datab(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datad(\openmips0|ex0|logicout [3]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~34_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~34 .lut_mask = 16'hF888;
defparam \openmips0|id_ex0|ex_reg1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \openmips0|id_ex0|ex_reg1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[3] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \openmips0|ex0|Selector43~0 (
// Equation(s):
// \openmips0|ex0|Selector43~0_combout  = (\openmips0|id_ex0|ex_reg1 [3] & (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [0])))

	.dataa(\openmips0|id_ex0|ex_reg1 [3]),
	.datab(\openmips0|id_ex0|ex_aluop [2]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector43~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \openmips0|ex0|logicout[3] (
// Equation(s):
// \openmips0|ex0|logicout [3] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [3])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector43~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [3]),
	.datac(\openmips0|ex0|Selector43~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [3]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[3] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \openmips0|ex0|Mux5~0 (
// Equation(s):
// \openmips0|ex0|Mux5~0_combout  = (\openmips0|ex0|logicout [3] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [3]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux5~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~4 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~4_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [4]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [4]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~4 .lut_mask = 16'h3000;
defparam \openmips0|ex_mem0|mem_wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \openmips0|ex_mem0|mem_wdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[4] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~35 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~35_combout  = (\openmips0|id_ex0|ex_reg1~30_combout  & ((\openmips0|ex0|logicout [4]) # ((\openmips0|id_ex0|ex_reg1~28_combout  & \openmips0|ex_mem0|mem_wdata [4])))) # (!\openmips0|id_ex0|ex_reg1~30_combout  & 
// (\openmips0|id_ex0|ex_reg1~28_combout  & (\openmips0|ex_mem0|mem_wdata [4])))

	.dataa(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datab(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datac(\openmips0|ex_mem0|mem_wdata [4]),
	.datad(\openmips0|ex0|logicout [4]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~35_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~35 .lut_mask = 16'hEAC0;
defparam \openmips0|id_ex0|ex_reg1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \openmips0|id_ex0|ex_reg1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[4] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \openmips0|ex0|Selector42~0 (
// Equation(s):
// \openmips0|ex0|Selector42~0_combout  = (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_reg1 [4] & (\openmips0|id_ex0|ex_aluop [0] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [2]),
	.datab(\openmips0|id_ex0|ex_reg1 [4]),
	.datac(\openmips0|id_ex0|ex_aluop [0]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector42~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \openmips0|ex0|logicout[4] (
// Equation(s):
// \openmips0|ex0|logicout [4] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [4])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector42~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [4]),
	.datac(\openmips0|ex0|Selector42~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [4]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[4] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \openmips0|ex0|Mux4~0 (
// Equation(s):
// \openmips0|ex0|Mux4~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [4]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux4~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~5 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~5_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [5]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [5]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~5 .lut_mask = 16'h3000;
defparam \openmips0|ex_mem0|mem_wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \openmips0|ex_mem0|mem_wdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[5] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~36 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~36_combout  = (\openmips0|ex_mem0|mem_wdata [5] & ((\openmips0|id_ex0|ex_reg1~28_combout ) # ((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [5])))) # (!\openmips0|ex_mem0|mem_wdata [5] & 
// (\openmips0|id_ex0|ex_reg1~30_combout  & ((\openmips0|ex0|logicout [5]))))

	.dataa(\openmips0|ex_mem0|mem_wdata [5]),
	.datab(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datad(\openmips0|ex0|logicout [5]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~36_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~36 .lut_mask = 16'hECA0;
defparam \openmips0|id_ex0|ex_reg1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \openmips0|id_ex0|ex_reg1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[5] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \openmips0|ex0|Selector41~0 (
// Equation(s):
// \openmips0|ex0|Selector41~0_combout  = (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_reg1 [5] & (\openmips0|id_ex0|ex_aluop [0] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [2]),
	.datab(\openmips0|id_ex0|ex_reg1 [5]),
	.datac(\openmips0|id_ex0|ex_aluop [0]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector41~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \openmips0|ex0|logicout[5] (
// Equation(s):
// \openmips0|ex0|logicout [5] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [5])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector41~0_combout )))))

	.dataa(\openmips0|ex0|logicout [5]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|Selector41~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [5]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[5] .lut_mask = 16'h2230;
defparam \openmips0|ex0|logicout[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \openmips0|ex0|Mux3~0 (
// Equation(s):
// \openmips0|ex0|Mux3~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [5])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux3~0 .lut_mask = 16'hA0A0;
defparam \openmips0|ex0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~6 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~6_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [6]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|logicout [6]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~6 .lut_mask = 16'h0A00;
defparam \openmips0|ex_mem0|mem_wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \openmips0|ex_mem0|mem_wdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[6] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~37 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~37_combout  = (\openmips0|id_ex0|ex_reg1~28_combout  & ((\openmips0|ex_mem0|mem_wdata [6]) # ((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [6])))) # (!\openmips0|id_ex0|ex_reg1~28_combout  & 
// (\openmips0|id_ex0|ex_reg1~30_combout  & ((\openmips0|ex0|logicout [6]))))

	.dataa(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datab(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datac(\openmips0|ex_mem0|mem_wdata [6]),
	.datad(\openmips0|ex0|logicout [6]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~37_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~37 .lut_mask = 16'hECA0;
defparam \openmips0|id_ex0|ex_reg1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \openmips0|id_ex0|ex_reg1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[6] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \openmips0|ex0|Selector40~0 (
// Equation(s):
// \openmips0|ex0|Selector40~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [6] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [6]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector40~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \openmips0|ex0|logicout[6] (
// Equation(s):
// \openmips0|ex0|logicout [6] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [6])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector40~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [6]),
	.datac(\openmips0|ex0|Selector40~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [6]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[6] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \openmips0|ex0|Mux2~0 (
// Equation(s):
// \openmips0|ex0|Mux2~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [6])

	.dataa(gnd),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [6]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux2~0 .lut_mask = 16'hCC00;
defparam \openmips0|ex0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~7 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~7_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [7]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|logicout [7]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~7 .lut_mask = 16'h0A00;
defparam \openmips0|ex_mem0|mem_wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \openmips0|ex_mem0|mem_wdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[7] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~38 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~38_combout  = (\openmips0|id_ex0|ex_reg1~28_combout  & ((\openmips0|ex_mem0|mem_wdata [7]) # ((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [7])))) # (!\openmips0|id_ex0|ex_reg1~28_combout  & 
// (\openmips0|id_ex0|ex_reg1~30_combout  & ((\openmips0|ex0|logicout [7]))))

	.dataa(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datab(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datac(\openmips0|ex_mem0|mem_wdata [7]),
	.datad(\openmips0|ex0|logicout [7]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~38_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~38 .lut_mask = 16'hECA0;
defparam \openmips0|id_ex0|ex_reg1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \openmips0|id_ex0|ex_reg1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[7] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \openmips0|ex0|Selector39~0 (
// Equation(s):
// \openmips0|ex0|Selector39~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [7] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [7]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector39~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \openmips0|ex0|logicout[7] (
// Equation(s):
// \openmips0|ex0|logicout [7] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [7])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector39~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [7]),
	.datac(\openmips0|ex0|Selector39~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [7]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[7] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \openmips0|ex0|Mux1~0 (
// Equation(s):
// \openmips0|ex0|Mux1~0_combout  = (\openmips0|ex0|logicout [7] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [7]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux1~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~8 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~8_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [8]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|logicout [8]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~8 .lut_mask = 16'h0A00;
defparam \openmips0|ex_mem0|mem_wdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \openmips0|ex_mem0|mem_wdata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[8] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~39 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~39_combout  = (\openmips0|id_ex0|ex_reg1~28_combout  & ((\openmips0|ex_mem0|mem_wdata [8]) # ((\openmips0|id_ex0|ex_reg1~30_combout  & \openmips0|ex0|logicout [8])))) # (!\openmips0|id_ex0|ex_reg1~28_combout  & 
// (\openmips0|id_ex0|ex_reg1~30_combout  & ((\openmips0|ex0|logicout [8]))))

	.dataa(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datab(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datac(\openmips0|ex_mem0|mem_wdata [8]),
	.datad(\openmips0|ex0|logicout [8]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~39_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~39 .lut_mask = 16'hECA0;
defparam \openmips0|id_ex0|ex_reg1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \openmips0|id_ex0|ex_reg1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[8] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \openmips0|ex0|Selector38~0 (
// Equation(s):
// \openmips0|ex0|Selector38~0_combout  = (\openmips0|id_ex0|ex_reg1 [8] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_reg1 [8]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector38~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \openmips0|ex0|logicout[8] (
// Equation(s):
// \openmips0|ex0|logicout [8] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [8])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector38~0_combout )))))

	.dataa(\openmips0|ex0|logicout [8]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|Selector38~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [8]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[8] .lut_mask = 16'h2230;
defparam \openmips0|ex0|logicout[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \openmips0|ex0|Mux0~0 (
// Equation(s):
// \openmips0|ex0|Mux0~0_combout  = (\openmips0|ex0|logicout [8] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [8]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux0~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \openmips0|id0|always1~1 (
// Equation(s):
// \openmips0|id0|always1~1_combout  = (!\rst~input_o  & (!\openmips0|ex_mem0|mem_wd [0] & \openmips0|ex_mem0|mem_wreg~q ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|ex_mem0|mem_wd [0]),
	.datad(\openmips0|ex_mem0|mem_wreg~q ),
	.cin(gnd),
	.combout(\openmips0|id0|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|always1~1 .lut_mask = 16'h0500;
defparam \openmips0|id0|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~9 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~9_combout  = (\openmips0|ex0|logicout [9] & (\openmips0|id_ex0|ex_alusel [0] & !\rst~input_o ))

	.dataa(\openmips0|ex0|logicout [9]),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~9 .lut_mask = 16'h00A0;
defparam \openmips0|ex_mem0|mem_wdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \openmips0|ex_mem0|mem_wdata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[9] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~40 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~40_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [9])))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|ex_mem0|mem_wdata [9]))

	.dataa(\openmips0|ex_mem0|mem_wdata [9]),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [9]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~40_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~40 .lut_mask = 16'hE222;
defparam \openmips0|id_ex0|ex_reg1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~41 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~41_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & (\openmips0|id_ex0|ex_reg1~40_combout  & ((\openmips0|id0|always1~1_combout ) # (\openmips0|id0|always1~0_combout ))))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~40_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~41_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~41 .lut_mask = 16'hE000;
defparam \openmips0|id_ex0|ex_reg1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \openmips0|id_ex0|ex_reg1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[9] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \openmips0|ex0|Selector37~0 (
// Equation(s):
// \openmips0|ex0|Selector37~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [9] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [2])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [9]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [2]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector37~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \openmips0|ex0|logicout[9] (
// Equation(s):
// \openmips0|ex0|logicout [9] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [9])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector37~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [9]),
	.datac(\openmips0|ex0|Selector37~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [9]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[9] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \openmips0|ex0|Mux9~0 (
// Equation(s):
// \openmips0|ex0|Mux9~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [9]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux9~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~10 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~10_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [10]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|logicout [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~10 .lut_mask = 16'h2020;
defparam \openmips0|ex_mem0|mem_wdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \openmips0|ex_mem0|mem_wdata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[10] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~42 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~42_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [10])))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|id0|always1~1_combout ))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|logicout [10]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~42_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~42 .lut_mask = 16'hCA0A;
defparam \openmips0|id_ex0|ex_reg1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~43 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~43_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & (\openmips0|id_ex0|ex_reg1~42_combout  & ((\openmips0|ex_mem0|mem_wdata [10]) # (\openmips0|id0|always1~0_combout ))))

	.dataa(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datab(\openmips0|ex_mem0|mem_wdata [10]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~42_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~43_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~43 .lut_mask = 16'hA800;
defparam \openmips0|id_ex0|ex_reg1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \openmips0|id_ex0|ex_reg1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[10] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \openmips0|ex0|Selector36~0 (
// Equation(s):
// \openmips0|ex0|Selector36~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [10] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [10]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector36~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \openmips0|ex0|logicout[10] (
// Equation(s):
// \openmips0|ex0|logicout [10] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [10])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector36~0_combout )))))

	.dataa(\openmips0|ex0|logicout [10]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|Selector36~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [10]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[10] .lut_mask = 16'h2230;
defparam \openmips0|ex0|logicout[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \openmips0|ex0|Mux10~0 (
// Equation(s):
// \openmips0|ex0|Mux10~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [10])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux10~0 .lut_mask = 16'hA0A0;
defparam \openmips0|ex0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~11 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~11_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [11]))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [11]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~11 .lut_mask = 16'h5000;
defparam \openmips0|ex_mem0|mem_wdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \openmips0|ex_mem0|mem_wdata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[11] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~44 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~44_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [11])))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|ex_mem0|mem_wdata [11]))

	.dataa(\openmips0|ex_mem0|mem_wdata [11]),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [11]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~44_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~44 .lut_mask = 16'hE222;
defparam \openmips0|id_ex0|ex_reg1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~45 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~45_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & (\openmips0|id_ex0|ex_reg1~44_combout  & ((\openmips0|id0|always1~1_combout ) # (\openmips0|id0|always1~0_combout ))))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~44_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~45_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~45 .lut_mask = 16'hE000;
defparam \openmips0|id_ex0|ex_reg1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \openmips0|id_ex0|ex_reg1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[11] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \openmips0|ex0|Selector35~0 (
// Equation(s):
// \openmips0|ex0|Selector35~0_combout  = (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_reg1 [11] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [0])))

	.dataa(\openmips0|id_ex0|ex_aluop [2]),
	.datab(\openmips0|id_ex0|ex_reg1 [11]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector35~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \openmips0|ex0|logicout[11] (
// Equation(s):
// \openmips0|ex0|logicout [11] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [11])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector35~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [11]),
	.datac(\openmips0|ex0|Selector35~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [11]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[11] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \openmips0|ex0|Mux11~0 (
// Equation(s):
// \openmips0|ex0|Mux11~0_combout  = (\openmips0|ex0|logicout [11] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [11]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux11~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~12 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~12_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [12]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [12]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~12 .lut_mask = 16'h2200;
defparam \openmips0|ex_mem0|mem_wdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \openmips0|ex_mem0|mem_wdata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[12] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~46 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~46_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [12])))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|id0|always1~1_combout ))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|logicout [12]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~46_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~46 .lut_mask = 16'hCA0A;
defparam \openmips0|id_ex0|ex_reg1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~47 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~47_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & (\openmips0|id_ex0|ex_reg1~46_combout  & ((\openmips0|ex_mem0|mem_wdata [12]) # (\openmips0|id0|always1~0_combout ))))

	.dataa(\openmips0|ex_mem0|mem_wdata [12]),
	.datab(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~46_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~47_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~47 .lut_mask = 16'hC800;
defparam \openmips0|id_ex0|ex_reg1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \openmips0|id_ex0|ex_reg1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[12] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \openmips0|ex0|Selector34~0 (
// Equation(s):
// \openmips0|ex0|Selector34~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [12] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [12]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector34~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \openmips0|ex0|logicout[12] (
// Equation(s):
// \openmips0|ex0|logicout [12] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [12])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector34~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [12]),
	.datac(\openmips0|ex0|Selector34~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [12]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[12] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \openmips0|ex0|Mux12~0 (
// Equation(s):
// \openmips0|ex0|Mux12~0_combout  = (\openmips0|ex0|logicout [12] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [12]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux12~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~13 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~13_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [13]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|logicout [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~13 .lut_mask = 16'h2020;
defparam \openmips0|ex_mem0|mem_wdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \openmips0|ex_mem0|mem_wdata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[13] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~48 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~48_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [13])))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|id0|always1~1_combout ))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|logicout [13]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~48_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~48 .lut_mask = 16'hCA0A;
defparam \openmips0|id_ex0|ex_reg1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~49 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~49_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & (\openmips0|id_ex0|ex_reg1~48_combout  & ((\openmips0|ex_mem0|mem_wdata [13]) # (\openmips0|id0|always1~0_combout ))))

	.dataa(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datab(\openmips0|ex_mem0|mem_wdata [13]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~48_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~49_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~49 .lut_mask = 16'hA800;
defparam \openmips0|id_ex0|ex_reg1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \openmips0|id_ex0|ex_reg1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[13] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \openmips0|ex0|Selector33~0 (
// Equation(s):
// \openmips0|ex0|Selector33~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [13] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [13]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector33~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \openmips0|ex0|logicout[13] (
// Equation(s):
// \openmips0|ex0|logicout [13] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [13])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector33~0_combout )))))

	.dataa(\openmips0|ex0|logicout [13]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|Selector33~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [13]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[13] .lut_mask = 16'h2230;
defparam \openmips0|ex0|logicout[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \openmips0|ex0|Mux13~0 (
// Equation(s):
// \openmips0|ex0|Mux13~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [13])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [13]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux13~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~14 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~14_combout  = (\openmips0|id_ex0|ex_alusel [0] & (\openmips0|ex0|logicout [14] & !\rst~input_o ))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(\openmips0|ex0|logicout [14]),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~14 .lut_mask = 16'h0088;
defparam \openmips0|ex_mem0|mem_wdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \openmips0|ex_mem0|mem_wdata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[14] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~64 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~64_combout  = (!\rst~input_o  & (\openmips0|ex_mem0|mem_wdata [14] & (\openmips0|ex_mem0|mem_wreg~q  & !\openmips0|ex_mem0|mem_wd [0])))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex_mem0|mem_wdata [14]),
	.datac(\openmips0|ex_mem0|mem_wreg~q ),
	.datad(\openmips0|ex_mem0|mem_wd [0]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~64_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~64 .lut_mask = 16'h0040;
defparam \openmips0|id_ex0|ex_reg1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~50 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~50_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & ((\openmips0|id0|always1~0_combout  & ((\openmips0|ex0|Mux14~0_combout ))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|id_ex0|ex_reg1~64_combout ))))

	.dataa(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~64_combout ),
	.datad(\openmips0|ex0|Mux14~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~50_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~50 .lut_mask = 16'hA820;
defparam \openmips0|id_ex0|ex_reg1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \openmips0|id_ex0|ex_reg1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[14] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \openmips0|ex0|Selector32~0 (
// Equation(s):
// \openmips0|ex0|Selector32~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [14] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [2])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [14]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [2]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector32~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \openmips0|ex0|logicout[14] (
// Equation(s):
// \openmips0|ex0|logicout [14] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [14]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector32~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|Selector32~0_combout ),
	.datac(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.datad(\openmips0|ex0|logicout [14]),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [14]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[14] .lut_mask = 16'h5404;
defparam \openmips0|ex0|logicout[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \openmips0|ex0|Mux14~0 (
// Equation(s):
// \openmips0|ex0|Mux14~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [14])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [14]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux14~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~15 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~15_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [15]))

	.dataa(\rst~input_o ),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [15]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~15 .lut_mask = 16'h4400;
defparam \openmips0|ex_mem0|mem_wdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \openmips0|ex_mem0|mem_wdata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[15] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~51 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~51_combout  = (\openmips0|id_ex0|ex_reg1~30_combout  & ((\openmips0|ex0|logicout [15]) # ((\openmips0|ex_mem0|mem_wdata [15] & \openmips0|id_ex0|ex_reg1~28_combout )))) # (!\openmips0|id_ex0|ex_reg1~30_combout  & 
// (\openmips0|ex_mem0|mem_wdata [15] & (\openmips0|id_ex0|ex_reg1~28_combout )))

	.dataa(\openmips0|id_ex0|ex_reg1~30_combout ),
	.datab(\openmips0|ex_mem0|mem_wdata [15]),
	.datac(\openmips0|id_ex0|ex_reg1~28_combout ),
	.datad(\openmips0|ex0|logicout [15]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~51_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~51 .lut_mask = 16'hEAC0;
defparam \openmips0|id_ex0|ex_reg1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \openmips0|id_ex0|ex_reg1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[15] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \openmips0|ex0|Selector31~0 (
// Equation(s):
// \openmips0|ex0|Selector31~0_combout  = (\openmips0|id_ex0|ex_reg1 [15] & (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [0])))

	.dataa(\openmips0|id_ex0|ex_reg1 [15]),
	.datab(\openmips0|id_ex0|ex_aluop [2]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector31~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \openmips0|ex0|logicout[15] (
// Equation(s):
// \openmips0|ex0|logicout [15] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [15])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector31~0_combout )))))

	.dataa(\openmips0|ex0|logicout [15]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|Selector31~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [15]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[15] .lut_mask = 16'h2230;
defparam \openmips0|ex0|logicout[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \openmips0|ex0|Mux15~0 (
// Equation(s):
// \openmips0|ex0|Mux15~0_combout  = (\openmips0|ex0|logicout [15] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [15]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux15~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~16 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~16_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [16]))

	.dataa(\rst~input_o ),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(\openmips0|ex0|logicout [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~16 .lut_mask = 16'h4040;
defparam \openmips0|ex_mem0|mem_wdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \openmips0|ex_mem0|mem_wdata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[16] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~52 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~52_combout  = (\openmips0|id0|always1~0_combout  & (\openmips0|id_ex0|ex_alusel [0] & ((\openmips0|ex0|logicout [16])))) # (!\openmips0|id0|always1~0_combout  & (((\openmips0|id0|always1~1_combout ))))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(\openmips0|id0|always1~1_combout ),
	.datac(\openmips0|ex0|logicout [16]),
	.datad(\openmips0|id0|always1~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~52_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~52 .lut_mask = 16'hA0CC;
defparam \openmips0|id_ex0|ex_reg1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~53 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~53_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & (\openmips0|id_ex0|ex_reg1~52_combout  & ((\openmips0|ex_mem0|mem_wdata [16]) # (\openmips0|id0|always1~0_combout ))))

	.dataa(\openmips0|ex_mem0|mem_wdata [16]),
	.datab(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|id_ex0|ex_reg1~52_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~53_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~53 .lut_mask = 16'hC800;
defparam \openmips0|id_ex0|ex_reg1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \openmips0|id_ex0|ex_reg1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[16] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \openmips0|ex0|Selector30~0 (
// Equation(s):
// \openmips0|ex0|Selector30~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [16] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [16]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector30~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \openmips0|ex0|logicout[16] (
// Equation(s):
// \openmips0|ex0|logicout [16] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [16])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector30~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [16]),
	.datac(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.datad(\openmips0|ex0|Selector30~0_combout ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [16]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[16] .lut_mask = 16'h4540;
defparam \openmips0|ex0|logicout[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \openmips0|ex0|Mux16~0 (
// Equation(s):
// \openmips0|ex0|Mux16~0_combout  = (\openmips0|ex0|logicout [16] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [16]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux16~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~17 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~17_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [17]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|logicout [17]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~17 .lut_mask = 16'h0A00;
defparam \openmips0|ex_mem0|mem_wdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \openmips0|ex_mem0|mem_wdata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[17] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~54 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~54_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & ((\openmips0|id0|always1~0_combout ) # ((\openmips0|id0|always1~1_combout  & \openmips0|ex_mem0|mem_wdata [17]))))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|ex_mem0|mem_wdata [17]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|id_ex0|ex_alusel~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~54_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~54 .lut_mask = 16'hF800;
defparam \openmips0|id_ex0|ex_reg1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~55 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~55_combout  = (\openmips0|id_ex0|ex_reg1~54_combout  & (((\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [17])) # (!\openmips0|id0|always1~0_combout )))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~54_combout ),
	.datad(\openmips0|ex0|logicout [17]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~55_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~55 .lut_mask = 16'hB030;
defparam \openmips0|id_ex0|ex_reg1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \openmips0|id_ex0|ex_reg1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[17] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \openmips0|ex0|Selector29~0 (
// Equation(s):
// \openmips0|ex0|Selector29~0_combout  = (\openmips0|id_ex0|ex_reg1 [17] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_reg1 [17]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector29~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \openmips0|ex0|logicout[17] (
// Equation(s):
// \openmips0|ex0|logicout [17] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [17]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector29~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|Selector29~0_combout ),
	.datac(\openmips0|ex0|logicout [17]),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [17]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[17] .lut_mask = 16'h5044;
defparam \openmips0|ex0|logicout[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \openmips0|ex0|Mux17~0 (
// Equation(s):
// \openmips0|ex0|Mux17~0_combout  = (\openmips0|ex0|logicout [17] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(\openmips0|ex0|logicout [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux17~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~65 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~65_combout  = (!\openmips0|id_ex0|ex_wd [0] & (\openmips0|id_ex0|ex_wreg~q  & \openmips0|id_ex0|ex_alusel [0]))

	.dataa(gnd),
	.datab(\openmips0|id_ex0|ex_wd [0]),
	.datac(\openmips0|id_ex0|ex_wreg~q ),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~65_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~65 .lut_mask = 16'h3000;
defparam \openmips0|id_ex0|ex_reg1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~18 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~18_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [18]))

	.dataa(gnd),
	.datab(\openmips0|id_ex0|ex_alusel [0]),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|logicout [18]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~18 .lut_mask = 16'h0C00;
defparam \openmips0|ex_mem0|mem_wdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \openmips0|ex_mem0|mem_wdata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[18] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~56 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~56_combout  = (\openmips0|ex_mem0|mem_wdata [18] & (\openmips0|id0|always1~1_combout  & ((\openmips0|id_ex0|ex_wd [0]) # (!\openmips0|id_ex0|ex_wreg~q ))))

	.dataa(\openmips0|id_ex0|ex_wreg~q ),
	.datab(\openmips0|ex_mem0|mem_wdata [18]),
	.datac(\openmips0|id0|always1~1_combout ),
	.datad(\openmips0|id_ex0|ex_wd [0]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~56_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~56 .lut_mask = 16'hC040;
defparam \openmips0|id_ex0|ex_reg1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~57 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~57_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & ((\openmips0|id_ex0|ex_reg1~56_combout ) # ((\openmips0|id_ex0|ex_reg1~65_combout  & \openmips0|ex0|logicout [18]))))

	.dataa(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datab(\openmips0|id_ex0|ex_reg1~65_combout ),
	.datac(\openmips0|ex0|logicout [18]),
	.datad(\openmips0|id_ex0|ex_reg1~56_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~57_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~57 .lut_mask = 16'hAA80;
defparam \openmips0|id_ex0|ex_reg1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \openmips0|id_ex0|ex_reg1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[18] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \openmips0|ex0|Selector28~0 (
// Equation(s):
// \openmips0|ex0|Selector28~0_combout  = (\openmips0|id_ex0|ex_reg1 [18] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_reg1 [18]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector28~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \openmips0|ex0|logicout[18] (
// Equation(s):
// \openmips0|ex0|logicout [18] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [18]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector28~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|Selector28~0_combout ),
	.datac(\openmips0|ex0|logicout [18]),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [18]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[18] .lut_mask = 16'h5044;
defparam \openmips0|ex0|logicout[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \openmips0|ex0|Mux18~0 (
// Equation(s):
// \openmips0|ex0|Mux18~0_combout  = (\openmips0|ex0|logicout [18] & \openmips0|id_ex0|ex_alusel [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [18]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux18~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~19 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~19_combout  = (!\rst~input_o  & (\openmips0|ex0|logicout [19] & \openmips0|id_ex0|ex_alusel [0]))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [19]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~19 .lut_mask = 16'h5000;
defparam \openmips0|ex_mem0|mem_wdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \openmips0|ex_mem0|mem_wdata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[19] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~66 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~66_combout  = (\openmips0|id0|always1~1_combout  & (\openmips0|ex_mem0|mem_wdata [19] & ((\openmips0|id_ex0|ex_wd [0]) # (!\openmips0|id_ex0|ex_wreg~q ))))

	.dataa(\openmips0|id_ex0|ex_wreg~q ),
	.datab(\openmips0|id_ex0|ex_wd [0]),
	.datac(\openmips0|id0|always1~1_combout ),
	.datad(\openmips0|ex_mem0|mem_wdata [19]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~66_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~66 .lut_mask = 16'hD000;
defparam \openmips0|id_ex0|ex_reg1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~58 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~58_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & ((\openmips0|id_ex0|ex_reg1~66_combout ) # ((\openmips0|id0|always1~0_combout  & \openmips0|ex0|Mux19~0_combout ))))

	.dataa(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~66_combout ),
	.datad(\openmips0|ex0|Mux19~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~58_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~58 .lut_mask = 16'hA8A0;
defparam \openmips0|id_ex0|ex_reg1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \openmips0|id_ex0|ex_reg1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[19] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \openmips0|ex0|Selector27~0 (
// Equation(s):
// \openmips0|ex0|Selector27~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [19] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [2])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [19]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [2]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector27~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \openmips0|ex0|logicout[19] (
// Equation(s):
// \openmips0|ex0|logicout [19] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [19]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector27~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|Selector27~0_combout ),
	.datac(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.datad(\openmips0|ex0|logicout [19]),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [19]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[19] .lut_mask = 16'h5404;
defparam \openmips0|ex0|logicout[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \openmips0|ex0|Mux19~0 (
// Equation(s):
// \openmips0|ex0|Mux19~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [19])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [19]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux19~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~20 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~20_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [20]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|logicout [20]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~20 .lut_mask = 16'h0A00;
defparam \openmips0|ex_mem0|mem_wdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \openmips0|ex_mem0|mem_wdata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[20] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~59 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~59_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux20~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|ex_mem0|mem_wdata [20] & (\openmips0|id0|always1~1_combout )))

	.dataa(\openmips0|ex_mem0|mem_wdata [20]),
	.datab(\openmips0|id0|always1~1_combout ),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|Mux20~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~59_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~59 .lut_mask = 16'hF808;
defparam \openmips0|id_ex0|ex_reg1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~67 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~67_combout  = (!\rst~input_o  & (\openmips0|if_id0|id_inst [0] & \openmips0|id_ex0|ex_reg1~59_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|id_ex0|ex_reg1~59_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~67_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~67 .lut_mask = 16'h5000;
defparam \openmips0|id_ex0|ex_reg1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \openmips0|id_ex0|ex_reg1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[20] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \openmips0|ex0|Selector26~0 (
// Equation(s):
// \openmips0|ex0|Selector26~0_combout  = (\openmips0|id_ex0|ex_reg1 [20] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [2])))

	.dataa(\openmips0|id_ex0|ex_reg1 [20]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [2]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector26~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \openmips0|ex0|logicout[20] (
// Equation(s):
// \openmips0|ex0|logicout [20] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [20])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector26~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [20]),
	.datac(\openmips0|ex0|Selector26~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [20]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[20] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \openmips0|ex0|Mux20~0 (
// Equation(s):
// \openmips0|ex0|Mux20~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [20])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [20]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux20~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~21 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~21_combout  = (!\rst~input_o  & (\openmips0|ex0|logicout [21] & \openmips0|id_ex0|ex_alusel [0]))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [21]),
	.datac(gnd),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~21 .lut_mask = 16'h4400;
defparam \openmips0|ex_mem0|mem_wdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \openmips0|ex_mem0|mem_wdata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[21] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~68 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~68_combout  = (\openmips0|ex_mem0|mem_wdata [21] & (\openmips0|id0|always1~1_combout  & ((\openmips0|id_ex0|ex_wd [0]) # (!\openmips0|id_ex0|ex_wreg~q ))))

	.dataa(\openmips0|id_ex0|ex_wd [0]),
	.datab(\openmips0|ex_mem0|mem_wdata [21]),
	.datac(\openmips0|id0|always1~1_combout ),
	.datad(\openmips0|id_ex0|ex_wreg~q ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~68_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~68 .lut_mask = 16'h80C0;
defparam \openmips0|id_ex0|ex_reg1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~60 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~60_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & ((\openmips0|id_ex0|ex_reg1~68_combout ) # ((\openmips0|id0|always1~0_combout  & \openmips0|ex0|Mux21~0_combout ))))

	.dataa(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~68_combout ),
	.datad(\openmips0|ex0|Mux21~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~60_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~60 .lut_mask = 16'hA8A0;
defparam \openmips0|id_ex0|ex_reg1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \openmips0|id_ex0|ex_reg1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[21] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \openmips0|ex0|Selector25~0 (
// Equation(s):
// \openmips0|ex0|Selector25~0_combout  = (\openmips0|id_ex0|ex_aluop [5] & (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_aluop [0] & \openmips0|id_ex0|ex_reg1 [21])))

	.dataa(\openmips0|id_ex0|ex_aluop [5]),
	.datab(\openmips0|id_ex0|ex_aluop [2]),
	.datac(\openmips0|id_ex0|ex_aluop [0]),
	.datad(\openmips0|id_ex0|ex_reg1 [21]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector25~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \openmips0|ex0|logicout[21] (
// Equation(s):
// \openmips0|ex0|logicout [21] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [21]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector25~0_combout ))))

	.dataa(\openmips0|ex0|Selector25~0_combout ),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.datad(\openmips0|ex0|logicout [21]),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [21]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[21] .lut_mask = 16'h3202;
defparam \openmips0|ex0|logicout[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \openmips0|ex0|Mux21~0 (
// Equation(s):
// \openmips0|ex0|Mux21~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [21])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [21]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux21~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~22 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~22_combout  = (\openmips0|ex0|logicout [22] & (!\rst~input_o  & \openmips0|id_ex0|ex_alusel [0]))

	.dataa(gnd),
	.datab(\openmips0|ex0|logicout [22]),
	.datac(\rst~input_o ),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~22 .lut_mask = 16'h0C00;
defparam \openmips0|ex_mem0|mem_wdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \openmips0|ex_mem0|mem_wdata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[22] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~61 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~61_combout  = (\openmips0|ex_mem0|mem_wdata [22] & (\openmips0|id0|always1~1_combout  & ((\openmips0|id_ex0|ex_wd [0]) # (!\openmips0|id_ex0|ex_wreg~q ))))

	.dataa(\openmips0|id_ex0|ex_wreg~q ),
	.datab(\openmips0|ex_mem0|mem_wdata [22]),
	.datac(\openmips0|id0|always1~1_combout ),
	.datad(\openmips0|id_ex0|ex_wd [0]),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~61_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~61 .lut_mask = 16'hC040;
defparam \openmips0|id_ex0|ex_reg1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~62 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~62_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & ((\openmips0|id_ex0|ex_reg1~61_combout ) # ((\openmips0|id0|always1~0_combout  & \openmips0|ex0|Mux22~0_combout ))))

	.dataa(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~61_combout ),
	.datad(\openmips0|ex0|Mux22~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~62_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~62 .lut_mask = 16'hA8A0;
defparam \openmips0|id_ex0|ex_reg1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \openmips0|id_ex0|ex_reg1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[22] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \openmips0|ex0|Selector24~0 (
// Equation(s):
// \openmips0|ex0|Selector24~0_combout  = (\openmips0|id_ex0|ex_reg1 [22] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_reg1 [22]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector24~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \openmips0|ex0|logicout[22] (
// Equation(s):
// \openmips0|ex0|logicout [22] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [22]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector24~0_combout ))))

	.dataa(\openmips0|ex0|Selector24~0_combout ),
	.datab(\openmips0|ex0|logicout [22]),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [22]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[22] .lut_mask = 16'h0C0A;
defparam \openmips0|ex0|logicout[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \openmips0|ex0|Mux22~0 (
// Equation(s):
// \openmips0|ex0|Mux22~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [22]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux22~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~23 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~23_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [23]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [23]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~23 .lut_mask = 16'h3000;
defparam \openmips0|ex_mem0|mem_wdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \openmips0|ex_mem0|mem_wdata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[23] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~69 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~69_combout  = (\openmips0|ex_mem0|mem_wdata [23] & (\openmips0|id0|always1~1_combout  & ((\openmips0|id_ex0|ex_wd [0]) # (!\openmips0|id_ex0|ex_wreg~q ))))

	.dataa(\openmips0|id_ex0|ex_wd [0]),
	.datab(\openmips0|ex_mem0|mem_wdata [23]),
	.datac(\openmips0|id_ex0|ex_wreg~q ),
	.datad(\openmips0|id0|always1~1_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~69_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~69 .lut_mask = 16'h8C00;
defparam \openmips0|id_ex0|ex_reg1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~63 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~63_combout  = (\openmips0|id_ex0|ex_alusel~0_combout  & ((\openmips0|id_ex0|ex_reg1~69_combout ) # ((\openmips0|id0|always1~0_combout  & \openmips0|ex0|Mux23~0_combout ))))

	.dataa(\openmips0|id_ex0|ex_alusel~0_combout ),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id_ex0|ex_reg1~69_combout ),
	.datad(\openmips0|ex0|Mux23~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~63_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~63 .lut_mask = 16'hA8A0;
defparam \openmips0|id_ex0|ex_reg1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \openmips0|id_ex0|ex_reg1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[23] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \openmips0|ex0|Selector23~0 (
// Equation(s):
// \openmips0|ex0|Selector23~0_combout  = (\openmips0|id_ex0|ex_reg1 [23] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_reg1 [23]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector23~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \openmips0|ex0|logicout[23] (
// Equation(s):
// \openmips0|ex0|logicout [23] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [23])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector23~0_combout )))))

	.dataa(\openmips0|ex0|logicout [23]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|Selector23~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [23]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[23] .lut_mask = 16'h2230;
defparam \openmips0|ex0|logicout[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \openmips0|ex0|Mux23~0 (
// Equation(s):
// \openmips0|ex0|Mux23~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [23]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux23~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~24 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~24_combout  = (\openmips0|id_ex0|ex_alusel [0] & (!\rst~input_o  & \openmips0|ex0|logicout [24]))

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|logicout [24]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~24 .lut_mask = 16'h0A00;
defparam \openmips0|ex_mem0|mem_wdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \openmips0|ex_mem0|mem_wdata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[24] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \openmips0|id0|reg1_o[24]~0 (
// Equation(s):
// \openmips0|id0|reg1_o[24]~0_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux24~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|ex_mem0|mem_wdata [24] & (\openmips0|id0|always1~1_combout )))

	.dataa(\openmips0|ex_mem0|mem_wdata [24]),
	.datab(\openmips0|id0|always1~1_combout ),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|Mux24~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id0|reg1_o[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|reg1_o[24]~0 .lut_mask = 16'hF808;
defparam \openmips0|id0|reg1_o[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~70 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~70_combout  = (!\rst~input_o  & (\openmips0|if_id0|id_inst [0] & \openmips0|id0|reg1_o[24]~0_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|id0|reg1_o[24]~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~70_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~70 .lut_mask = 16'h5000;
defparam \openmips0|id_ex0|ex_reg1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \openmips0|id_ex0|ex_reg1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[24] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \openmips0|ex0|Selector22~0 (
// Equation(s):
// \openmips0|ex0|Selector22~0_combout  = (\openmips0|id_ex0|ex_reg1 [24] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [2])))

	.dataa(\openmips0|id_ex0|ex_reg1 [24]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [2]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector22~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \openmips0|ex0|logicout[24] (
// Equation(s):
// \openmips0|ex0|logicout [24] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [24]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector22~0_combout ))))

	.dataa(\openmips0|ex0|Selector22~0_combout ),
	.datab(\openmips0|ex0|logicout [24]),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [24]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[24] .lut_mask = 16'h0C0A;
defparam \openmips0|ex0|logicout[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \openmips0|ex0|Mux24~0 (
// Equation(s):
// \openmips0|ex0|Mux24~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [24])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [24]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux24~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~25 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~25_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [25]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [25]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~25 .lut_mask = 16'h3000;
defparam \openmips0|ex_mem0|mem_wdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \openmips0|ex_mem0|mem_wdata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[25] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \openmips0|id0|reg1_o[25]~1 (
// Equation(s):
// \openmips0|id0|reg1_o[25]~1_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux25~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|id0|always1~1_combout  & (\openmips0|ex_mem0|mem_wdata [25])))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|ex_mem0|mem_wdata [25]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|Mux25~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id0|reg1_o[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|reg1_o[25]~1 .lut_mask = 16'hF808;
defparam \openmips0|id0|reg1_o[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~71 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~71_combout  = (!\rst~input_o  & (\openmips0|if_id0|id_inst [0] & \openmips0|id0|reg1_o[25]~1_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|id0|reg1_o[25]~1_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~71_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~71 .lut_mask = 16'h3000;
defparam \openmips0|id_ex0|ex_reg1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \openmips0|id_ex0|ex_reg1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[25] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \openmips0|ex0|Selector21~0 (
// Equation(s):
// \openmips0|ex0|Selector21~0_combout  = (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_reg1 [25] & (\openmips0|id_ex0|ex_aluop [0] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [2]),
	.datab(\openmips0|id_ex0|ex_reg1 [25]),
	.datac(\openmips0|id_ex0|ex_aluop [0]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector21~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \openmips0|ex0|logicout[25] (
// Equation(s):
// \openmips0|ex0|logicout [25] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [25])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector21~0_combout )))))

	.dataa(\openmips0|ex0|logicout [25]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|Selector21~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [25]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[25] .lut_mask = 16'h2230;
defparam \openmips0|ex0|logicout[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \openmips0|ex0|Mux25~0 (
// Equation(s):
// \openmips0|ex0|Mux25~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [25]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux25~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~26 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~26_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [26]))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [26]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~26 .lut_mask = 16'h5000;
defparam \openmips0|ex_mem0|mem_wdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \openmips0|ex_mem0|mem_wdata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[26] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \openmips0|id0|reg1_o[26]~2 (
// Equation(s):
// \openmips0|id0|reg1_o[26]~2_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux26~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|ex_mem0|mem_wdata [26] & (\openmips0|id0|always1~1_combout )))

	.dataa(\openmips0|ex_mem0|mem_wdata [26]),
	.datab(\openmips0|id0|always1~1_combout ),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|Mux26~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id0|reg1_o[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|reg1_o[26]~2 .lut_mask = 16'hF808;
defparam \openmips0|id0|reg1_o[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~72 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~72_combout  = (!\rst~input_o  & (\openmips0|if_id0|id_inst [0] & \openmips0|id0|reg1_o[26]~2_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|id0|reg1_o[26]~2_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~72_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~72 .lut_mask = 16'h5000;
defparam \openmips0|id_ex0|ex_reg1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \openmips0|id_ex0|ex_reg1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[26] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \openmips0|ex0|Selector20~0 (
// Equation(s):
// \openmips0|ex0|Selector20~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [26] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [26]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector20~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \openmips0|ex0|logicout[26] (
// Equation(s):
// \openmips0|ex0|logicout [26] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [26]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector20~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|Selector20~0_combout ),
	.datac(\openmips0|ex0|logicout [26]),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [26]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[26] .lut_mask = 16'h5044;
defparam \openmips0|ex0|logicout[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \openmips0|ex0|Mux26~0 (
// Equation(s):
// \openmips0|ex0|Mux26~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [26]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux26~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~27 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~27_combout  = (!\rst~input_o  & (\openmips0|ex0|logicout [27] & \openmips0|id_ex0|ex_alusel [0]))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|logicout [27]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~27 .lut_mask = 16'h3000;
defparam \openmips0|ex_mem0|mem_wdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \openmips0|ex_mem0|mem_wdata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[27] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \openmips0|id0|reg1_o[27]~3 (
// Equation(s):
// \openmips0|id0|reg1_o[27]~3_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux27~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|ex_mem0|mem_wdata [27] & (\openmips0|id0|always1~1_combout )))

	.dataa(\openmips0|ex_mem0|mem_wdata [27]),
	.datab(\openmips0|id0|always1~1_combout ),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|Mux27~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id0|reg1_o[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|reg1_o[27]~3 .lut_mask = 16'hF808;
defparam \openmips0|id0|reg1_o[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~73 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~73_combout  = (!\rst~input_o  & (\openmips0|if_id0|id_inst [0] & \openmips0|id0|reg1_o[27]~3_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|id0|reg1_o[27]~3_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~73_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~73 .lut_mask = 16'h5000;
defparam \openmips0|id_ex0|ex_reg1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \openmips0|id_ex0|ex_reg1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[27] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \openmips0|ex0|Selector19~0 (
// Equation(s):
// \openmips0|ex0|Selector19~0_combout  = (\openmips0|id_ex0|ex_reg1 [27] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [2])))

	.dataa(\openmips0|id_ex0|ex_reg1 [27]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [2]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector19~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \openmips0|ex0|logicout[27] (
// Equation(s):
// \openmips0|ex0|logicout [27] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [27]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector19~0_combout ))))

	.dataa(\openmips0|ex0|Selector19~0_combout ),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.datad(\openmips0|ex0|logicout [27]),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [27]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[27] .lut_mask = 16'h3202;
defparam \openmips0|ex0|logicout[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \openmips0|ex0|Mux27~0 (
// Equation(s):
// \openmips0|ex0|Mux27~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [27])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [27]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux27~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~28 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~28_combout  = (\openmips0|ex0|logicout [28] & (!\rst~input_o  & \openmips0|id_ex0|ex_alusel [0]))

	.dataa(\openmips0|ex0|logicout [28]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~28 .lut_mask = 16'h0A00;
defparam \openmips0|ex_mem0|mem_wdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \openmips0|ex_mem0|mem_wdata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[28] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \openmips0|id0|reg1_o[28]~4 (
// Equation(s):
// \openmips0|id0|reg1_o[28]~4_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux28~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|id0|always1~1_combout  & (\openmips0|ex_mem0|mem_wdata [28])))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|ex_mem0|mem_wdata [28]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|Mux28~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id0|reg1_o[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|reg1_o[28]~4 .lut_mask = 16'hF808;
defparam \openmips0|id0|reg1_o[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~74 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~74_combout  = (\openmips0|if_id0|id_inst [0] & (!\rst~input_o  & \openmips0|id0|reg1_o[28]~4_combout ))

	.dataa(gnd),
	.datab(\openmips0|if_id0|id_inst [0]),
	.datac(\rst~input_o ),
	.datad(\openmips0|id0|reg1_o[28]~4_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~74_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~74 .lut_mask = 16'h0C00;
defparam \openmips0|id_ex0|ex_reg1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \openmips0|id_ex0|ex_reg1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[28] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \openmips0|ex0|Selector18~0 (
// Equation(s):
// \openmips0|ex0|Selector18~0_combout  = (\openmips0|id_ex0|ex_reg1 [28] & (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [2])))

	.dataa(\openmips0|id_ex0|ex_reg1 [28]),
	.datab(\openmips0|id_ex0|ex_aluop [0]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [2]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector18~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \openmips0|ex0|logicout[28] (
// Equation(s):
// \openmips0|ex0|logicout [28] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [28])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector18~0_combout )))))

	.dataa(\openmips0|ex0|logicout [28]),
	.datab(\openmips0|ex0|Selector18~0_combout ),
	.datac(\rst~input_o ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [28]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[28] .lut_mask = 16'h0A0C;
defparam \openmips0|ex0|logicout[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \openmips0|ex0|Mux28~0 (
// Equation(s):
// \openmips0|ex0|Mux28~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [28])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [28]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux28~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~29 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~29_combout  = (!\rst~input_o  & (\openmips0|ex0|logicout [29] & \openmips0|id_ex0|ex_alusel [0]))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [29]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~29 .lut_mask = 16'h5000;
defparam \openmips0|ex_mem0|mem_wdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \openmips0|ex_mem0|mem_wdata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[29] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \openmips0|id0|reg1_o[29]~5 (
// Equation(s):
// \openmips0|id0|reg1_o[29]~5_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux29~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|ex_mem0|mem_wdata [29] & (\openmips0|id0|always1~1_combout )))

	.dataa(\openmips0|ex_mem0|mem_wdata [29]),
	.datab(\openmips0|id0|always1~1_combout ),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|Mux29~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id0|reg1_o[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|reg1_o[29]~5 .lut_mask = 16'hF808;
defparam \openmips0|id0|reg1_o[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~75 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~75_combout  = (!\rst~input_o  & (\openmips0|if_id0|id_inst [0] & \openmips0|id0|reg1_o[29]~5_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|id0|reg1_o[29]~5_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~75_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~75 .lut_mask = 16'h5000;
defparam \openmips0|id_ex0|ex_reg1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N5
dffeas \openmips0|id_ex0|ex_reg1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[29] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \openmips0|ex0|Selector17~0 (
// Equation(s):
// \openmips0|ex0|Selector17~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [29] & (\openmips0|id_ex0|ex_aluop [2] & \openmips0|id_ex0|ex_aluop [5])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [29]),
	.datac(\openmips0|id_ex0|ex_aluop [2]),
	.datad(\openmips0|id_ex0|ex_aluop [5]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector17~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \openmips0|ex0|logicout[29] (
// Equation(s):
// \openmips0|ex0|logicout [29] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [29])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector17~0_combout )))))

	.dataa(\openmips0|ex0|logicout [29]),
	.datab(\rst~input_o ),
	.datac(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.datad(\openmips0|ex0|Selector17~0_combout ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [29]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[29] .lut_mask = 16'h2320;
defparam \openmips0|ex0|logicout[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \openmips0|ex0|Mux29~0 (
// Equation(s):
// \openmips0|ex0|Mux29~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [29]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux29~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~30 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~30_combout  = (!\rst~input_o  & (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [30]))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [30]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~30 .lut_mask = 16'h5000;
defparam \openmips0|ex_mem0|mem_wdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \openmips0|ex_mem0|mem_wdata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[30] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \openmips0|id0|reg1_o[30]~6 (
// Equation(s):
// \openmips0|id0|reg1_o[30]~6_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux30~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|ex_mem0|mem_wdata [30] & (\openmips0|id0|always1~1_combout )))

	.dataa(\openmips0|ex_mem0|mem_wdata [30]),
	.datab(\openmips0|id0|always1~0_combout ),
	.datac(\openmips0|id0|always1~1_combout ),
	.datad(\openmips0|ex0|Mux30~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id0|reg1_o[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|reg1_o[30]~6 .lut_mask = 16'hEC20;
defparam \openmips0|id0|reg1_o[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~76 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~76_combout  = (!\rst~input_o  & (\openmips0|if_id0|id_inst [0] & \openmips0|id0|reg1_o[30]~6_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|if_id0|id_inst [0]),
	.datad(\openmips0|id0|reg1_o[30]~6_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~76_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~76 .lut_mask = 16'h5000;
defparam \openmips0|id_ex0|ex_reg1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \openmips0|id_ex0|ex_reg1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[30] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \openmips0|ex0|Selector16~0 (
// Equation(s):
// \openmips0|ex0|Selector16~0_combout  = (\openmips0|id_ex0|ex_aluop [2] & (\openmips0|id_ex0|ex_reg1 [30] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [0])))

	.dataa(\openmips0|id_ex0|ex_aluop [2]),
	.datab(\openmips0|id_ex0|ex_reg1 [30]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [0]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector16~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \openmips0|ex0|logicout[30] (
// Equation(s):
// \openmips0|ex0|logicout [30] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|logicout [30])) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|Selector16~0_combout )))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|logicout [30]),
	.datac(\openmips0|ex0|Selector16~0_combout ),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [30]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[30] .lut_mask = 16'h4450;
defparam \openmips0|ex0|logicout[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \openmips0|ex0|Mux30~0 (
// Equation(s):
// \openmips0|ex0|Mux30~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\openmips0|id_ex0|ex_alusel [0]),
	.datad(\openmips0|ex0|logicout [30]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux30~0 .lut_mask = 16'hF000;
defparam \openmips0|ex0|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \openmips0|ex_mem0|mem_wdata~31 (
// Equation(s):
// \openmips0|ex_mem0|mem_wdata~31_combout  = (!\rst~input_o  & (\openmips0|ex0|logicout [31] & \openmips0|id_ex0|ex_alusel [0]))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\openmips0|ex0|logicout [31]),
	.datad(\openmips0|id_ex0|ex_alusel [0]),
	.cin(gnd),
	.combout(\openmips0|ex_mem0|mem_wdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata~31 .lut_mask = 16'h5000;
defparam \openmips0|ex_mem0|mem_wdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \openmips0|ex_mem0|mem_wdata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|ex_mem0|mem_wdata~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|ex_mem0|mem_wdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|ex_mem0|mem_wdata[31] .is_wysiwyg = "true";
defparam \openmips0|ex_mem0|mem_wdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \openmips0|id0|reg1_o[31]~7 (
// Equation(s):
// \openmips0|id0|reg1_o[31]~7_combout  = (\openmips0|id0|always1~0_combout  & (((\openmips0|ex0|Mux31~0_combout )))) # (!\openmips0|id0|always1~0_combout  & (\openmips0|id0|always1~1_combout  & (\openmips0|ex_mem0|mem_wdata [31])))

	.dataa(\openmips0|id0|always1~1_combout ),
	.datab(\openmips0|ex_mem0|mem_wdata [31]),
	.datac(\openmips0|id0|always1~0_combout ),
	.datad(\openmips0|ex0|Mux31~0_combout ),
	.cin(gnd),
	.combout(\openmips0|id0|reg1_o[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id0|reg1_o[31]~7 .lut_mask = 16'hF808;
defparam \openmips0|id0|reg1_o[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \openmips0|id_ex0|ex_reg1~77 (
// Equation(s):
// \openmips0|id_ex0|ex_reg1~77_combout  = (\openmips0|if_id0|id_inst [0] & (!\rst~input_o  & \openmips0|id0|reg1_o[31]~7_combout ))

	.dataa(gnd),
	.datab(\openmips0|if_id0|id_inst [0]),
	.datac(\rst~input_o ),
	.datad(\openmips0|id0|reg1_o[31]~7_combout ),
	.cin(gnd),
	.combout(\openmips0|id_ex0|ex_reg1~77_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1~77 .lut_mask = 16'h0C00;
defparam \openmips0|id_ex0|ex_reg1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \openmips0|id_ex0|ex_reg1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\openmips0|id_ex0|ex_reg1~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\openmips0|id_ex0|ex_reg1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \openmips0|id_ex0|ex_reg1[31] .is_wysiwyg = "true";
defparam \openmips0|id_ex0|ex_reg1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \openmips0|ex0|Selector15~0 (
// Equation(s):
// \openmips0|ex0|Selector15~0_combout  = (\openmips0|id_ex0|ex_aluop [0] & (\openmips0|id_ex0|ex_reg1 [31] & (\openmips0|id_ex0|ex_aluop [5] & \openmips0|id_ex0|ex_aluop [2])))

	.dataa(\openmips0|id_ex0|ex_aluop [0]),
	.datab(\openmips0|id_ex0|ex_reg1 [31]),
	.datac(\openmips0|id_ex0|ex_aluop [5]),
	.datad(\openmips0|id_ex0|ex_aluop [2]),
	.cin(gnd),
	.combout(\openmips0|ex0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Selector15~0 .lut_mask = 16'h8000;
defparam \openmips0|ex0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \openmips0|ex0|logicout[31] (
// Equation(s):
// \openmips0|ex0|logicout [31] = (!\rst~input_o  & ((GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & ((\openmips0|ex0|logicout [31]))) # (!GLOBAL(\openmips0|ex0|WideOr1~0clkctrl_outclk ) & (\openmips0|ex0|Selector15~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\openmips0|ex0|Selector15~0_combout ),
	.datac(\openmips0|ex0|logicout [31]),
	.datad(\openmips0|ex0|WideOr1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\openmips0|ex0|logicout [31]),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|logicout[31] .lut_mask = 16'h5044;
defparam \openmips0|ex0|logicout[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \openmips0|ex0|Mux31~0 (
// Equation(s):
// \openmips0|ex0|Mux31~0_combout  = (\openmips0|id_ex0|ex_alusel [0] & \openmips0|ex0|logicout [31])

	.dataa(\openmips0|id_ex0|ex_alusel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\openmips0|ex0|logicout [31]),
	.cin(gnd),
	.combout(\openmips0|ex0|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \openmips0|ex0|Mux31~0 .lut_mask = 16'hAA00;
defparam \openmips0|ex0|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign result[0] = \result[0]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[16] = \result[16]~output_o ;

assign result[17] = \result[17]~output_o ;

assign result[18] = \result[18]~output_o ;

assign result[19] = \result[19]~output_o ;

assign result[20] = \result[20]~output_o ;

assign result[21] = \result[21]~output_o ;

assign result[22] = \result[22]~output_o ;

assign result[23] = \result[23]~output_o ;

assign result[24] = \result[24]~output_o ;

assign result[25] = \result[25]~output_o ;

assign result[26] = \result[26]~output_o ;

assign result[27] = \result[27]~output_o ;

assign result[28] = \result[28]~output_o ;

assign result[29] = \result[29]~output_o ;

assign result[30] = \result[30]~output_o ;

assign result[31] = \result[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
