
---------- Begin Simulation Statistics ----------
final_tick                               13975891116003                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163437                       # Simulator instruction rate (inst/s)
host_mem_usage                               17329464                       # Number of bytes of host memory used
host_op_rate                                   227064                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3025.98                       # Real time elapsed on the host
host_tick_rate                               10156265                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   494556690                       # Number of instructions simulated
sim_ops                                     687091748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030733                       # Number of seconds simulated
sim_ticks                                 30732631605                       # Number of ticks simulated
system.cpu0.committedInsts                         21                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          582                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       299409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       599566                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1332                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2054529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      4094580                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          245                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 53                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       20     76.92%     76.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1271038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2539795                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          335                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu2.num_int_insts                          19                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         4                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        21                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1079330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2159414                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2802                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      2092508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        4202429                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1087975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2256296                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        113014787                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        99843951                       # number of cc regfile writes
system.switch_cpus0.committedInsts          124595905                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            201746880                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.740716                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.740716                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           125526                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          125640                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 149460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1666232                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        22243949                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.749665                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            57729515                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17784051                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12924996                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     46174816                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        48907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     21426550                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    298795274                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     39945464                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3371882                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    253766994                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         26211                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        50244                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1508521                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        84868                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        54517                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       820286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       845946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        328640024                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            252638489                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.584219                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        191997753                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.737437                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             253437460                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       391317899                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      215051099                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.350045                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.350045                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       621059      0.24%      0.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    195372685     75.98%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1708956      0.66%     76.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       430648      0.17%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     77.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40670566     15.82%     92.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     18083776      7.03%     99.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       125640      0.05%     99.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       125547      0.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     257138877                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         251187                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       502374                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       251073                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       414802                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5512623                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021438                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3940190     71.48%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     71.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1141968     20.72%     92.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       430465      7.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     261779254                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    612134302                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    252387416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    395481342                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         298795274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        257138877                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     97048286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       705606                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    150272745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     92140694                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.790720                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.562159                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28743611     31.20%     31.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      7996751      8.68%     39.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9950038     10.80%     50.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10089584     10.95%     61.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9588314     10.41%     72.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8075396      8.76%     80.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7979911      8.66%     89.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5373116      5.83%     95.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4343973      4.71%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     92140694                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.786201                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7749993                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3505162                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     46174816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     21426550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      109992438                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                92290154                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         93174757                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        37955562                       # number of cc regfile writes
system.switch_cpus1.committedInsts           61540402                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            105990946                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.499668                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.499668                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1445302                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        24610277                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.833242                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            42071894                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           8776359                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       35974904                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     38219351                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        54911                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      9896982                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    192954476                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     33295535                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4351800                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    169190146                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3317135                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1398553                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3634152                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3998                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       787725                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       657577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        176777122                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            167149355                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655326                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        115846645                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.811129                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             168293860                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       242436142                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      135881226                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.666814                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.666814                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        71438      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128954873     74.31%     74.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175720      0.10%     74.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       443980      0.26%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     34765641     20.03%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      9130295      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     173541947                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3354966                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019332                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2955397     88.09%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        367504     10.95%     99.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        32065      0.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     176825475                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    443359943                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    167149355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    279921693                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         192954476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        173541947                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     86963442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       642653                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     92583778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     92278431                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.880634                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.737357                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55238937     59.86%     59.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5605734      6.07%     65.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3795056      4.11%     70.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2586819      2.80%     72.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3810380      4.13%     76.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5007694      5.43%     82.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      6052753      6.56%     88.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5459328      5.92%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4721730      5.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     92278431                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.880395                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3596235                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1151609                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     38219351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9896982                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       91171245                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                92290154                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         45137969                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        54345532                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.369161                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.369161                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        404199798                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       198342958                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  20363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       153361                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         2765391                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            3.251192                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            98352831                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          23618072                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       15656485                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     75347186                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        65121                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     23699461                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    303149727                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     74734759                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245942                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    300052986                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        204315                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       449129                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        153452                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       716315                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         4130                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        34489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       118872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        455474322                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            299932807                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.525701                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        239443504                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              3.249890                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             300004215                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       312022257                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       73201412                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.708848                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.708848                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        53209      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86556048     28.82%     28.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       187339      0.06%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     55718354     18.55%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      3366066      1.12%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     55938972     18.63%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     10869556      3.62%     70.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4012359      1.34%     72.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     63950992     21.30%     93.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     19615155      6.53%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     300298929                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      233483680                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    453634645                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    219943897                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    224541282                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13911311                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.046325                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          77788      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           615      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      2967572     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt           43      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      6649235     47.80%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        286382      2.06%     71.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168438      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3705700     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        55538      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      80673351                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    253281485                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     79988910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     84611158                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         303149727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        300298929                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5998651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       137171                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9332196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     92269791                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     3.254575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.865391                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28512651     30.90%     30.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5825121      6.31%     37.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      7739412      8.39%     45.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6909783      7.49%     53.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9660477     10.47%     63.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8696076      9.42%     72.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8851887      9.59%     82.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5563047      6.03%     88.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     10511337     11.39%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     92269791                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  3.253857                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5171860                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1859373                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     75347186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     23699461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104156985                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                92290154                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    105                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         21168856                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        24623421                       # number of cc regfile writes
system.switch_cpus3.committedInsts           58420313                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             82202814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.579761                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.579761                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         96008836                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        46954513                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  56863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         6952                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         3367345                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.891542                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            21652660                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           4330005                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       28070128                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     17335188                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      4336105                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     82361278                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     17322655                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17680                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     82280593                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        130142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      5019451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7369                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      5337831                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          539                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         2223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         4729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        103443603                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             82263016                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.617201                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         63845517                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.891352                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              82268520                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        70752758                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       25865341                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.633007                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.633007                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         2199      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     31636869     38.44%     38.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3510      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            7      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           89      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     38.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       363055      0.44%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          518      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     38.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     11486769     13.96%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      1751828      2.13%     54.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       362030      0.44%     55.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14548797     17.68%     73.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       482574      0.59%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1262321      1.53%     75.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32037      0.04%     75.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     16067516     19.52%     94.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      4298154      5.22%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      82298273                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       54542400                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    107565558                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     52999686                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     53169712                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1590212                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019323                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25634      1.61%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         86798      5.46%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      7.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       277815     17.47%     24.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     24.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     24.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt         1485      0.09%     24.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            7      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1009020     63.45%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt           17      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         45046      2.83%     90.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          427      0.03%     90.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       140346      8.83%     99.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3617      0.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      29343886                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    150856090                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     29263330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     29350560                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          82361269                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         82298273                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       158464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         1599                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       271674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     92233291                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.892284                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.120705                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     73899233     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3653486      3.96%     84.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1931526      2.09%     86.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1496293      1.62%     87.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1790993      1.94%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2265529      2.46%     92.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2036233      2.21%     94.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1696143      1.84%     96.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3463855      3.76%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     92233291                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.891734                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1048787                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       968299                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     17335188                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4336105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       34200005                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                92290154                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     47932549                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47932553                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     47933244                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47933248                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       273372                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        273377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       273476                       # number of overall misses
system.cpu0.dcache.overall_misses::total       273481                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  12621449916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12621449916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  12621449916                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12621449916                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     48205921                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48205930                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     48206720                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48206729                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.555556                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005671                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005671                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.555556                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005673                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 46169.504982                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46168.660553                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 46151.947213                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46151.103426                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       187384                       # number of writebacks
system.cpu0.dcache.writebacks::total           187384                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        85278                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85278                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        85278                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85278                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       188094                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       188094                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       188194                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       188194                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5303329362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5303329362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5304036654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5304036654                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003902                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003902                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003904                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003904                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 28195.101183                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28195.101183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 28183.877563                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28183.877563                       # average overall mshr miss latency
system.cpu0.dcache.replacements                187384                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     33257365                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33257365                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       210106                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       210109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  12196249542                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12196249542                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     33467471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33467474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006278                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006278                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 58048.078313                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58047.249485                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        85057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        85057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       125049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       125049                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4901980779                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4901980779                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 39200.479644                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39200.479644                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            4                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     14675184                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14675188                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        63266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63268                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    425200374                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    425200374                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14738450                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14738456                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.004293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004293                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6720.835425                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6720.622969                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          221                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          221                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        63045                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        63045                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    401348583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    401348583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.004278                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004278                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6366.065239                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6366.065239                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          695                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          104                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          799                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.130163                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       707292                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       707292                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.125156                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  7072.920000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7072.920000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.158150                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48121472                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           187896                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           256.106953                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.058517                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   508.099633                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.992382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998356                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        385841728                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       385841728                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     32754935                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32754960                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     32754935                       # number of overall hits
system.cpu0.icache.overall_hits::total       32754960                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       115915                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        115917                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       115915                       # number of overall misses
system.cpu0.icache.overall_misses::total       115917                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    648293058                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    648293058                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    648293058                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    648293058                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     32870850                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     32870877                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     32870850                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     32870877                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.074074                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003526                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003526                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.074074                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003526                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003526                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5592.831454                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5592.734957                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5592.831454                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5592.734957                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       111729                       # number of writebacks
system.cpu0.icache.writebacks::total           111729                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3665                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3665                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3665                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3665                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       112250                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       112250                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       112250                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       112250                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    577561194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    577561194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    577561194                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    577561194                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003415                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003415                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  5145.311305                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5145.311305                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  5145.311305                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5145.311305                       # average overall mshr miss latency
system.cpu0.icache.replacements                111729                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     32754935                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32754960                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       115915                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       115917                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    648293058                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    648293058                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     32870850                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     32870877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003526                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003526                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5592.831454                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5592.734957                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3665                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3665                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       112250                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       112250                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    577561194                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    577561194                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.003415                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003415                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  5145.311305                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5145.311305                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.367475                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           32867212                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           112252                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           292.798453                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.065641                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.301835                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002081                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.996683                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998765                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        263079268                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       263079268                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         237396                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       132416                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       203340                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          305                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          305                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         62752                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        62752                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       237396                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       336216                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       563786                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total             900002                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     14333696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     24017920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            38351616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        36660                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2346240                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        337096                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.005687                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.075196                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              335179     99.43%     99.43% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1917      0.57%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          337096                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       398862405                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      112149038                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      187807330                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       111173                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       149276                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         260449                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       111173                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       149276                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        260449                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1060                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        38615                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        39682                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1060                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        38615                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        39682                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     89565678                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   4613595786                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   4703161464                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     89565678                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   4613595786                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   4703161464                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       112233                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       187891                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       300131                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       112233                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       187891                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       300131                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.009445                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.205518                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.132216                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.009445                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.205518                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.132216                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 84495.922642                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 119476.778091                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 118521.280782                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 84495.922642                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 119476.778091                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 118521.280782                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        36643                       # number of writebacks
system.cpu0.l2cache.writebacks::total           36643                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1060                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        38615                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        39675                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1060                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        38615                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        39675                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     89212698                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   4600736991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   4689949689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     89212698                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   4600736991                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   4689949689                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.009445                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.205518                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.132192                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.009445                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.205518                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.132192                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84162.922642                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 119143.778091                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 118209.191909                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84162.922642                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 119143.778091                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 118209.191909                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                36643                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       108932                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       108932                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       108932                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       108932                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       190048                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       190048                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       190048                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       190048                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          305                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          305                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          305                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          305                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        60979                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        60979                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1771                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1773                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    130963239                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    130963239                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        62750                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        62752                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.028223                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.028254                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 73948.751553                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 73865.335025                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1771                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1771                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    130373496                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    130373496                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.028223                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.028222                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73615.751553                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 73615.751553                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       111173                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        88297                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       199470                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1060                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        36844                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        37909                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     89565678                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4482632547                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4572198225                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       112233                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       125141                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       237379                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.009445                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.294420                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.159698                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 84495.922642                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 121665.197780                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 120609.834736                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1060                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        36844                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        37904                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     89212698                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4470363495                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4559576193                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.009445                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.294420                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.159677                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 84162.922642                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 121332.197780                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 120292.744644                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3984.519036                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            599416                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           40739                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           14.713567                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   160.703256                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.340423                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.438419                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   351.002501                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3471.034437                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.039234                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000083                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000351                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.085694                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.847421                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.972783                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1262                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1670                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          973                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         9631395                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        9631395                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30732621605                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30666.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30666.numOps                      0                       # Number of Ops committed
system.cpu0.thread30666.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30779751                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30779752                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     30779751                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30779752                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2864144                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2864149                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2864144                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2864149                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 101998251981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 101998251981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 101998251981                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 101998251981                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     33643895                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     33643901                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     33643895                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     33643901                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.085131                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085131                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.085131                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.085131                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 35612.124244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35612.062075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 35612.124244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35612.062075                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          867                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2039457                       # number of writebacks
system.cpu1.dcache.writebacks::total          2039457                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       809146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       809146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       809146                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       809146                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2054998                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2054998                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2054998                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2054998                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  55311997302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55311997302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  55311997302                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55311997302                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061081                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26915.839968                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26915.839968                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26915.839968                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26915.839968                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2039457                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     25152687                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25152687                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2602066                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2602071                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  98975998260                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  98975998260                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     27754753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     27754758                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093752                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093752                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 38037.466482                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38037.393392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       809092                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       809092                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1792974                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1792974                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52377203700                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52377203700                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 29212.472518                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29212.472518                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      5627064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5627065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       262078                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       262078                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   3022253721                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3022253721                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5889142                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5889143                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044502                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044502                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11531.886389                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11531.886389                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           54                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       262024                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       262024                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2934793602                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2934793602                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044493                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044493                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11200.476300                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11200.476300                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.842986                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32845986                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2039969                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.101218                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005854                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.837131                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000011                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999682                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999693                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          511                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        271191177                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       271191177                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           15                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     26233321                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        26233336                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           15                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     26233321                       # number of overall hits
system.cpu1.icache.overall_hits::total       26233336                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          123                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          123                       # number of overall misses
system.cpu1.icache.overall_misses::total          127                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12298023                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12298023                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12298023                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12298023                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     26233444                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     26233463                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     26233444                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     26233463                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.210526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.210526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 99983.926829                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96834.826772                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 99983.926829                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96834.826772                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           45                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           45                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      8533125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8533125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      8533125                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8533125                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109399.038462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109399.038462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109399.038462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109399.038462                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           15                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     26233321                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       26233336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          123                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12298023                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12298023                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     26233444                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     26233463                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 99983.926829                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96834.826772                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           45                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      8533125                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8533125                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 109399.038462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109399.038462                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           81.066655                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26233418                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         319919.731707                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     4.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.066655                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.007812                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.150521                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.158333                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        209867786                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       209867786                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1793061                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1327193                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1622062                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        15072                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        15072                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        246990                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       246990                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1793061                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          164                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      6149539                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            6149703                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    261083264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           261088512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       909798                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               58227072                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2964921                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000099                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009940                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2964628     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 293      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2964921                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2721770505                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          77922                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2042943012                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1126271                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1126271                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1126271                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1126271                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       913693                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       913780                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       913693                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       913780                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8480178                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  49431461391                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  49439941569                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8480178                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  49431461391                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  49439941569                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           78                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2039964                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2040051                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           78                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2039964                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2040051                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.447897                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.447920                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.447897                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.447920                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 108720.230769                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 54100.733387                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 54104.862843                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 108720.230769                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 54100.733387                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 54104.862843                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       909798                       # number of writebacks
system.cpu1.l2cache.writebacks::total          909798                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       913693                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       913771                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       913693                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       913771                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8454204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49127201622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49135655826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8454204                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49127201622                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49135655826                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.447897                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.447916                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.447897                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.447916                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108387.230769                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 53767.733387                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 53772.395738                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108387.230769                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 53767.733387                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 53772.395738                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               909798                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1126725                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1126725                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1126725                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1126725                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       912684                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       912684                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       912684                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       912684                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        15072                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        15072                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        15072                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        15072                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       128204                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       128204                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       118786                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       118786                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2192747391                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2192747391                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       246990                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       246990                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.480934                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.480934                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18459.645000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18459.645000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       118786                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       118786                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2153191653                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2153191653                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.480934                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.480934                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18126.645000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18126.645000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       998067                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       998067                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       794907                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       794994                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8480178                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  47238714000                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  47247194178                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           78                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1792974                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1793061                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.443346                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.443373                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 108720.230769                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 59426.717842                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 59430.881463                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       794907                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       794985                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8454204                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  46974009969                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  46982464173                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.443346                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443368                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 108387.230769                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 59093.717842                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59098.554278                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4077.154082                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4094532                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          913894                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.480314                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.866895                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.050942                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.072963                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.456562                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4075.706721                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000212                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000018                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000111                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995046                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.995399                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3676                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        66426406                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       66426406                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30732621605                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30666.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30666.numOps                      0                       # Number of Ops committed
system.cpu1.thread30666.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     89558694                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        89558698                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     89558694                       # number of overall hits
system.cpu2.dcache.overall_hits::total       89558698                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5017762                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5017768                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5017763                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5017769                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  44078270940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  44078270940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  44078270940                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  44078270940                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     94576456                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94576466                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     94576457                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94576467                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.053055                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.053055                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.053055                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.053055                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  8784.448314                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8784.437810                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  8784.446563                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8784.436059                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1268111                       # number of writebacks
system.cpu2.dcache.writebacks::total          1268111                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3746216                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3746216                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3746216                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3746216                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1271546                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1271546                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1271547                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1271547                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  16719129801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16719129801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  16719229701                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16719229701                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.013445                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013445                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013445                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013445                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13148.662967                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13148.662967                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13148.731192                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13148.731192                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1268111                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     66043681                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       66043682                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4985043                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4985048                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  43910920458                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43910920458                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71028724                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71028730                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.070183                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070184                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  8808.533940                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8808.525105                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3746209                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3746209                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1238834                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1238834                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  16562684736                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16562684736                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 13369.575533                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13369.575533                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23515013                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23515016                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        32719                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        32720                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    167350482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    167350482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001389                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001390                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5114.779853                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5114.623533                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        32712                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        32712                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    156445065                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    156445065                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001389                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001389                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4782.497707                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4782.497707                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        99900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.763242                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           90830556                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1268623                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            71.597753                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.006725                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.756517                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003919                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995618                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999538                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        757880359                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       757880359                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20651826                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20651849                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20651826                       # number of overall hits
system.cpu2.icache.overall_hits::total       20651849                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          146                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           148                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          146                       # number of overall misses
system.cpu2.icache.overall_misses::total          148                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13515804                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13515804                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13515804                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13515804                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20651972                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20651997                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20651972                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20651997                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst        92574                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        91323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst        92574                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        91323                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          130                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     12357963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     12357963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     12357963                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     12357963                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95061.253846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95061.253846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95061.253846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95061.253846                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20651826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20651849                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          146                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          148                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13515804                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13515804                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20651972                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20651997                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst        92574                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        91323                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     12357963                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     12357963                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 95061.253846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95061.253846                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          129.633215                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20651981                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              132                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         156454.401515                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   127.633215                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.249284                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.253190                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        165216108                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       165216108                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1238969                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       304402                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1078474                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         2927                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         2927                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         29786                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        29786                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1238971                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          264                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3811213                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3811477                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         8448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    162350976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           162359424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       114765                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                7344960                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1386449                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000325                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.018033                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1385998     99.97%     99.97% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 451      0.03%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1386449                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1690310997                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         129870                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1268323074                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1150095                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1150096                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1150095                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1150096                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       118524                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       118661                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       118524                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       118661                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     12264390                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11530936188                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11543200578                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     12264390                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11530936188                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11543200578                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          130                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1268619                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1268757                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          130                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1268619                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1268757                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.093428                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.093525                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.093428                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.093525                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 95072.790698                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 97287.774527                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 97278.807510                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 95072.790698                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 97287.774527                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 97278.807510                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       114765                       # number of writebacks
system.cpu2.l2cache.writebacks::total          114765                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       118524                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       118653                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       118524                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       118653                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     12221433                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11491467696                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11503689129                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     12221433                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11491467696                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11503689129                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.093428                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.093519                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.093428                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.093519                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94739.790698                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96954.774527                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 96952.366388                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94739.790698                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96954.774527                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 96952.366388                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               114765                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       289087                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       289087                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       289087                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       289087                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       978908                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       978908                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       978908                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       978908                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         2927                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         2927                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         2927                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         2927                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        29522                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        29522                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          263                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          264                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     11377944                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     11377944                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        29785                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.008830                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.008863                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 43262.144487                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 43098.272727                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          263                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     11290365                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     11290365                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.008830                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.008830                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 42929.144487                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 42929.144487                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1120573                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1120574                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       118261                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       118397                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     12264390                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11519558244                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  11531822634                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          130                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1238834                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1238971                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.992308                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.095462                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.095561                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 95072.790698                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 97407.921834                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97399.618521                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       118261                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       118390                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     12221433                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11480177331                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  11492398764                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.992308                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.095462                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095555                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 94739.790698                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 97074.921834                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97072.377431                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4055.564461                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2539679                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          118861                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           21.366798                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    40.156428                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.035348                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.366990                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.876083                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4011.129612                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.009804                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000009                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000334                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000702                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.979280                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.990128                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2710                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          678                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        40753725                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       40753725                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30732621605                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     16750316                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16750318                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     16961031                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16961033                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3361865                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3361868                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3419694                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3419697                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 153718746046                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 153718746046                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 153718746046                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 153718746046                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     20112181                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20112186                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     20380725                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20380730                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.167156                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.167156                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.167791                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.167791                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 45724.247121                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45724.206318                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 44951.023702                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44950.984267                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2136                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          685                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   112.421053                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1079096                       # number of writebacks
system.cpu3.dcache.writebacks::total          1079096                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2315695                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2315695                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2315695                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2315695                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1046170                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1046170                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1079826                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1079826                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  67953556753                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  67953556753                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  71676371212                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  71676371212                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.052017                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052017                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.052983                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052983                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 64954.602744                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 64954.602744                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 66377.704567                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66377.704567                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1079096                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     12685370                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12685372                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3097765                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3097768                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 136606793796                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 136606793796                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     15783135                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15783140                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.196271                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196271                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 44098.501273                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44098.458566                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2315666                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2315666                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       782099                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       782099                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  50930267751                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50930267751                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.049553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.049553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 65119.975541                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65119.975541                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      4064946                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4064946                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       264100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       264100                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17111952250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17111952250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      4329046                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4329046                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.061007                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061007                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 64793.457970                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64793.457970                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       264071                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       264071                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  17023289002                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  17023289002                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.061000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 64464.818181                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64464.818181                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       210715                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       210715                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        57829                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        57829                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       268544                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       268544                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.215343                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.215343                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        33656                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33656                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3722814459                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3722814459                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.125328                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.125328                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 110613.693220                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 110613.693220                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.613812                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18040865                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1079608                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.710570                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158487062                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.044392                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.569420                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000087                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999159                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999246                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        164125448                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       164125448                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      5110875                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5110893                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      5110875                       # number of overall hits
system.cpu3.icache.overall_hits::total        5110893                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          539                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           541                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          539                       # number of overall misses
system.cpu3.icache.overall_misses::total          541                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     49290993                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     49290993                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     49290993                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     49290993                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      5111414                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5111434                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      5111414                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5111434                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 91448.966605                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 91110.892791                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 91448.966605                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 91110.892791                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu3.icache.writebacks::total               13                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           66                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           66                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          473                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          473                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     44224731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     44224731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     44224731                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     44224731                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000093                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000093                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000093                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000093                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93498.374207                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 93498.374207                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93498.374207                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 93498.374207                       # average overall mshr miss latency
system.cpu3.icache.replacements                    13                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      5110875                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5110893                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          539                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          541                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     49290993                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     49290993                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      5111414                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5111434                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000105                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 91448.966605                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 91110.892791                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           66                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          473                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     44224731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     44224731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 93498.374207                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 93498.374207                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          258.871216                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5111368                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              475                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10760.774737                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   256.871216                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.501702                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.505608                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         40891947                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        40891947                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         816233                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       627382                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1487204                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          221                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          221                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        263851                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       263850                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       816233                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          963                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3238755                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3239718                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        31232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    138157056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           138188288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1035477                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               66270528                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2115782                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001327                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036400                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2112975     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2807      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2115782                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1437769791                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           4.7                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         472527                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1078598988                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          3.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        42847                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          42848                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        42847                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         42848                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          472                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1036759                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1037236                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          472                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1036759                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1037236                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     43898724                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  70685115462                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  70729014186                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     43898724                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  70685115462                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  70729014186                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          473                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1079606                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1080084                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          473                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1079606                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1080084                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997886                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.960312                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.960329                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997886                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.960312                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.960329                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 93005.771186                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 68178.926310                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 68189.895247                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 93005.771186                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 68178.926310                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 68189.895247                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1035477                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1035477                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          472                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1036759                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1037231                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          472                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1036759                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1037231                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     43741548                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  70339875048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  70383616596                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     43741548                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  70339875048                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  70383616596                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997886                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.960312                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.960324                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997886                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.960312                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.960324                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92672.771186                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 67845.926631                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 67857.224279                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92672.771186                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 67845.926631                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 67857.224279                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1035477                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       292438                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       292438                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       292438                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       292438                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       786666                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       786666                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       786666                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       786666                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          216                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          216                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        92241                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          221                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          221                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.022624                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.022624                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18448.200000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        90576                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.022624                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.022624                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18115.200000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         3108                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       260743                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       260743                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  16808482692                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  16808482692                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       263851                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       263851                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.988221                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.988221                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 64463.792669                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 64463.792669                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       260743                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       260743                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  16721655606                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  16721655606                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.988221                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.988221                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 64130.793947                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 64130.793947                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        39739                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39740                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          472                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       776016                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       776493                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     43898724                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  53876632770                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  53920531494                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       815755                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       816233                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997886                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.951286                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.951313                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93005.771186                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 69427.218988                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 69441.104419                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          472                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       776016                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       776488                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     43741548                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  53618219442                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  53661960990                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997886                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.951286                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.951307                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92672.771186                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 69094.218988                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69108.551568                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4073.441040                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2159408                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1039573                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.077207                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    10.949929                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.018363                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.023905                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.490628                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4059.958216                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002673                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000004                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000608                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.991201                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.994492                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1783                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2129                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        35590117                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       35590117                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494398                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30732621605                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1727793                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        756795                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1517767                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            905339                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 5                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             381566                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            381565                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1727793                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       114675                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2737112                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       351752                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3107166                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 6310705                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      4799552                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    116693248                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     14917824                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    132474880                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                268885504                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1087923                       # Total snoops (count)
system.l3bus.snoopTraffic                    11685376                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3197902                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3197902    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3197902                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           2096353898                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            26567305                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           609113309                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            79433250                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           692395093                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          209                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         1341                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       545370                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        13015                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       381046                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              940985                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          209                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         1341                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       545370                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        13015                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       381046                       # number of overall hits
system.l3cache.overall_hits::total             940985                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          851                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        37274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       368323                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          129                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       105509                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          468                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       655713                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1168374                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          851                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        37274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       368323                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          129                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       105509                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          468                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       655713                       # number of overall misses
system.l3cache.overall_misses::total          1168374                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     82039545                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   4426353878                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8141850                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  37804748907                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     11705616                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  10831539246                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     41794164                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  60839387920                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 114045711126                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     82039545                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   4426353878                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8141850                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  37804748907                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     11705616                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  10831539246                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     41794164                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  60839387920                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 114045711126                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1060                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        38615                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           78                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       913693                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          129                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       118524                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          472                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1036759                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2109359                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1060                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        38615                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           78                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       913693                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          129                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       118524                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          472                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1036759                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2109359                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.802830                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.965273                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.403115                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.890191                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.991525                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.632464                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.553900                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.802830                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.965273                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.403115                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.890191                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.991525                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.632464                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.553900                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 96403.695652                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 118751.780812                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 104382.692308                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 102640.206848                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 90741.209302                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 102659.860732                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 89303.769231                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 92783.562199                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 97610.620509                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 96403.695652                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 118751.780812                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 104382.692308                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 102640.206848                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 90741.209302                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 102659.860732                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 89303.769231                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 92783.562199                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 97610.620509                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         182584                       # number of writebacks
system.l3cache.writebacks::total               182584                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          851                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        37274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           78                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       368323                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          129                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       105509                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          468                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       655713                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1168345                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          851                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        37274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           78                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       368323                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          129                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       105509                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          468                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       655713                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1168345                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     76371885                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   4178109038                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7622370                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  35351717727                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10846476                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10128849306                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     38677284                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  56472346000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 106264540086                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     76371885                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   4178109038                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7622370                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  35351717727                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10846476                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10128849306                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     38677284                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  56472346000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 106264540086                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.802830                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.965273                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.403115                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.890191                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.991525                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.632464                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.553886                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.802830                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.965273                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.403115                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.890191                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.991525                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.632464                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.553886                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89743.695652                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 112091.780812                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97722.692308                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 95980.206848                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84081.209302                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 95999.860732                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 82643.769231                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 86123.572356                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 90953.049045                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89743.695652                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 112091.780812                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97722.692308                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 95980.206848                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84081.209302                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 95999.860732                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 82643.769231                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 86123.572356                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 90953.049045                       # average overall mshr miss latency
system.l3cache.replacements                   1087923                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       574211                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       574211                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       574211                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       574211                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1517767                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1517767                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1517767                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1517767                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          531                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       118647                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          194                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data        98964                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           218336                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1240                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          139                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data           69                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       161779                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         163230                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    115820396                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     13790529                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data      7516809                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  14288939416                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14426067150                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1771                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       118786                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          263                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       260743                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       381566                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.700169                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001170                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.262357                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.620454                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.427790                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 93403.545161                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 99212.438849                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 108939.260870                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88323.820867                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88378.773203                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1240                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          139                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data           69                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       161779                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       163227                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    107561996                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     12864789                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data      7057269                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13211497936                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13338981990                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.700169                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001170                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.262357                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.620454                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.427782                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86743.545161                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 92552.438849                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 102279.260870                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81663.862034                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81720.438347                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          209                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data          810                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       426723                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        12821                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       282082                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       722649                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          851                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        36034                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       368184                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       105440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          468                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       493934                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1005144                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     82039545                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4310533482                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8141850                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  37790958378                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11705616                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10824022437                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41794164                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  46550448504                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  99619643976                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1060                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        36844                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           78                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       794907                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          129                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       118261                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       776016                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1727793                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.802830                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.978015                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.463179                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.891587                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.991525                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.636500                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.581750                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 96403.695652                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 119624.062885                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 104382.692308                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 102641.500929                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90741.209302                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 102655.751489                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89303.769231                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 94244.268473                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 99109.823046                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          851                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        36034                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           78                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       368184                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          129                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       105440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          468                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       493934                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1005118                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     76371885                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4070547042                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7622370                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  35338852938                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10846476                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10121792037                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     38677284                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  43260848064                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  92925558096                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.802830                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.978015                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.463179                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.891587                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.991525                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.636500                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.581735                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89743.695652                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 112964.062885                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 97722.692308                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95981.500929                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 84081.209302                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 95995.751489                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 82643.769231                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 87584.268473                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 92452.386780                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60700.239916                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3032968                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2091974                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.449812                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945353952068                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60700.239916                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.926212                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.926212                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63061                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5711                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        28530                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        28515                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.962234                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             69313446                       # Number of tag accesses
system.l3cache.tags.data_accesses            69313446                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    182584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     37270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    368323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    105481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    655701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001124708690                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2253731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173314                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1168345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     182584                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1168345                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   182584                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1168345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               182584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  314607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  272909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  224784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  161221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   52682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   27452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  13132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  13299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  13152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  12124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.532034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.184242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    616.205174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        11390     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64512-65535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.222210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11285     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.27%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52      0.46%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      0.17%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                74774080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11685376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2433.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    380.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30732517719                       # Total gap between requests
system.mem_ctrls.avgGap                      22749.17                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        54464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2385280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23572672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         8256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6750784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        29952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     41964864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11681856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1772187.969452608144                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 77613919.649234667420                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 162433.209891073348                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 767024194.444997668266                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 268639.539435236715                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 219661761.698978334665                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 974599.259346440202                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1365482284.087008953094                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 380112453.438560664654                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          851                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        37274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       368323                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          129                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       105509                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          468                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       655713                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       182584                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     44476337                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2779535449                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4699313                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  21540019230                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6012511                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6173662918                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     21137123                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  31896475016                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1655939200081                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     52263.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     74570.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     60247.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     58481.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     46608.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     58513.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     45164.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     48643.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9069465.01                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           517400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7568                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   6432                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        54464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2385536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23572672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6752576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        29952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     41965632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      74775936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        54464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        98304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11685376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11685376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          851                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        37274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       368323                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       105509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          468                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       655713                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1168374                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       182584                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        182584                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         8330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        10412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        12495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1772188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     77622250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       162433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    767024194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       268640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    219720071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       974599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1365507274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2433112041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         8330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1772188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       162433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       268640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       974599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3198685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    380226990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       380226990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    380226990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         8330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        10412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        12495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1772188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     77622250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       162433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    767024194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       268640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    219720071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       974599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1365507274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2813339030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1168301                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              182529                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        35272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        37302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        36653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        34971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        34578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        39155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        36622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        33991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        35303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        36900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        39201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        33573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        34533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        40333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        36771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        35933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        37860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        37401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        36896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        38259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        35468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        38313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        35776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        36146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        37338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        34438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        39121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        37485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        33668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        37671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        37825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        33545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         5031                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         6018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         5383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5873                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5079                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5936                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             42030096805                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3892778932                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        62466017897                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35975.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53467.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              813346                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              19995                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           10.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       517476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   167.059868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.472744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.462277                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       364603     70.46%     70.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        67153     12.98%     83.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        21124      4.08%     87.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        14618      2.82%     90.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10259      1.98%     92.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8322      1.61%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6281      1.21%     95.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4577      0.88%     96.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20539      3.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       517476                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              74771264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11681856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2432.960020                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              380.112453                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1613919853.727996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2145631851.820818                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4914244123.756765                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  686034516.383973                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10955566275.896696                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25918322414.443794                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 147564598.540794                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46381283634.571327                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1509.186855                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      1010090                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2767800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27963811515                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1005144                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       182584                       # Transaction distribution
system.membus.trans_dist::CleanEvict           905338                       # Transaction distribution
system.membus.trans_dist::ReadExReq            163230                       # Transaction distribution
system.membus.trans_dist::ReadExResp           163229                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1005144                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      3424669                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      3424669                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3424669                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     86461248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     86461248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                86461248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1168374                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1168374    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1168374                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           994539100                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2135888326                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       32862697                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     22689429                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1592383                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     17459998                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       16891930                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.746460                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        4057688                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1207                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        13209                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        12212                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          997                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          767                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     97048576                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      1461810                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     79048413                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.552194                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.830253                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24866613     31.46%     31.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15872735     20.08%     51.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8679502     10.98%     62.52% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8014391     10.14%     72.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4395350      5.56%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2129960      2.69%     80.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1613622      2.04%     82.95% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1250884      1.58%     84.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     12225356     15.47%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     79048413                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    124595905                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     201746880                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           45933875                       # Number of memory references committed
system.switch_cpus0.commit.loads             31195425                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          18418674                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            250248                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          201050599                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2420576                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       449564      0.22%      0.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    153290702     75.98%     76.20% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1655057      0.82%     77.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       417682      0.21%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     31070301     15.40%     92.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     14613326      7.24%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       125124      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       125124      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    201746880                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     12225356                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8958538                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     36729154                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         34101460                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10843010                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1508521                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     15430718                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       134084                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     322681792                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       627489                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           39945505                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17784051                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27176                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  763                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2710304                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             219238734                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           32862697                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     20961830                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             87791256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3278196                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         32870850                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        38743                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     92140694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.844296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.361898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        31056225     33.71%     33.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4411525      4.79%     38.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4303153      4.67%     43.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         3977465      4.32%     47.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4433715      4.81%     52.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8946815      9.71%     62.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4897129      5.31%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3503214      3.80%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26611453     28.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     92140694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356080                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.375538                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           32870856                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6473796                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       14979377                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        22261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        54517                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6688093                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2688                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  30732631605                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1508521                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13388352                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       21088746                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         40292941                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     15862123                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     313949791                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       356732                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12513431                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        772787                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        212802                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    404667876                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          801825377                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       509868794                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           168826                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    260435924                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       144231800                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         41036538                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               365618513                       # The number of ROB reads
system.switch_cpus0.rob.writes              610724674                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        124595905                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          201746880                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       35204448                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     23389616                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1395174                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     12234715                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       12217556                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.859752                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4888567                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4590675                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      4544332                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        46343                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         9815                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     86968679                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1395139                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     80007270                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.324766                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.523299                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     54380204     67.97%     67.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7231145      9.04%     77.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3117028      3.90%     80.90% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      3313882      4.14%     85.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      2086487      2.61%     87.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       915436      1.14%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       523520      0.65%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       996693      1.25%     90.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7442875      9.30%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     80007270                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     61540402                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     105990946                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           26993565                       # Number of memory references committed
system.switch_cpus1.commit.loads             21104423                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15842470                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          105865364                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2047152                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        64531      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     78369429     73.94%     74.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       135983      0.13%     74.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       427438      0.40%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     21104423     19.91%     94.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5889142      5.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    105990946                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7442875                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         4385118                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     53985791                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         28607685                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3901283                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1398553                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11367176                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     213910958                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           33295496                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            8776359                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               377894                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                69345                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1159154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             132781792                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           35204448                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21650455                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             89720689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2797176                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         26233444                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     92278431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.491761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.170870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        49838129     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3459291      3.75%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3007196      3.26%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5389085      5.84%     66.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5151746      5.58%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2939694      3.19%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2811815      3.05%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5333248      5.78%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        14348227     15.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     92278431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.381454                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.438743                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           26233444                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5540256                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       17114911                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        99571                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3998                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4007834                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          467                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  30732631605                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1398553                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         6144918                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43868413                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         30301476                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     10565070                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     206513135                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       751321                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4547774                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       7228734                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         37097                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    215606290                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          552234456                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       308455321                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    111768893                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       103837306                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         11019761                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               265524020                       # The number of ROB reads
system.switch_cpus1.rob.writes              398263563                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         61540402                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          105990946                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3148652                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      2927197                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       149716                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      2775540                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2775254                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.989696                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         111771                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          312                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5998787                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       149697                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     91426555                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     3.250161                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.417065                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     31007615     33.92%     33.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     15298850     16.73%     50.65% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5943541      6.50%     57.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5490918      6.01%     63.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      1419769      1.55%     64.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1042806      1.14%     65.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2770437      3.03%     68.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1644351      1.80%     70.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     26808268     29.32%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     91426555                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus2.commit.loads             74300017                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2648180                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     26808268                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5447626                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     47806832                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         27950245                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     10911618                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        153452                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      2689857                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     305773850                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           86                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           74734762                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           23618072                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 4885                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       118306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             259238965                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3148652                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2887145                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             91998014                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         306942                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20651972                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           59                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     92269791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.348903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.569662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        43698841     47.36%     47.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         2276288      2.47%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         2437398      2.64%     52.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1447998      1.57%     54.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7054135      7.65%     61.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1068361      1.16%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3377496      3.66%     66.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3590041      3.89%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27319233     29.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     92269791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.034117                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.808956                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20651972                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            3706019                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1047149                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         4130                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        151726                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  30732631605                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        153452                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10471720                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       18266914                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33755682                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     29622005                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     304775814                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       688778                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8583343                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      17744447                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         81812                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    331547062                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          878994712                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       317205001                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        409402621                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         9389908                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         57380637                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               367768089                       # The number of ROB reads
system.switch_cpus2.rob.writes              607148718                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3389300                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      3385969                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7001                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1627742                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1627322                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.974197                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          326                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          100                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          226                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       159362                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         6898                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92210116                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.891473                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.350797                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     77592523     84.15%     84.15% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      2018775      2.19%     86.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      1607925      1.74%     88.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      1181703      1.28%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       607762      0.66%     90.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       662566      0.72%     90.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       235658      0.26%     91.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       160378      0.17%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      8142826      8.83%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92210116                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     58420313                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      82202814                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           21621051                       # Number of memory references committed
system.switch_cpus3.commit.loads             17291973                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3365338                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          52982908                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           49550525                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         2067      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     31585882     38.42%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3480      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            7      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd           80      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       363030      0.44%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          455      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     38.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     11485718     13.97%     52.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      1751397      2.13%     54.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       361982      0.44%     55.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14545109     17.69%     73.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       482556      0.59%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1256329      1.53%     75.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        31296      0.04%     75.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     16035644     19.51%     94.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      4297782      5.23%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     82202814                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      8142826                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         1063185                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     80133435                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          8695565                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2333706                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7369                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1619203                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          105                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      82474977                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          493                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           17322523                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            4330006                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                38678                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 8751                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        42280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              58760003                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3389300                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1627588                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             92183539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          14944                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          5111414                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     92233291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.896233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.371231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        78794939     85.43%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1234083      1.34%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          600598      0.65%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1041376      1.13%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          882771      0.96%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          509722      0.55%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          485052      0.53%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1364932      1.48%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         7319818      7.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     92233291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.036724                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.636688                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            5111414                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975891116003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1270796                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          43215                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          539                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores          7027                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  30732631605                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7369                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         2090059                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       37804476                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          9928935                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     42402421                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      82423888                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       207017                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4177907                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2401562                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      35912252                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     97630270                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          222541724                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        70883353                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         96198220                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     97335946                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          294315                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13387009                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               166429466                       # The number of ROB reads
system.switch_cpus3.rob.writes              164747566                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         58420313                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           82202814                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
