C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Hazart_Unit.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Hazart_Unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module hazard_unit

Top level modules:
	hazard_unit

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/top.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module top

Top level modules:
	top

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/CORE_RISCV_PIPELINE.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/CORE_RISCV_PIPELINE.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module riscv_core

Top level modules:
	riscv_core

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Controller.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Controller

Top level modules:
	Controller

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Datapath.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Data_Memory.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Data_Memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Data_Memory

Top level modules:
	Data_Memory

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/alu.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Register_File.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Register_File.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register_File

Top level modules:
	Register_File

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/4th_register.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/4th_register.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fourth_register

Top level modules:
	fourth_register

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/1st_register.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/1st_register.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module first_register

Top level modules:
	first_register

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/3rd_register.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/3rd_register.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module third_register

Top level modules:
	third_register

} {} {}} C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/2nd_register.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/2nd_register.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Second_register

Top level modules:
	Second_register

} {} {}}
