

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Oct 14 02:47:15 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution6
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 7.879 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       35|       35| 0.467 us | 0.467 us |   34|   34| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 34, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 34, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [32 x i16]* %a, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 37 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [32 x i16]* %a, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 38 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [32 x i16]* %b, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 39 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [32 x i16]* %b, i64 0, i64 8" [matrixmul.cpp:60]   --->   Operation 40 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.73ns)   --->   "%a_load = load i16* %a_addr, align 2" [matrixmul.cpp:60]   --->   Operation 41 'load' 'a_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 42 [2/2] (0.73ns)   --->   "%b_load = load i16* %b_addr, align 2" [matrixmul.cpp:60]   --->   Operation 42 'load' 'b_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 43 [2/2] (0.73ns)   --->   "%a_load_1 = load i16* %a_addr_1, align 2" [matrixmul.cpp:60]   --->   Operation 43 'load' 'a_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 44 [2/2] (0.73ns)   --->   "%b_load_1 = load i16* %b_addr_1, align 2" [matrixmul.cpp:60]   --->   Operation 44 'load' 'b_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 4.62>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [32 x i16]* %a, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 45 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [32 x i16]* %a, i64 0, i64 3" [matrixmul.cpp:60]   --->   Operation 46 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [32 x i16]* %b, i64 0, i64 16" [matrixmul.cpp:60]   --->   Operation 47 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [32 x i16]* %b, i64 0, i64 24" [matrixmul.cpp:60]   --->   Operation 48 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.73ns)   --->   "%a_load = load i16* %a_addr, align 2" [matrixmul.cpp:60]   --->   Operation 49 'load' 'a_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i16 %a_load to i8" [matrixmul.cpp:60]   --->   Operation 50 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %trunc_ln60 to i16" [matrixmul.cpp:60]   --->   Operation 51 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.73ns)   --->   "%b_load = load i16* %b_addr, align 2" [matrixmul.cpp:60]   --->   Operation 52 'load' 'b_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i16 %b_load to i8" [matrixmul.cpp:60]   --->   Operation 53 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %trunc_ln60_1 to i16" [matrixmul.cpp:60]   --->   Operation 54 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.69ns)   --->   "%mul_ln60 = mul i16 %sext_ln60_1, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 55 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/2] (0.73ns)   --->   "%a_load_1 = load i16* %a_addr_1, align 2" [matrixmul.cpp:60]   --->   Operation 56 'load' 'a_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i16 %a_load_1 to i8" [matrixmul.cpp:60]   --->   Operation 57 'trunc' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %trunc_ln60_2 to i16" [matrixmul.cpp:60]   --->   Operation 58 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.73ns)   --->   "%b_load_1 = load i16* %b_addr_1, align 2" [matrixmul.cpp:60]   --->   Operation 59 'load' 'b_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = trunc i16 %b_load_1 to i8" [matrixmul.cpp:60]   --->   Operation 60 'trunc' 'trunc_ln60_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %trunc_ln60_3 to i16" [matrixmul.cpp:60]   --->   Operation 61 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.63ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 62 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [2/2] (0.73ns)   --->   "%a_load_2 = load i16* %a_addr_2, align 2" [matrixmul.cpp:60]   --->   Operation 63 'load' 'a_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 64 [2/2] (0.73ns)   --->   "%b_load_2 = load i16* %b_addr_2, align 2" [matrixmul.cpp:60]   --->   Operation 64 'load' 'b_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 65 [2/2] (0.73ns)   --->   "%a_load_3 = load i16* %a_addr_3, align 2" [matrixmul.cpp:60]   --->   Operation 65 'load' 'a_load_3' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 66 [2/2] (0.73ns)   --->   "%b_load_3 = load i16* %b_addr_3, align 2" [matrixmul.cpp:60]   --->   Operation 66 'load' 'b_load_3' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 67 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i8 %tmp_8 to i16" [matrixmul.cpp:60]   --->   Operation 68 'sext' 'sext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 69 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i8 %tmp_9 to i16" [matrixmul.cpp:60]   --->   Operation 70 'sext' 'sext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_9, %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 71 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_1, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 72 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i8 %tmp_s to i16" [matrixmul.cpp:60]   --->   Operation 73 'sext' 'sext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_1, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 74 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i8 %tmp_1 to i16" [matrixmul.cpp:60]   --->   Operation 75 'sext' 'sext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.69ns)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_11, %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 76 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, %mul_ln60_1" [matrixmul.cpp:60]   --->   Operation 77 'add' 'add_ln60' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %mul_ln60_5, %mul_ln60_4" [matrixmul.cpp:60]   --->   Operation 78 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 7.87>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [32 x i16]* %a, i64 0, i64 4" [matrixmul.cpp:60]   --->   Operation 79 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [32 x i16]* %a, i64 0, i64 5" [matrixmul.cpp:60]   --->   Operation 80 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [32 x i16]* %b, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 81 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [32 x i16]* %b, i64 0, i64 9" [matrixmul.cpp:60]   --->   Operation 82 'getelementptr' 'b_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [64 x i16]* %res, i64 0, i64 0" [matrixmul.cpp:57]   --->   Operation 83 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (0.73ns)   --->   "%a_load_2 = load i16* %a_addr_2, align 2" [matrixmul.cpp:60]   --->   Operation 84 'load' 'a_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = trunc i16 %a_load_2 to i8" [matrixmul.cpp:60]   --->   Operation 85 'trunc' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %trunc_ln60_4 to i16" [matrixmul.cpp:60]   --->   Operation 86 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (0.73ns)   --->   "%b_load_2 = load i16* %b_addr_2, align 2" [matrixmul.cpp:60]   --->   Operation 87 'load' 'b_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = trunc i16 %b_load_2 to i8" [matrixmul.cpp:60]   --->   Operation 88 'trunc' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %trunc_ln60_5 to i16" [matrixmul.cpp:60]   --->   Operation 89 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 90 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/2] (0.73ns)   --->   "%a_load_3 = load i16* %a_addr_3, align 2" [matrixmul.cpp:60]   --->   Operation 91 'load' 'a_load_3' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = trunc i16 %a_load_3 to i8" [matrixmul.cpp:60]   --->   Operation 92 'trunc' 'trunc_ln60_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i8 %trunc_ln60_6 to i16" [matrixmul.cpp:60]   --->   Operation 93 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (0.73ns)   --->   "%b_load_3 = load i16* %b_addr_3, align 2" [matrixmul.cpp:60]   --->   Operation 94 'load' 'b_load_3' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = trunc i16 %b_load_3 to i8" [matrixmul.cpp:60]   --->   Operation 95 'trunc' 'trunc_ln60_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i8 %trunc_ln60_7 to i16" [matrixmul.cpp:60]   --->   Operation 96 'sext' 'sext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.69ns)   --->   "%mul_ln60_3 = mul i16 %sext_ln60_7, %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 97 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_2, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 98 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i8 %tmp_2 to i16" [matrixmul.cpp:60]   --->   Operation 99 'sext' 'sext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_2, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 100 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i8 %tmp_3 to i16" [matrixmul.cpp:60]   --->   Operation 101 'sext' 'sext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_6 = mul i16 %sext_ln60_13, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 102 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_3, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 103 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i8 %tmp_4 to i16" [matrixmul.cpp:60]   --->   Operation 104 'sext' 'sext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_3, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 105 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i8 %tmp_5 to i16" [matrixmul.cpp:60]   --->   Operation 106 'sext' 'sext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.69ns)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_15, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 107 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %mul_ln60_3, %mul_ln60_2" [matrixmul.cpp:60]   --->   Operation 108 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (1.12ns)   --->   "%add_ln60_2 = add i16 %add_ln60, %add_ln60_1" [matrixmul.cpp:60]   --->   Operation 109 'add' 'add_ln60_2' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_7, %mul_ln60_6" [matrixmul.cpp:60]   --->   Operation 110 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_5 = add i16 %add_ln60_3, %add_ln60_4" [matrixmul.cpp:60]   --->   Operation 111 'add' 'add_ln60_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_6 = add i16 %add_ln60_2, %add_ln60_5" [matrixmul.cpp:60]   --->   Operation 112 'add' 'add_ln60_6' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (1.29ns)   --->   "store i16 %add_ln60_6, i16* %res_addr, align 2" [matrixmul.cpp:60]   --->   Operation 113 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 114 [2/2] (0.73ns)   --->   "%b_load_4 = load i16* %b_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 114 'load' 'b_load_4' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 115 [2/2] (0.73ns)   --->   "%b_load_5 = load i16* %b_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 115 'load' 'b_load_5' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 116 [2/2] (0.73ns)   --->   "%a_load_4 = load i16* %a_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 116 'load' 'a_load_4' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 117 [2/2] (0.73ns)   --->   "%a_load_5 = load i16* %a_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 117 'load' 'a_load_5' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 4.62>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [32 x i16]* %a, i64 0, i64 6" [matrixmul.cpp:60]   --->   Operation 118 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [32 x i16]* %a, i64 0, i64 7" [matrixmul.cpp:60]   --->   Operation 119 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [32 x i16]* %b, i64 0, i64 17" [matrixmul.cpp:60]   --->   Operation 120 'getelementptr' 'b_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [32 x i16]* %b, i64 0, i64 25" [matrixmul.cpp:60]   --->   Operation 121 'getelementptr' 'b_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/2] (0.73ns)   --->   "%b_load_4 = load i16* %b_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 122 'load' 'b_load_4' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = trunc i16 %b_load_4 to i8" [matrixmul.cpp:60]   --->   Operation 123 'trunc' 'trunc_ln60_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i8 %trunc_ln60_8 to i16" [matrixmul.cpp:60]   --->   Operation 124 'sext' 'sext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.69ns)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_16, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 125 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/2] (0.73ns)   --->   "%b_load_5 = load i16* %b_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 126 'load' 'b_load_5' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln60_9 = trunc i16 %b_load_5 to i8" [matrixmul.cpp:60]   --->   Operation 127 'trunc' 'trunc_ln60_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i8 %trunc_ln60_9 to i16" [matrixmul.cpp:60]   --->   Operation 128 'sext' 'sext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_9 = mul i16 %sext_ln60_17, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 129 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [2/2] (0.73ns)   --->   "%b_load_6 = load i16* %b_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 130 'load' 'b_load_6' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 131 [2/2] (0.73ns)   --->   "%b_load_7 = load i16* %b_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 131 'load' 'b_load_7' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_4, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 132 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln60_20 = sext i8 %tmp_6 to i16" [matrixmul.cpp:60]   --->   Operation 133 'sext' 'sext_ln60_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_12 = mul i16 %sext_ln60_20, %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 134 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_5, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 135 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln60_21 = sext i8 %tmp_7 to i16" [matrixmul.cpp:60]   --->   Operation 136 'sext' 'sext_ln60_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.69ns)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_21, %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 137 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %mul_ln60_8, %mul_ln60_9" [matrixmul.cpp:60]   --->   Operation 138 'add' 'add_ln60_7' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_13, %mul_ln60_12" [matrixmul.cpp:60]   --->   Operation 139 'add' 'add_ln60_10' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/2] (0.73ns)   --->   "%a_load_4 = load i16* %a_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 140 'load' 'a_load_4' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln60_36 = trunc i16 %a_load_4 to i8" [matrixmul.cpp:60]   --->   Operation 141 'trunc' 'trunc_ln60_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln60_72 = sext i8 %trunc_ln60_36 to i16" [matrixmul.cpp:60]   --->   Operation 142 'sext' 'sext_ln60_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.69ns)   --->   "%mul_ln60_64 = mul i16 %sext_ln60_1, %sext_ln60_72" [matrixmul.cpp:60]   --->   Operation 143 'mul' 'mul_ln60_64' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/2] (0.73ns)   --->   "%a_load_5 = load i16* %a_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 144 'load' 'a_load_5' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln60_37 = trunc i16 %a_load_5 to i8" [matrixmul.cpp:60]   --->   Operation 145 'trunc' 'trunc_ln60_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln60_73 = sext i8 %trunc_ln60_37 to i16" [matrixmul.cpp:60]   --->   Operation 146 'sext' 'sext_ln60_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_56)   --->   "%mul_ln60_65 = mul i16 %sext_ln60_3, %sext_ln60_73" [matrixmul.cpp:60]   --->   Operation 147 'mul' 'mul_ln60_65' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [2/2] (0.73ns)   --->   "%a_load_6 = load i16* %a_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 148 'load' 'a_load_6' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 149 [2/2] (0.73ns)   --->   "%a_load_7 = load i16* %a_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 149 'load' 'a_load_7' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_4, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 150 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln60_76 = sext i8 %tmp_36 to i16" [matrixmul.cpp:60]   --->   Operation 151 'sext' 'sext_ln60_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_59)   --->   "%mul_ln60_68 = mul i16 %sext_ln60_9, %sext_ln60_76" [matrixmul.cpp:60]   --->   Operation 152 'mul' 'mul_ln60_68' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_5, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 153 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln60_77 = sext i8 %tmp_37 to i16" [matrixmul.cpp:60]   --->   Operation 154 'sext' 'sext_ln60_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.69ns)   --->   "%mul_ln60_69 = mul i16 %sext_ln60_11, %sext_ln60_77" [matrixmul.cpp:60]   --->   Operation 155 'mul' 'mul_ln60_69' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_56 = add i16 %mul_ln60_64, %mul_ln60_65" [matrixmul.cpp:60]   --->   Operation 156 'add' 'add_ln60_56' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_59 = add i16 %mul_ln60_69, %mul_ln60_68" [matrixmul.cpp:60]   --->   Operation 157 'add' 'add_ln60_59' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (1.69ns)   --->   "%mul_ln60_72 = mul i16 %sext_ln60_16, %sext_ln60_72" [matrixmul.cpp:60]   --->   Operation 158 'mul' 'mul_ln60_72' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_63)   --->   "%mul_ln60_73 = mul i16 %sext_ln60_17, %sext_ln60_73" [matrixmul.cpp:60]   --->   Operation 159 'mul' 'mul_ln60_73' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_66)   --->   "%mul_ln60_76 = mul i16 %sext_ln60_20, %sext_ln60_76" [matrixmul.cpp:60]   --->   Operation 160 'mul' 'mul_ln60_76' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/1] (1.69ns)   --->   "%mul_ln60_77 = mul i16 %sext_ln60_21, %sext_ln60_77" [matrixmul.cpp:60]   --->   Operation 161 'mul' 'mul_ln60_77' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_63 = add i16 %mul_ln60_72, %mul_ln60_73" [matrixmul.cpp:60]   --->   Operation 162 'add' 'add_ln60_63' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_66 = add i16 %mul_ln60_77, %mul_ln60_76" [matrixmul.cpp:60]   --->   Operation 163 'add' 'add_ln60_66' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.87>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [32 x i16]* %a, i64 0, i64 8" [matrixmul.cpp:60]   --->   Operation 164 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [32 x i16]* %a, i64 0, i64 9" [matrixmul.cpp:60]   --->   Operation 165 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [32 x i16]* %b, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 166 'getelementptr' 'b_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [32 x i16]* %b, i64 0, i64 10" [matrixmul.cpp:60]   --->   Operation 167 'getelementptr' 'b_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [64 x i16]* %res, i64 0, i64 1" [matrixmul.cpp:57]   --->   Operation 168 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr [64 x i16]* %res, i64 0, i64 8" [matrixmul.cpp:57]   --->   Operation 169 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/2] (0.73ns)   --->   "%b_load_6 = load i16* %b_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 170 'load' 'b_load_6' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln60_10 = trunc i16 %b_load_6 to i8" [matrixmul.cpp:60]   --->   Operation 171 'trunc' 'trunc_ln60_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln60_18 = sext i8 %trunc_ln60_10 to i16" [matrixmul.cpp:60]   --->   Operation 172 'sext' 'sext_ln60_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_18, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 173 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/2] (0.73ns)   --->   "%b_load_7 = load i16* %b_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 174 'load' 'b_load_7' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln60_11 = trunc i16 %b_load_7 to i8" [matrixmul.cpp:60]   --->   Operation 175 'trunc' 'trunc_ln60_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln60_19 = sext i8 %trunc_ln60_11 to i16" [matrixmul.cpp:60]   --->   Operation 176 'sext' 'sext_ln60_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.69ns)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_19, %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 177 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_6, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 178 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln60_22 = sext i8 %tmp_10 to i16" [matrixmul.cpp:60]   --->   Operation 179 'sext' 'sext_ln60_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_22, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 180 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_7, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 181 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln60_23 = sext i8 %tmp_11 to i16" [matrixmul.cpp:60]   --->   Operation 182 'sext' 'sext_ln60_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (1.69ns)   --->   "%mul_ln60_15 = mul i16 %sext_ln60_23, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 183 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_11, %mul_ln60_10" [matrixmul.cpp:60]   --->   Operation 184 'add' 'add_ln60_8' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/1] (1.12ns)   --->   "%add_ln60_9 = add i16 %add_ln60_7, %add_ln60_8" [matrixmul.cpp:60]   --->   Operation 185 'add' 'add_ln60_9' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %mul_ln60_15, %mul_ln60_14" [matrixmul.cpp:60]   --->   Operation 186 'add' 'add_ln60_11' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_12 = add i16 %add_ln60_10, %add_ln60_11" [matrixmul.cpp:60]   --->   Operation 187 'add' 'add_ln60_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_13 = add i16 %add_ln60_9, %add_ln60_12" [matrixmul.cpp:60]   --->   Operation 188 'add' 'add_ln60_13' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/1] (1.29ns)   --->   "store i16 %add_ln60_13, i16* %res_addr_1, align 2" [matrixmul.cpp:60]   --->   Operation 189 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 190 [2/2] (0.73ns)   --->   "%b_load_8 = load i16* %b_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 190 'load' 'b_load_8' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 191 [2/2] (0.73ns)   --->   "%b_load_9 = load i16* %b_addr_9, align 2" [matrixmul.cpp:60]   --->   Operation 191 'load' 'b_load_9' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 192 [1/2] (0.73ns)   --->   "%a_load_6 = load i16* %a_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 192 'load' 'a_load_6' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln60_38 = trunc i16 %a_load_6 to i8" [matrixmul.cpp:60]   --->   Operation 193 'trunc' 'trunc_ln60_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln60_74 = sext i8 %trunc_ln60_38 to i16" [matrixmul.cpp:60]   --->   Operation 194 'sext' 'sext_ln60_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_57)   --->   "%mul_ln60_66 = mul i16 %sext_ln60_5, %sext_ln60_74" [matrixmul.cpp:60]   --->   Operation 195 'mul' 'mul_ln60_66' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/2] (0.73ns)   --->   "%a_load_7 = load i16* %a_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 196 'load' 'a_load_7' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln60_39 = trunc i16 %a_load_7 to i8" [matrixmul.cpp:60]   --->   Operation 197 'trunc' 'trunc_ln60_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln60_75 = sext i8 %trunc_ln60_39 to i16" [matrixmul.cpp:60]   --->   Operation 198 'sext' 'sext_ln60_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.69ns)   --->   "%mul_ln60_67 = mul i16 %sext_ln60_7, %sext_ln60_75" [matrixmul.cpp:60]   --->   Operation 199 'mul' 'mul_ln60_67' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_6, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 200 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln60_78 = sext i8 %tmp_38 to i16" [matrixmul.cpp:60]   --->   Operation 201 'sext' 'sext_ln60_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_60)   --->   "%mul_ln60_70 = mul i16 %sext_ln60_13, %sext_ln60_78" [matrixmul.cpp:60]   --->   Operation 202 'mul' 'mul_ln60_70' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_7, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 203 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln60_79 = sext i8 %tmp_39 to i16" [matrixmul.cpp:60]   --->   Operation 204 'sext' 'sext_ln60_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (1.69ns)   --->   "%mul_ln60_71 = mul i16 %sext_ln60_15, %sext_ln60_79" [matrixmul.cpp:60]   --->   Operation 205 'mul' 'mul_ln60_71' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_57 = add i16 %mul_ln60_67, %mul_ln60_66" [matrixmul.cpp:60]   --->   Operation 206 'add' 'add_ln60_57' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/1] (1.12ns)   --->   "%add_ln60_58 = add i16 %add_ln60_56, %add_ln60_57" [matrixmul.cpp:60]   --->   Operation 207 'add' 'add_ln60_58' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_60 = add i16 %mul_ln60_71, %mul_ln60_70" [matrixmul.cpp:60]   --->   Operation 208 'add' 'add_ln60_60' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_61 = add i16 %add_ln60_59, %add_ln60_60" [matrixmul.cpp:60]   --->   Operation 209 'add' 'add_ln60_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_62 = add i16 %add_ln60_58, %add_ln60_61" [matrixmul.cpp:60]   --->   Operation 210 'add' 'add_ln60_62' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/1] (1.29ns)   --->   "store i16 %add_ln60_62, i16* %res_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 211 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 212 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_64)   --->   "%mul_ln60_74 = mul i16 %sext_ln60_18, %sext_ln60_74" [matrixmul.cpp:60]   --->   Operation 212 'mul' 'mul_ln60_74' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (1.69ns)   --->   "%mul_ln60_75 = mul i16 %sext_ln60_19, %sext_ln60_75" [matrixmul.cpp:60]   --->   Operation 213 'mul' 'mul_ln60_75' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_67)   --->   "%mul_ln60_78 = mul i16 %sext_ln60_22, %sext_ln60_78" [matrixmul.cpp:60]   --->   Operation 214 'mul' 'mul_ln60_78' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [1/1] (1.69ns)   --->   "%mul_ln60_79 = mul i16 %sext_ln60_23, %sext_ln60_79" [matrixmul.cpp:60]   --->   Operation 215 'mul' 'mul_ln60_79' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_64 = add i16 %mul_ln60_75, %mul_ln60_74" [matrixmul.cpp:60]   --->   Operation 216 'add' 'add_ln60_64' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/1] (1.12ns)   --->   "%add_ln60_65 = add i16 %add_ln60_63, %add_ln60_64" [matrixmul.cpp:60]   --->   Operation 217 'add' 'add_ln60_65' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_67 = add i16 %mul_ln60_79, %mul_ln60_78" [matrixmul.cpp:60]   --->   Operation 218 'add' 'add_ln60_67' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_68 = add i16 %add_ln60_66, %add_ln60_67" [matrixmul.cpp:60]   --->   Operation 219 'add' 'add_ln60_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 220 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_69 = add i16 %add_ln60_65, %add_ln60_68" [matrixmul.cpp:60]   --->   Operation 220 'add' 'add_ln60_69' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [2/2] (0.73ns)   --->   "%a_load_8 = load i16* %a_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 221 'load' 'a_load_8' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 222 [2/2] (0.73ns)   --->   "%a_load_9 = load i16* %a_addr_9, align 2" [matrixmul.cpp:60]   --->   Operation 222 'load' 'a_load_9' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 4.62>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [32 x i16]* %a, i64 0, i64 10" [matrixmul.cpp:60]   --->   Operation 223 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [32 x i16]* %a, i64 0, i64 11" [matrixmul.cpp:60]   --->   Operation 224 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [32 x i16]* %b, i64 0, i64 18" [matrixmul.cpp:60]   --->   Operation 225 'getelementptr' 'b_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [32 x i16]* %b, i64 0, i64 26" [matrixmul.cpp:60]   --->   Operation 226 'getelementptr' 'b_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%res_addr_9 = getelementptr [64 x i16]* %res, i64 0, i64 9" [matrixmul.cpp:57]   --->   Operation 227 'getelementptr' 'res_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/2] (0.73ns)   --->   "%b_load_8 = load i16* %b_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 228 'load' 'b_load_8' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln60_12 = trunc i16 %b_load_8 to i8" [matrixmul.cpp:60]   --->   Operation 229 'trunc' 'trunc_ln60_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln60_24 = sext i8 %trunc_ln60_12 to i16" [matrixmul.cpp:60]   --->   Operation 230 'sext' 'sext_ln60_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (1.69ns)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_24, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 231 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/2] (0.73ns)   --->   "%b_load_9 = load i16* %b_addr_9, align 2" [matrixmul.cpp:60]   --->   Operation 232 'load' 'b_load_9' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln60_13 = trunc i16 %b_load_9 to i8" [matrixmul.cpp:60]   --->   Operation 233 'trunc' 'trunc_ln60_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln60_25 = sext i8 %trunc_ln60_13 to i16" [matrixmul.cpp:60]   --->   Operation 234 'sext' 'sext_ln60_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_25, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 235 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [2/2] (0.73ns)   --->   "%b_load_10 = load i16* %b_addr_10, align 2" [matrixmul.cpp:60]   --->   Operation 236 'load' 'b_load_10' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 237 [2/2] (0.73ns)   --->   "%b_load_11 = load i16* %b_addr_11, align 2" [matrixmul.cpp:60]   --->   Operation 237 'load' 'b_load_11' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_8, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 238 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln60_28 = sext i8 %tmp_12 to i16" [matrixmul.cpp:60]   --->   Operation 239 'sext' 'sext_ln60_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_28, %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 240 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_9, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 241 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln60_29 = sext i8 %tmp_13 to i16" [matrixmul.cpp:60]   --->   Operation 242 'sext' 'sext_ln60_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (1.69ns)   --->   "%mul_ln60_21 = mul i16 %sext_ln60_29, %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 243 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_16, %mul_ln60_17" [matrixmul.cpp:60]   --->   Operation 244 'add' 'add_ln60_14' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 245 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %mul_ln60_21, %mul_ln60_20" [matrixmul.cpp:60]   --->   Operation 245 'add' 'add_ln60_17' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 246 [1/1] (1.29ns)   --->   "store i16 %add_ln60_69, i16* %res_addr_9, align 2" [matrixmul.cpp:60]   --->   Operation 246 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 247 [1/1] (1.69ns)   --->   "%mul_ln60_80 = mul i16 %sext_ln60_24, %sext_ln60_72" [matrixmul.cpp:60]   --->   Operation 247 'mul' 'mul_ln60_80' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_70)   --->   "%mul_ln60_81 = mul i16 %sext_ln60_25, %sext_ln60_73" [matrixmul.cpp:60]   --->   Operation 248 'mul' 'mul_ln60_81' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_73)   --->   "%mul_ln60_84 = mul i16 %sext_ln60_28, %sext_ln60_76" [matrixmul.cpp:60]   --->   Operation 249 'mul' 'mul_ln60_84' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 250 [1/1] (1.69ns)   --->   "%mul_ln60_85 = mul i16 %sext_ln60_29, %sext_ln60_77" [matrixmul.cpp:60]   --->   Operation 250 'mul' 'mul_ln60_85' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_70 = add i16 %mul_ln60_80, %mul_ln60_81" [matrixmul.cpp:60]   --->   Operation 251 'add' 'add_ln60_70' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_73 = add i16 %mul_ln60_85, %mul_ln60_84" [matrixmul.cpp:60]   --->   Operation 252 'add' 'add_ln60_73' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/2] (0.73ns)   --->   "%a_load_8 = load i16* %a_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 253 'load' 'a_load_8' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln60_40 = trunc i16 %a_load_8 to i8" [matrixmul.cpp:60]   --->   Operation 254 'trunc' 'trunc_ln60_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln60_80 = sext i8 %trunc_ln60_40 to i16" [matrixmul.cpp:60]   --->   Operation 255 'sext' 'sext_ln60_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (1.69ns)   --->   "%mul_ln60_128 = mul i16 %sext_ln60_1, %sext_ln60_80" [matrixmul.cpp:60]   --->   Operation 256 'mul' 'mul_ln60_128' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/2] (0.73ns)   --->   "%a_load_9 = load i16* %a_addr_9, align 2" [matrixmul.cpp:60]   --->   Operation 257 'load' 'a_load_9' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln60_41 = trunc i16 %a_load_9 to i8" [matrixmul.cpp:60]   --->   Operation 258 'trunc' 'trunc_ln60_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln60_81 = sext i8 %trunc_ln60_41 to i16" [matrixmul.cpp:60]   --->   Operation 259 'sext' 'sext_ln60_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_112)   --->   "%mul_ln60_129 = mul i16 %sext_ln60_3, %sext_ln60_81" [matrixmul.cpp:60]   --->   Operation 260 'mul' 'mul_ln60_129' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [2/2] (0.73ns)   --->   "%a_load_10 = load i16* %a_addr_10, align 2" [matrixmul.cpp:60]   --->   Operation 261 'load' 'a_load_10' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 262 [2/2] (0.73ns)   --->   "%a_load_11 = load i16* %a_addr_11, align 2" [matrixmul.cpp:60]   --->   Operation 262 'load' 'a_load_11' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_8, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 263 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln60_84 = sext i8 %tmp_40 to i16" [matrixmul.cpp:60]   --->   Operation 264 'sext' 'sext_ln60_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_115)   --->   "%mul_ln60_132 = mul i16 %sext_ln60_9, %sext_ln60_84" [matrixmul.cpp:60]   --->   Operation 265 'mul' 'mul_ln60_132' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_9, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 266 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln60_85 = sext i8 %tmp_41 to i16" [matrixmul.cpp:60]   --->   Operation 267 'sext' 'sext_ln60_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (1.69ns)   --->   "%mul_ln60_133 = mul i16 %sext_ln60_11, %sext_ln60_85" [matrixmul.cpp:60]   --->   Operation 268 'mul' 'mul_ln60_133' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_112 = add i16 %mul_ln60_128, %mul_ln60_129" [matrixmul.cpp:60]   --->   Operation 269 'add' 'add_ln60_112' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 270 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_115 = add i16 %mul_ln60_133, %mul_ln60_132" [matrixmul.cpp:60]   --->   Operation 270 'add' 'add_ln60_115' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 271 [1/1] (1.69ns)   --->   "%mul_ln60_136 = mul i16 %sext_ln60_16, %sext_ln60_80" [matrixmul.cpp:60]   --->   Operation 271 'mul' 'mul_ln60_136' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_119)   --->   "%mul_ln60_137 = mul i16 %sext_ln60_17, %sext_ln60_81" [matrixmul.cpp:60]   --->   Operation 272 'mul' 'mul_ln60_137' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_122)   --->   "%mul_ln60_140 = mul i16 %sext_ln60_20, %sext_ln60_84" [matrixmul.cpp:60]   --->   Operation 273 'mul' 'mul_ln60_140' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 274 [1/1] (1.69ns)   --->   "%mul_ln60_141 = mul i16 %sext_ln60_21, %sext_ln60_85" [matrixmul.cpp:60]   --->   Operation 274 'mul' 'mul_ln60_141' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_119 = add i16 %mul_ln60_136, %mul_ln60_137" [matrixmul.cpp:60]   --->   Operation 275 'add' 'add_ln60_119' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 276 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_122 = add i16 %mul_ln60_141, %mul_ln60_140" [matrixmul.cpp:60]   --->   Operation 276 'add' 'add_ln60_122' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.87>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [32 x i16]* %a, i64 0, i64 12" [matrixmul.cpp:60]   --->   Operation 277 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [32 x i16]* %a, i64 0, i64 13" [matrixmul.cpp:60]   --->   Operation 278 'getelementptr' 'a_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [32 x i16]* %b, i64 0, i64 3" [matrixmul.cpp:60]   --->   Operation 279 'getelementptr' 'b_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [32 x i16]* %b, i64 0, i64 11" [matrixmul.cpp:60]   --->   Operation 280 'getelementptr' 'b_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [64 x i16]* %res, i64 0, i64 2" [matrixmul.cpp:57]   --->   Operation 281 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%res_addr_10 = getelementptr [64 x i16]* %res, i64 0, i64 10" [matrixmul.cpp:57]   --->   Operation 282 'getelementptr' 'res_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/2] (0.73ns)   --->   "%b_load_10 = load i16* %b_addr_10, align 2" [matrixmul.cpp:60]   --->   Operation 283 'load' 'b_load_10' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln60_14 = trunc i16 %b_load_10 to i8" [matrixmul.cpp:60]   --->   Operation 284 'trunc' 'trunc_ln60_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln60_26 = sext i8 %trunc_ln60_14 to i16" [matrixmul.cpp:60]   --->   Operation 285 'sext' 'sext_ln60_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_18 = mul i16 %sext_ln60_26, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 286 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 287 [1/2] (0.73ns)   --->   "%b_load_11 = load i16* %b_addr_11, align 2" [matrixmul.cpp:60]   --->   Operation 287 'load' 'b_load_11' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln60_15 = trunc i16 %b_load_11 to i8" [matrixmul.cpp:60]   --->   Operation 288 'trunc' 'trunc_ln60_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln60_27 = sext i8 %trunc_ln60_15 to i16" [matrixmul.cpp:60]   --->   Operation 289 'sext' 'sext_ln60_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (1.69ns)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_27, %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 290 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_10, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 291 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln60_30 = sext i8 %tmp_14 to i16" [matrixmul.cpp:60]   --->   Operation 292 'sext' 'sext_ln60_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_18)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_30, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 293 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_11, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 294 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln60_31 = sext i8 %tmp_15 to i16" [matrixmul.cpp:60]   --->   Operation 295 'sext' 'sext_ln60_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (1.69ns)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_31, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 296 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %mul_ln60_19, %mul_ln60_18" [matrixmul.cpp:60]   --->   Operation 297 'add' 'add_ln60_15' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 298 [1/1] (1.12ns)   --->   "%add_ln60_16 = add i16 %add_ln60_14, %add_ln60_15" [matrixmul.cpp:60]   --->   Operation 298 'add' 'add_ln60_16' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_18 = add i16 %mul_ln60_23, %mul_ln60_22" [matrixmul.cpp:60]   --->   Operation 299 'add' 'add_ln60_18' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_19 = add i16 %add_ln60_17, %add_ln60_18" [matrixmul.cpp:60]   --->   Operation 300 'add' 'add_ln60_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 301 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_20 = add i16 %add_ln60_16, %add_ln60_19" [matrixmul.cpp:60]   --->   Operation 301 'add' 'add_ln60_20' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 302 [1/1] (1.29ns)   --->   "store i16 %add_ln60_20, i16* %res_addr_2, align 2" [matrixmul.cpp:60]   --->   Operation 302 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 303 [2/2] (0.73ns)   --->   "%b_load_12 = load i16* %b_addr_12, align 2" [matrixmul.cpp:60]   --->   Operation 303 'load' 'b_load_12' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 304 [2/2] (0.73ns)   --->   "%b_load_13 = load i16* %b_addr_13, align 2" [matrixmul.cpp:60]   --->   Operation 304 'load' 'b_load_13' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 305 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_71)   --->   "%mul_ln60_82 = mul i16 %sext_ln60_26, %sext_ln60_74" [matrixmul.cpp:60]   --->   Operation 305 'mul' 'mul_ln60_82' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 306 [1/1] (1.69ns)   --->   "%mul_ln60_83 = mul i16 %sext_ln60_27, %sext_ln60_75" [matrixmul.cpp:60]   --->   Operation 306 'mul' 'mul_ln60_83' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_74)   --->   "%mul_ln60_86 = mul i16 %sext_ln60_30, %sext_ln60_78" [matrixmul.cpp:60]   --->   Operation 307 'mul' 'mul_ln60_86' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 308 [1/1] (1.69ns)   --->   "%mul_ln60_87 = mul i16 %sext_ln60_31, %sext_ln60_79" [matrixmul.cpp:60]   --->   Operation 308 'mul' 'mul_ln60_87' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_71 = add i16 %mul_ln60_83, %mul_ln60_82" [matrixmul.cpp:60]   --->   Operation 309 'add' 'add_ln60_71' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 310 [1/1] (1.12ns)   --->   "%add_ln60_72 = add i16 %add_ln60_70, %add_ln60_71" [matrixmul.cpp:60]   --->   Operation 310 'add' 'add_ln60_72' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_74 = add i16 %mul_ln60_87, %mul_ln60_86" [matrixmul.cpp:60]   --->   Operation 311 'add' 'add_ln60_74' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_75 = add i16 %add_ln60_73, %add_ln60_74" [matrixmul.cpp:60]   --->   Operation 312 'add' 'add_ln60_75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 313 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_76 = add i16 %add_ln60_72, %add_ln60_75" [matrixmul.cpp:60]   --->   Operation 313 'add' 'add_ln60_76' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 314 [1/1] (1.29ns)   --->   "store i16 %add_ln60_76, i16* %res_addr_10, align 2" [matrixmul.cpp:60]   --->   Operation 314 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 315 [1/2] (0.73ns)   --->   "%a_load_10 = load i16* %a_addr_10, align 2" [matrixmul.cpp:60]   --->   Operation 315 'load' 'a_load_10' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln60_42 = trunc i16 %a_load_10 to i8" [matrixmul.cpp:60]   --->   Operation 316 'trunc' 'trunc_ln60_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln60_82 = sext i8 %trunc_ln60_42 to i16" [matrixmul.cpp:60]   --->   Operation 317 'sext' 'sext_ln60_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_113)   --->   "%mul_ln60_130 = mul i16 %sext_ln60_5, %sext_ln60_82" [matrixmul.cpp:60]   --->   Operation 318 'mul' 'mul_ln60_130' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 319 [1/2] (0.73ns)   --->   "%a_load_11 = load i16* %a_addr_11, align 2" [matrixmul.cpp:60]   --->   Operation 319 'load' 'a_load_11' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln60_43 = trunc i16 %a_load_11 to i8" [matrixmul.cpp:60]   --->   Operation 320 'trunc' 'trunc_ln60_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln60_83 = sext i8 %trunc_ln60_43 to i16" [matrixmul.cpp:60]   --->   Operation 321 'sext' 'sext_ln60_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (1.69ns)   --->   "%mul_ln60_131 = mul i16 %sext_ln60_7, %sext_ln60_83" [matrixmul.cpp:60]   --->   Operation 322 'mul' 'mul_ln60_131' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_10, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 323 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln60_86 = sext i8 %tmp_42 to i16" [matrixmul.cpp:60]   --->   Operation 324 'sext' 'sext_ln60_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_116)   --->   "%mul_ln60_134 = mul i16 %sext_ln60_13, %sext_ln60_86" [matrixmul.cpp:60]   --->   Operation 325 'mul' 'mul_ln60_134' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_11, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 326 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln60_87 = sext i8 %tmp_43 to i16" [matrixmul.cpp:60]   --->   Operation 327 'sext' 'sext_ln60_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (1.69ns)   --->   "%mul_ln60_135 = mul i16 %sext_ln60_15, %sext_ln60_87" [matrixmul.cpp:60]   --->   Operation 328 'mul' 'mul_ln60_135' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_113 = add i16 %mul_ln60_131, %mul_ln60_130" [matrixmul.cpp:60]   --->   Operation 329 'add' 'add_ln60_113' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 330 [1/1] (1.12ns)   --->   "%add_ln60_114 = add i16 %add_ln60_112, %add_ln60_113" [matrixmul.cpp:60]   --->   Operation 330 'add' 'add_ln60_114' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_116 = add i16 %mul_ln60_135, %mul_ln60_134" [matrixmul.cpp:60]   --->   Operation 331 'add' 'add_ln60_116' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_117 = add i16 %add_ln60_115, %add_ln60_116" [matrixmul.cpp:60]   --->   Operation 332 'add' 'add_ln60_117' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 333 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_118 = add i16 %add_ln60_114, %add_ln60_117" [matrixmul.cpp:60]   --->   Operation 333 'add' 'add_ln60_118' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 334 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_120)   --->   "%mul_ln60_138 = mul i16 %sext_ln60_18, %sext_ln60_82" [matrixmul.cpp:60]   --->   Operation 334 'mul' 'mul_ln60_138' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 335 [1/1] (1.69ns)   --->   "%mul_ln60_139 = mul i16 %sext_ln60_19, %sext_ln60_83" [matrixmul.cpp:60]   --->   Operation 335 'mul' 'mul_ln60_139' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 336 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_123)   --->   "%mul_ln60_142 = mul i16 %sext_ln60_22, %sext_ln60_86" [matrixmul.cpp:60]   --->   Operation 336 'mul' 'mul_ln60_142' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 337 [1/1] (1.69ns)   --->   "%mul_ln60_143 = mul i16 %sext_ln60_23, %sext_ln60_87" [matrixmul.cpp:60]   --->   Operation 337 'mul' 'mul_ln60_143' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_120 = add i16 %mul_ln60_139, %mul_ln60_138" [matrixmul.cpp:60]   --->   Operation 338 'add' 'add_ln60_120' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 339 [1/1] (1.12ns)   --->   "%add_ln60_121 = add i16 %add_ln60_119, %add_ln60_120" [matrixmul.cpp:60]   --->   Operation 339 'add' 'add_ln60_121' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_123 = add i16 %mul_ln60_143, %mul_ln60_142" [matrixmul.cpp:60]   --->   Operation 340 'add' 'add_ln60_123' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_124 = add i16 %add_ln60_122, %add_ln60_123" [matrixmul.cpp:60]   --->   Operation 341 'add' 'add_ln60_124' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 342 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_125 = add i16 %add_ln60_121, %add_ln60_124" [matrixmul.cpp:60]   --->   Operation 342 'add' 'add_ln60_125' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 343 [2/2] (0.73ns)   --->   "%a_load_12 = load i16* %a_addr_12, align 2" [matrixmul.cpp:60]   --->   Operation 343 'load' 'a_load_12' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 344 [2/2] (0.73ns)   --->   "%a_load_13 = load i16* %a_addr_13, align 2" [matrixmul.cpp:60]   --->   Operation 344 'load' 'a_load_13' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 5.85>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [32 x i16]* %a, i64 0, i64 14" [matrixmul.cpp:60]   --->   Operation 345 'getelementptr' 'a_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [32 x i16]* %a, i64 0, i64 15" [matrixmul.cpp:60]   --->   Operation 346 'getelementptr' 'a_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [32 x i16]* %b, i64 0, i64 19" [matrixmul.cpp:60]   --->   Operation 347 'getelementptr' 'b_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [32 x i16]* %b, i64 0, i64 27" [matrixmul.cpp:60]   --->   Operation 348 'getelementptr' 'b_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%res_addr_16 = getelementptr [64 x i16]* %res, i64 0, i64 16" [matrixmul.cpp:57]   --->   Operation 349 'getelementptr' 'res_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%res_addr_17 = getelementptr [64 x i16]* %res, i64 0, i64 17" [matrixmul.cpp:57]   --->   Operation 350 'getelementptr' 'res_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/2] (0.73ns)   --->   "%b_load_12 = load i16* %b_addr_12, align 2" [matrixmul.cpp:60]   --->   Operation 351 'load' 'b_load_12' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln60_16 = trunc i16 %b_load_12 to i8" [matrixmul.cpp:60]   --->   Operation 352 'trunc' 'trunc_ln60_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln60_32 = sext i8 %trunc_ln60_16 to i16" [matrixmul.cpp:60]   --->   Operation 353 'sext' 'sext_ln60_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (1.69ns)   --->   "%mul_ln60_24 = mul i16 %sext_ln60_32, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 354 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [1/2] (0.73ns)   --->   "%b_load_13 = load i16* %b_addr_13, align 2" [matrixmul.cpp:60]   --->   Operation 355 'load' 'b_load_13' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln60_17 = trunc i16 %b_load_13 to i8" [matrixmul.cpp:60]   --->   Operation 356 'trunc' 'trunc_ln60_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln60_33 = sext i8 %trunc_ln60_17 to i16" [matrixmul.cpp:60]   --->   Operation 357 'sext' 'sext_ln60_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_21)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_33, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 358 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 359 [2/2] (0.73ns)   --->   "%b_load_14 = load i16* %b_addr_14, align 2" [matrixmul.cpp:60]   --->   Operation 359 'load' 'b_load_14' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 360 [2/2] (0.73ns)   --->   "%b_load_15 = load i16* %b_addr_15, align 2" [matrixmul.cpp:60]   --->   Operation 360 'load' 'b_load_15' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_12, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 361 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln60_36 = sext i8 %tmp_16 to i16" [matrixmul.cpp:60]   --->   Operation 362 'sext' 'sext_ln60_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_24)   --->   "%mul_ln60_28 = mul i16 %sext_ln60_36, %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 363 'mul' 'mul_ln60_28' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_13, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 364 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln60_37 = sext i8 %tmp_17 to i16" [matrixmul.cpp:60]   --->   Operation 365 'sext' 'sext_ln60_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (1.69ns)   --->   "%mul_ln60_29 = mul i16 %sext_ln60_37, %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 366 'mul' 'mul_ln60_29' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_21 = add i16 %mul_ln60_24, %mul_ln60_25" [matrixmul.cpp:60]   --->   Operation 367 'add' 'add_ln60_21' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 368 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_24 = add i16 %mul_ln60_29, %mul_ln60_28" [matrixmul.cpp:60]   --->   Operation 368 'add' 'add_ln60_24' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 369 [1/1] (1.69ns)   --->   "%mul_ln60_88 = mul i16 %sext_ln60_32, %sext_ln60_72" [matrixmul.cpp:60]   --->   Operation 369 'mul' 'mul_ln60_88' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_77)   --->   "%mul_ln60_89 = mul i16 %sext_ln60_33, %sext_ln60_73" [matrixmul.cpp:60]   --->   Operation 370 'mul' 'mul_ln60_89' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 371 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_80)   --->   "%mul_ln60_92 = mul i16 %sext_ln60_36, %sext_ln60_76" [matrixmul.cpp:60]   --->   Operation 371 'mul' 'mul_ln60_92' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 372 [1/1] (1.69ns)   --->   "%mul_ln60_93 = mul i16 %sext_ln60_37, %sext_ln60_77" [matrixmul.cpp:60]   --->   Operation 372 'mul' 'mul_ln60_93' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_77 = add i16 %mul_ln60_88, %mul_ln60_89" [matrixmul.cpp:60]   --->   Operation 373 'add' 'add_ln60_77' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 374 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_80 = add i16 %mul_ln60_93, %mul_ln60_92" [matrixmul.cpp:60]   --->   Operation 374 'add' 'add_ln60_80' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 375 [1/1] (1.29ns)   --->   "store i16 %add_ln60_118, i16* %res_addr_16, align 2" [matrixmul.cpp:60]   --->   Operation 375 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 376 [1/1] (1.29ns)   --->   "store i16 %add_ln60_125, i16* %res_addr_17, align 2" [matrixmul.cpp:60]   --->   Operation 376 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 377 [1/1] (1.69ns)   --->   "%mul_ln60_144 = mul i16 %sext_ln60_24, %sext_ln60_80" [matrixmul.cpp:60]   --->   Operation 377 'mul' 'mul_ln60_144' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_126)   --->   "%mul_ln60_145 = mul i16 %sext_ln60_25, %sext_ln60_81" [matrixmul.cpp:60]   --->   Operation 378 'mul' 'mul_ln60_145' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 379 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_127)   --->   "%mul_ln60_146 = mul i16 %sext_ln60_26, %sext_ln60_82" [matrixmul.cpp:60]   --->   Operation 379 'mul' 'mul_ln60_146' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 380 [1/1] (1.69ns)   --->   "%mul_ln60_147 = mul i16 %sext_ln60_27, %sext_ln60_83" [matrixmul.cpp:60]   --->   Operation 380 'mul' 'mul_ln60_147' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_129)   --->   "%mul_ln60_148 = mul i16 %sext_ln60_28, %sext_ln60_84" [matrixmul.cpp:60]   --->   Operation 381 'mul' 'mul_ln60_148' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 382 [1/1] (1.69ns)   --->   "%mul_ln60_149 = mul i16 %sext_ln60_29, %sext_ln60_85" [matrixmul.cpp:60]   --->   Operation 382 'mul' 'mul_ln60_149' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 383 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_130)   --->   "%mul_ln60_150 = mul i16 %sext_ln60_30, %sext_ln60_86" [matrixmul.cpp:60]   --->   Operation 383 'mul' 'mul_ln60_150' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 384 [1/1] (1.69ns)   --->   "%mul_ln60_151 = mul i16 %sext_ln60_31, %sext_ln60_87" [matrixmul.cpp:60]   --->   Operation 384 'mul' 'mul_ln60_151' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_126 = add i16 %mul_ln60_144, %mul_ln60_145" [matrixmul.cpp:60]   --->   Operation 385 'add' 'add_ln60_126' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 386 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_127 = add i16 %mul_ln60_147, %mul_ln60_146" [matrixmul.cpp:60]   --->   Operation 386 'add' 'add_ln60_127' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 387 [1/1] (1.12ns)   --->   "%add_ln60_128 = add i16 %add_ln60_126, %add_ln60_127" [matrixmul.cpp:60]   --->   Operation 387 'add' 'add_ln60_128' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_129 = add i16 %mul_ln60_149, %mul_ln60_148" [matrixmul.cpp:60]   --->   Operation 388 'add' 'add_ln60_129' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 389 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_130 = add i16 %mul_ln60_151, %mul_ln60_150" [matrixmul.cpp:60]   --->   Operation 389 'add' 'add_ln60_130' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_131 = add i16 %add_ln60_129, %add_ln60_130" [matrixmul.cpp:60]   --->   Operation 390 'add' 'add_ln60_131' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 391 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_132 = add i16 %add_ln60_128, %add_ln60_131" [matrixmul.cpp:60]   --->   Operation 391 'add' 'add_ln60_132' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 392 [1/2] (0.73ns)   --->   "%a_load_12 = load i16* %a_addr_12, align 2" [matrixmul.cpp:60]   --->   Operation 392 'load' 'a_load_12' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln60_44 = trunc i16 %a_load_12 to i8" [matrixmul.cpp:60]   --->   Operation 393 'trunc' 'trunc_ln60_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [1/2] (0.73ns)   --->   "%a_load_13 = load i16* %a_addr_13, align 2" [matrixmul.cpp:60]   --->   Operation 394 'load' 'a_load_13' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln60_45 = trunc i16 %a_load_13 to i8" [matrixmul.cpp:60]   --->   Operation 395 'trunc' 'trunc_ln60_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 396 [2/2] (0.73ns)   --->   "%a_load_14 = load i16* %a_addr_14, align 2" [matrixmul.cpp:60]   --->   Operation 396 'load' 'a_load_14' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 397 [2/2] (0.73ns)   --->   "%a_load_15 = load i16* %a_addr_15, align 2" [matrixmul.cpp:60]   --->   Operation 397 'load' 'a_load_15' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_12, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 398 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_13, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 399 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.87>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [32 x i16]* %a, i64 0, i64 16" [matrixmul.cpp:60]   --->   Operation 400 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [32 x i16]* %a, i64 0, i64 17" [matrixmul.cpp:60]   --->   Operation 401 'getelementptr' 'a_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [32 x i16]* %b, i64 0, i64 4" [matrixmul.cpp:60]   --->   Operation 402 'getelementptr' 'b_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [32 x i16]* %b, i64 0, i64 12" [matrixmul.cpp:60]   --->   Operation 403 'getelementptr' 'b_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [64 x i16]* %res, i64 0, i64 3" [matrixmul.cpp:57]   --->   Operation 404 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%res_addr_11 = getelementptr [64 x i16]* %res, i64 0, i64 11" [matrixmul.cpp:57]   --->   Operation 405 'getelementptr' 'res_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 406 [1/2] (0.73ns)   --->   "%b_load_14 = load i16* %b_addr_14, align 2" [matrixmul.cpp:60]   --->   Operation 406 'load' 'b_load_14' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln60_18 = trunc i16 %b_load_14 to i8" [matrixmul.cpp:60]   --->   Operation 407 'trunc' 'trunc_ln60_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln60_34 = sext i8 %trunc_ln60_18 to i16" [matrixmul.cpp:60]   --->   Operation 408 'sext' 'sext_ln60_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_22)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_34, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 409 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 410 [1/2] (0.73ns)   --->   "%b_load_15 = load i16* %b_addr_15, align 2" [matrixmul.cpp:60]   --->   Operation 410 'load' 'b_load_15' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln60_19 = trunc i16 %b_load_15 to i8" [matrixmul.cpp:60]   --->   Operation 411 'trunc' 'trunc_ln60_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln60_35 = sext i8 %trunc_ln60_19 to i16" [matrixmul.cpp:60]   --->   Operation 412 'sext' 'sext_ln60_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (1.69ns)   --->   "%mul_ln60_27 = mul i16 %sext_ln60_35, %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 413 'mul' 'mul_ln60_27' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_14, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 414 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln60_38 = sext i8 %tmp_18 to i16" [matrixmul.cpp:60]   --->   Operation 415 'sext' 'sext_ln60_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_25)   --->   "%mul_ln60_30 = mul i16 %sext_ln60_38, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 416 'mul' 'mul_ln60_30' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_15, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 417 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln60_39 = sext i8 %tmp_19 to i16" [matrixmul.cpp:60]   --->   Operation 418 'sext' 'sext_ln60_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (1.69ns)   --->   "%mul_ln60_31 = mul i16 %sext_ln60_39, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 419 'mul' 'mul_ln60_31' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 420 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_22 = add i16 %mul_ln60_27, %mul_ln60_26" [matrixmul.cpp:60]   --->   Operation 420 'add' 'add_ln60_22' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 421 [1/1] (1.12ns)   --->   "%add_ln60_23 = add i16 %add_ln60_21, %add_ln60_22" [matrixmul.cpp:60]   --->   Operation 421 'add' 'add_ln60_23' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_25 = add i16 %mul_ln60_31, %mul_ln60_30" [matrixmul.cpp:60]   --->   Operation 422 'add' 'add_ln60_25' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_26 = add i16 %add_ln60_24, %add_ln60_25" [matrixmul.cpp:60]   --->   Operation 423 'add' 'add_ln60_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 424 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_27 = add i16 %add_ln60_23, %add_ln60_26" [matrixmul.cpp:60]   --->   Operation 424 'add' 'add_ln60_27' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 425 [1/1] (1.29ns)   --->   "store i16 %add_ln60_27, i16* %res_addr_3, align 2" [matrixmul.cpp:60]   --->   Operation 425 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 426 [2/2] (0.73ns)   --->   "%b_load_16 = load i16* %b_addr_16, align 2" [matrixmul.cpp:60]   --->   Operation 426 'load' 'b_load_16' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 427 [2/2] (0.73ns)   --->   "%b_load_17 = load i16* %b_addr_17, align 2" [matrixmul.cpp:60]   --->   Operation 427 'load' 'b_load_17' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 428 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_78)   --->   "%mul_ln60_90 = mul i16 %sext_ln60_34, %sext_ln60_74" [matrixmul.cpp:60]   --->   Operation 428 'mul' 'mul_ln60_90' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 429 [1/1] (1.69ns)   --->   "%mul_ln60_91 = mul i16 %sext_ln60_35, %sext_ln60_75" [matrixmul.cpp:60]   --->   Operation 429 'mul' 'mul_ln60_91' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 430 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_81)   --->   "%mul_ln60_94 = mul i16 %sext_ln60_38, %sext_ln60_78" [matrixmul.cpp:60]   --->   Operation 430 'mul' 'mul_ln60_94' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 431 [1/1] (1.69ns)   --->   "%mul_ln60_95 = mul i16 %sext_ln60_39, %sext_ln60_79" [matrixmul.cpp:60]   --->   Operation 431 'mul' 'mul_ln60_95' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 432 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_78 = add i16 %mul_ln60_91, %mul_ln60_90" [matrixmul.cpp:60]   --->   Operation 432 'add' 'add_ln60_78' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 433 [1/1] (1.12ns)   --->   "%add_ln60_79 = add i16 %add_ln60_77, %add_ln60_78" [matrixmul.cpp:60]   --->   Operation 433 'add' 'add_ln60_79' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_81 = add i16 %mul_ln60_95, %mul_ln60_94" [matrixmul.cpp:60]   --->   Operation 434 'add' 'add_ln60_81' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_82 = add i16 %add_ln60_80, %add_ln60_81" [matrixmul.cpp:60]   --->   Operation 435 'add' 'add_ln60_82' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 436 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_83 = add i16 %add_ln60_79, %add_ln60_82" [matrixmul.cpp:60]   --->   Operation 436 'add' 'add_ln60_83' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 437 [1/1] (1.29ns)   --->   "store i16 %add_ln60_83, i16* %res_addr_11, align 2" [matrixmul.cpp:60]   --->   Operation 437 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 438 [1/1] (1.69ns)   --->   "%mul_ln60_152 = mul i16 %sext_ln60_32, %sext_ln60_80" [matrixmul.cpp:60]   --->   Operation 438 'mul' 'mul_ln60_152' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_133)   --->   "%mul_ln60_153 = mul i16 %sext_ln60_33, %sext_ln60_81" [matrixmul.cpp:60]   --->   Operation 439 'mul' 'mul_ln60_153' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 440 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_134)   --->   "%mul_ln60_154 = mul i16 %sext_ln60_34, %sext_ln60_82" [matrixmul.cpp:60]   --->   Operation 440 'mul' 'mul_ln60_154' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 441 [1/1] (1.69ns)   --->   "%mul_ln60_155 = mul i16 %sext_ln60_35, %sext_ln60_83" [matrixmul.cpp:60]   --->   Operation 441 'mul' 'mul_ln60_155' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_136)   --->   "%mul_ln60_156 = mul i16 %sext_ln60_36, %sext_ln60_84" [matrixmul.cpp:60]   --->   Operation 442 'mul' 'mul_ln60_156' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 443 [1/1] (1.69ns)   --->   "%mul_ln60_157 = mul i16 %sext_ln60_37, %sext_ln60_85" [matrixmul.cpp:60]   --->   Operation 443 'mul' 'mul_ln60_157' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_137)   --->   "%mul_ln60_158 = mul i16 %sext_ln60_38, %sext_ln60_86" [matrixmul.cpp:60]   --->   Operation 444 'mul' 'mul_ln60_158' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 445 [1/1] (1.69ns)   --->   "%mul_ln60_159 = mul i16 %sext_ln60_39, %sext_ln60_87" [matrixmul.cpp:60]   --->   Operation 445 'mul' 'mul_ln60_159' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 446 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_133 = add i16 %mul_ln60_152, %mul_ln60_153" [matrixmul.cpp:60]   --->   Operation 446 'add' 'add_ln60_133' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 447 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_134 = add i16 %mul_ln60_155, %mul_ln60_154" [matrixmul.cpp:60]   --->   Operation 447 'add' 'add_ln60_134' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 448 [1/1] (1.12ns)   --->   "%add_ln60_135 = add i16 %add_ln60_133, %add_ln60_134" [matrixmul.cpp:60]   --->   Operation 448 'add' 'add_ln60_135' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_136 = add i16 %mul_ln60_157, %mul_ln60_156" [matrixmul.cpp:60]   --->   Operation 449 'add' 'add_ln60_136' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 450 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_137 = add i16 %mul_ln60_159, %mul_ln60_158" [matrixmul.cpp:60]   --->   Operation 450 'add' 'add_ln60_137' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_138 = add i16 %add_ln60_136, %add_ln60_137" [matrixmul.cpp:60]   --->   Operation 451 'add' 'add_ln60_138' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 452 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_139 = add i16 %add_ln60_135, %add_ln60_138" [matrixmul.cpp:60]   --->   Operation 452 'add' 'add_ln60_139' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 453 [1/2] (0.73ns)   --->   "%a_load_14 = load i16* %a_addr_14, align 2" [matrixmul.cpp:60]   --->   Operation 453 'load' 'a_load_14' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln60_46 = trunc i16 %a_load_14 to i8" [matrixmul.cpp:60]   --->   Operation 454 'trunc' 'trunc_ln60_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 455 [1/2] (0.73ns)   --->   "%a_load_15 = load i16* %a_addr_15, align 2" [matrixmul.cpp:60]   --->   Operation 455 'load' 'a_load_15' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln60_47 = trunc i16 %a_load_15 to i8" [matrixmul.cpp:60]   --->   Operation 456 'trunc' 'trunc_ln60_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_14, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 457 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_15, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 458 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 459 [2/2] (0.73ns)   --->   "%a_load_16 = load i16* %a_addr_16, align 2" [matrixmul.cpp:60]   --->   Operation 459 'load' 'a_load_16' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 460 [2/2] (0.73ns)   --->   "%a_load_17 = load i16* %a_addr_17, align 2" [matrixmul.cpp:60]   --->   Operation 460 'load' 'a_load_17' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 5.01>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [32 x i16]* %a, i64 0, i64 18" [matrixmul.cpp:60]   --->   Operation 461 'getelementptr' 'a_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [32 x i16]* %a, i64 0, i64 19" [matrixmul.cpp:60]   --->   Operation 462 'getelementptr' 'a_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [32 x i16]* %b, i64 0, i64 20" [matrixmul.cpp:60]   --->   Operation 463 'getelementptr' 'b_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [32 x i16]* %b, i64 0, i64 28" [matrixmul.cpp:60]   --->   Operation 464 'getelementptr' 'b_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%res_addr_18 = getelementptr [64 x i16]* %res, i64 0, i64 18" [matrixmul.cpp:57]   --->   Operation 465 'getelementptr' 'res_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%res_addr_19 = getelementptr [64 x i16]* %res, i64 0, i64 19" [matrixmul.cpp:57]   --->   Operation 466 'getelementptr' 'res_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 467 [1/2] (0.73ns)   --->   "%b_load_16 = load i16* %b_addr_16, align 2" [matrixmul.cpp:60]   --->   Operation 467 'load' 'b_load_16' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln60_20 = trunc i16 %b_load_16 to i8" [matrixmul.cpp:60]   --->   Operation 468 'trunc' 'trunc_ln60_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln60_40 = sext i8 %trunc_ln60_20 to i16" [matrixmul.cpp:60]   --->   Operation 469 'sext' 'sext_ln60_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (1.69ns)   --->   "%mul_ln60_32 = mul i16 %sext_ln60_40, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 470 'mul' 'mul_ln60_32' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 471 [1/2] (0.73ns)   --->   "%b_load_17 = load i16* %b_addr_17, align 2" [matrixmul.cpp:60]   --->   Operation 471 'load' 'b_load_17' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln60_21 = trunc i16 %b_load_17 to i8" [matrixmul.cpp:60]   --->   Operation 472 'trunc' 'trunc_ln60_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln60_41 = sext i8 %trunc_ln60_21 to i16" [matrixmul.cpp:60]   --->   Operation 473 'sext' 'sext_ln60_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 474 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_28)   --->   "%mul_ln60_33 = mul i16 %sext_ln60_41, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 474 'mul' 'mul_ln60_33' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 475 [2/2] (0.73ns)   --->   "%b_load_18 = load i16* %b_addr_18, align 2" [matrixmul.cpp:60]   --->   Operation 475 'load' 'b_load_18' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 476 [2/2] (0.73ns)   --->   "%b_load_19 = load i16* %b_addr_19, align 2" [matrixmul.cpp:60]   --->   Operation 476 'load' 'b_load_19' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_16, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 477 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln60_44 = sext i8 %tmp_20 to i16" [matrixmul.cpp:60]   --->   Operation 478 'sext' 'sext_ln60_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 479 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_31)   --->   "%mul_ln60_36 = mul i16 %sext_ln60_44, %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 479 'mul' 'mul_ln60_36' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_17, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 480 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln60_45 = sext i8 %tmp_21 to i16" [matrixmul.cpp:60]   --->   Operation 481 'sext' 'sext_ln60_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (1.69ns)   --->   "%mul_ln60_37 = mul i16 %sext_ln60_45, %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 482 'mul' 'mul_ln60_37' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_28 = add i16 %mul_ln60_32, %mul_ln60_33" [matrixmul.cpp:60]   --->   Operation 483 'add' 'add_ln60_28' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 484 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_31 = add i16 %mul_ln60_37, %mul_ln60_36" [matrixmul.cpp:60]   --->   Operation 484 'add' 'add_ln60_31' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 485 [1/1] (1.69ns)   --->   "%mul_ln60_96 = mul i16 %sext_ln60_40, %sext_ln60_72" [matrixmul.cpp:60]   --->   Operation 485 'mul' 'mul_ln60_96' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 486 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_84)   --->   "%mul_ln60_97 = mul i16 %sext_ln60_41, %sext_ln60_73" [matrixmul.cpp:60]   --->   Operation 486 'mul' 'mul_ln60_97' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 487 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_87)   --->   "%mul_ln60_100 = mul i16 %sext_ln60_44, %sext_ln60_76" [matrixmul.cpp:60]   --->   Operation 487 'mul' 'mul_ln60_100' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 488 [1/1] (1.69ns)   --->   "%mul_ln60_101 = mul i16 %sext_ln60_45, %sext_ln60_77" [matrixmul.cpp:60]   --->   Operation 488 'mul' 'mul_ln60_101' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_84 = add i16 %mul_ln60_96, %mul_ln60_97" [matrixmul.cpp:60]   --->   Operation 489 'add' 'add_ln60_84' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 490 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_87 = add i16 %mul_ln60_101, %mul_ln60_100" [matrixmul.cpp:60]   --->   Operation 490 'add' 'add_ln60_87' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 491 [1/1] (1.29ns)   --->   "store i16 %add_ln60_132, i16* %res_addr_18, align 2" [matrixmul.cpp:60]   --->   Operation 491 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 492 [1/1] (1.29ns)   --->   "store i16 %add_ln60_139, i16* %res_addr_19, align 2" [matrixmul.cpp:60]   --->   Operation 492 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 493 [1/1] (1.69ns)   --->   "%mul_ln60_160 = mul i16 %sext_ln60_40, %sext_ln60_80" [matrixmul.cpp:60]   --->   Operation 493 'mul' 'mul_ln60_160' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 494 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_140)   --->   "%mul_ln60_161 = mul i16 %sext_ln60_41, %sext_ln60_81" [matrixmul.cpp:60]   --->   Operation 494 'mul' 'mul_ln60_161' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 495 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_143)   --->   "%mul_ln60_164 = mul i16 %sext_ln60_44, %sext_ln60_84" [matrixmul.cpp:60]   --->   Operation 495 'mul' 'mul_ln60_164' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 496 [1/1] (1.69ns)   --->   "%mul_ln60_165 = mul i16 %sext_ln60_45, %sext_ln60_85" [matrixmul.cpp:60]   --->   Operation 496 'mul' 'mul_ln60_165' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 497 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_140 = add i16 %mul_ln60_160, %mul_ln60_161" [matrixmul.cpp:60]   --->   Operation 497 'add' 'add_ln60_140' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 498 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_143 = add i16 %mul_ln60_165, %mul_ln60_164" [matrixmul.cpp:60]   --->   Operation 498 'add' 'add_ln60_143' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln60_88 = sext i8 %trunc_ln60_44 to i16" [matrixmul.cpp:60]   --->   Operation 499 'sext' 'sext_ln60_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (1.69ns)   --->   "%mul_ln60_192 = mul i16 %sext_ln60_1, %sext_ln60_88" [matrixmul.cpp:60]   --->   Operation 500 'mul' 'mul_ln60_192' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln60_89 = sext i8 %trunc_ln60_45 to i16" [matrixmul.cpp:60]   --->   Operation 501 'sext' 'sext_ln60_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_168)   --->   "%mul_ln60_193 = mul i16 %sext_ln60_3, %sext_ln60_89" [matrixmul.cpp:60]   --->   Operation 502 'mul' 'mul_ln60_193' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln60_90 = sext i8 %trunc_ln60_46 to i16" [matrixmul.cpp:60]   --->   Operation 503 'sext' 'sext_ln60_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 504 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_169)   --->   "%mul_ln60_194 = mul i16 %sext_ln60_5, %sext_ln60_90" [matrixmul.cpp:60]   --->   Operation 504 'mul' 'mul_ln60_194' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln60_91 = sext i8 %trunc_ln60_47 to i16" [matrixmul.cpp:60]   --->   Operation 505 'sext' 'sext_ln60_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 506 [1/1] (1.69ns)   --->   "%mul_ln60_195 = mul i16 %sext_ln60_7, %sext_ln60_91" [matrixmul.cpp:60]   --->   Operation 506 'mul' 'mul_ln60_195' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 507 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_168 = add i16 %mul_ln60_192, %mul_ln60_193" [matrixmul.cpp:60]   --->   Operation 507 'add' 'add_ln60_168' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 508 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_169 = add i16 %mul_ln60_195, %mul_ln60_194" [matrixmul.cpp:60]   --->   Operation 508 'add' 'add_ln60_169' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 509 [1/1] (1.12ns)   --->   "%add_ln60_170 = add i16 %add_ln60_168, %add_ln60_169" [matrixmul.cpp:60]   --->   Operation 509 'add' 'add_ln60_170' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 510 [1/2] (0.73ns)   --->   "%a_load_16 = load i16* %a_addr_16, align 2" [matrixmul.cpp:60]   --->   Operation 510 'load' 'a_load_16' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln60_48 = trunc i16 %a_load_16 to i8" [matrixmul.cpp:60]   --->   Operation 511 'trunc' 'trunc_ln60_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 512 [1/2] (0.73ns)   --->   "%a_load_17 = load i16* %a_addr_17, align 2" [matrixmul.cpp:60]   --->   Operation 512 'load' 'a_load_17' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln60_49 = trunc i16 %a_load_17 to i8" [matrixmul.cpp:60]   --->   Operation 513 'trunc' 'trunc_ln60_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 514 [2/2] (0.73ns)   --->   "%a_load_18 = load i16* %a_addr_18, align 2" [matrixmul.cpp:60]   --->   Operation 514 'load' 'a_load_18' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 515 [2/2] (0.73ns)   --->   "%a_load_19 = load i16* %a_addr_19, align 2" [matrixmul.cpp:60]   --->   Operation 515 'load' 'a_load_19' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_16, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 516 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_17, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 517 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.87>
ST_11 : Operation 518 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [32 x i16]* %a, i64 0, i64 20" [matrixmul.cpp:60]   --->   Operation 518 'getelementptr' 'a_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 519 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [32 x i16]* %a, i64 0, i64 21" [matrixmul.cpp:60]   --->   Operation 519 'getelementptr' 'a_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 520 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [32 x i16]* %b, i64 0, i64 5" [matrixmul.cpp:60]   --->   Operation 520 'getelementptr' 'b_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 521 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [32 x i16]* %b, i64 0, i64 13" [matrixmul.cpp:60]   --->   Operation 521 'getelementptr' 'b_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 522 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr [64 x i16]* %res, i64 0, i64 4" [matrixmul.cpp:57]   --->   Operation 522 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%res_addr_12 = getelementptr [64 x i16]* %res, i64 0, i64 12" [matrixmul.cpp:57]   --->   Operation 523 'getelementptr' 'res_addr_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 524 [1/2] (0.73ns)   --->   "%b_load_18 = load i16* %b_addr_18, align 2" [matrixmul.cpp:60]   --->   Operation 524 'load' 'b_load_18' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln60_22 = trunc i16 %b_load_18 to i8" [matrixmul.cpp:60]   --->   Operation 525 'trunc' 'trunc_ln60_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln60_42 = sext i8 %trunc_ln60_22 to i16" [matrixmul.cpp:60]   --->   Operation 526 'sext' 'sext_ln60_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 527 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_29)   --->   "%mul_ln60_34 = mul i16 %sext_ln60_42, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 527 'mul' 'mul_ln60_34' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 528 [1/2] (0.73ns)   --->   "%b_load_19 = load i16* %b_addr_19, align 2" [matrixmul.cpp:60]   --->   Operation 528 'load' 'b_load_19' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln60_23 = trunc i16 %b_load_19 to i8" [matrixmul.cpp:60]   --->   Operation 529 'trunc' 'trunc_ln60_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln60_43 = sext i8 %trunc_ln60_23 to i16" [matrixmul.cpp:60]   --->   Operation 530 'sext' 'sext_ln60_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (1.69ns)   --->   "%mul_ln60_35 = mul i16 %sext_ln60_43, %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 531 'mul' 'mul_ln60_35' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_18, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 532 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln60_46 = sext i8 %tmp_22 to i16" [matrixmul.cpp:60]   --->   Operation 533 'sext' 'sext_ln60_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 534 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_32)   --->   "%mul_ln60_38 = mul i16 %sext_ln60_46, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 534 'mul' 'mul_ln60_38' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_19, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 535 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln60_47 = sext i8 %tmp_23 to i16" [matrixmul.cpp:60]   --->   Operation 536 'sext' 'sext_ln60_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 537 [1/1] (1.69ns)   --->   "%mul_ln60_39 = mul i16 %sext_ln60_47, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 537 'mul' 'mul_ln60_39' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 538 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_29 = add i16 %mul_ln60_35, %mul_ln60_34" [matrixmul.cpp:60]   --->   Operation 538 'add' 'add_ln60_29' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 539 [1/1] (1.12ns)   --->   "%add_ln60_30 = add i16 %add_ln60_28, %add_ln60_29" [matrixmul.cpp:60]   --->   Operation 539 'add' 'add_ln60_30' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 540 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_32 = add i16 %mul_ln60_39, %mul_ln60_38" [matrixmul.cpp:60]   --->   Operation 540 'add' 'add_ln60_32' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_33 = add i16 %add_ln60_31, %add_ln60_32" [matrixmul.cpp:60]   --->   Operation 541 'add' 'add_ln60_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 542 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_34 = add i16 %add_ln60_30, %add_ln60_33" [matrixmul.cpp:60]   --->   Operation 542 'add' 'add_ln60_34' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 543 [1/1] (1.29ns)   --->   "store i16 %add_ln60_34, i16* %res_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 543 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 544 [2/2] (0.73ns)   --->   "%b_load_20 = load i16* %b_addr_20, align 2" [matrixmul.cpp:60]   --->   Operation 544 'load' 'b_load_20' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 545 [2/2] (0.73ns)   --->   "%b_load_21 = load i16* %b_addr_21, align 2" [matrixmul.cpp:60]   --->   Operation 545 'load' 'b_load_21' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 546 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_85)   --->   "%mul_ln60_98 = mul i16 %sext_ln60_42, %sext_ln60_74" [matrixmul.cpp:60]   --->   Operation 546 'mul' 'mul_ln60_98' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 547 [1/1] (1.69ns)   --->   "%mul_ln60_99 = mul i16 %sext_ln60_43, %sext_ln60_75" [matrixmul.cpp:60]   --->   Operation 547 'mul' 'mul_ln60_99' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 548 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_88)   --->   "%mul_ln60_102 = mul i16 %sext_ln60_46, %sext_ln60_78" [matrixmul.cpp:60]   --->   Operation 548 'mul' 'mul_ln60_102' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 549 [1/1] (1.69ns)   --->   "%mul_ln60_103 = mul i16 %sext_ln60_47, %sext_ln60_79" [matrixmul.cpp:60]   --->   Operation 549 'mul' 'mul_ln60_103' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 550 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_85 = add i16 %mul_ln60_99, %mul_ln60_98" [matrixmul.cpp:60]   --->   Operation 550 'add' 'add_ln60_85' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 551 [1/1] (1.12ns)   --->   "%add_ln60_86 = add i16 %add_ln60_84, %add_ln60_85" [matrixmul.cpp:60]   --->   Operation 551 'add' 'add_ln60_86' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 552 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_88 = add i16 %mul_ln60_103, %mul_ln60_102" [matrixmul.cpp:60]   --->   Operation 552 'add' 'add_ln60_88' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_89 = add i16 %add_ln60_87, %add_ln60_88" [matrixmul.cpp:60]   --->   Operation 553 'add' 'add_ln60_89' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 554 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_90 = add i16 %add_ln60_86, %add_ln60_89" [matrixmul.cpp:60]   --->   Operation 554 'add' 'add_ln60_90' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 555 [1/1] (1.29ns)   --->   "store i16 %add_ln60_90, i16* %res_addr_12, align 2" [matrixmul.cpp:60]   --->   Operation 555 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 556 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_141)   --->   "%mul_ln60_162 = mul i16 %sext_ln60_42, %sext_ln60_82" [matrixmul.cpp:60]   --->   Operation 556 'mul' 'mul_ln60_162' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 557 [1/1] (1.69ns)   --->   "%mul_ln60_163 = mul i16 %sext_ln60_43, %sext_ln60_83" [matrixmul.cpp:60]   --->   Operation 557 'mul' 'mul_ln60_163' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 558 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_144)   --->   "%mul_ln60_166 = mul i16 %sext_ln60_46, %sext_ln60_86" [matrixmul.cpp:60]   --->   Operation 558 'mul' 'mul_ln60_166' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 559 [1/1] (1.69ns)   --->   "%mul_ln60_167 = mul i16 %sext_ln60_47, %sext_ln60_87" [matrixmul.cpp:60]   --->   Operation 559 'mul' 'mul_ln60_167' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 560 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_141 = add i16 %mul_ln60_163, %mul_ln60_162" [matrixmul.cpp:60]   --->   Operation 560 'add' 'add_ln60_141' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 561 [1/1] (1.12ns)   --->   "%add_ln60_142 = add i16 %add_ln60_140, %add_ln60_141" [matrixmul.cpp:60]   --->   Operation 561 'add' 'add_ln60_142' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 562 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_144 = add i16 %mul_ln60_167, %mul_ln60_166" [matrixmul.cpp:60]   --->   Operation 562 'add' 'add_ln60_144' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_145 = add i16 %add_ln60_143, %add_ln60_144" [matrixmul.cpp:60]   --->   Operation 563 'add' 'add_ln60_145' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 564 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_146 = add i16 %add_ln60_142, %add_ln60_145" [matrixmul.cpp:60]   --->   Operation 564 'add' 'add_ln60_146' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln60_92 = sext i8 %tmp_44 to i16" [matrixmul.cpp:60]   --->   Operation 565 'sext' 'sext_ln60_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 566 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_171)   --->   "%mul_ln60_196 = mul i16 %sext_ln60_9, %sext_ln60_92" [matrixmul.cpp:60]   --->   Operation 566 'mul' 'mul_ln60_196' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln60_93 = sext i8 %tmp_45 to i16" [matrixmul.cpp:60]   --->   Operation 567 'sext' 'sext_ln60_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (1.69ns)   --->   "%mul_ln60_197 = mul i16 %sext_ln60_11, %sext_ln60_93" [matrixmul.cpp:60]   --->   Operation 568 'mul' 'mul_ln60_197' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln60_94 = sext i8 %tmp_46 to i16" [matrixmul.cpp:60]   --->   Operation 569 'sext' 'sext_ln60_94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 570 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_172)   --->   "%mul_ln60_198 = mul i16 %sext_ln60_13, %sext_ln60_94" [matrixmul.cpp:60]   --->   Operation 570 'mul' 'mul_ln60_198' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln60_95 = sext i8 %tmp_47 to i16" [matrixmul.cpp:60]   --->   Operation 571 'sext' 'sext_ln60_95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (1.69ns)   --->   "%mul_ln60_199 = mul i16 %sext_ln60_15, %sext_ln60_95" [matrixmul.cpp:60]   --->   Operation 572 'mul' 'mul_ln60_199' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 573 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_171 = add i16 %mul_ln60_197, %mul_ln60_196" [matrixmul.cpp:60]   --->   Operation 573 'add' 'add_ln60_171' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 574 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_172 = add i16 %mul_ln60_199, %mul_ln60_198" [matrixmul.cpp:60]   --->   Operation 574 'add' 'add_ln60_172' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_173 = add i16 %add_ln60_171, %add_ln60_172" [matrixmul.cpp:60]   --->   Operation 575 'add' 'add_ln60_173' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 576 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_174 = add i16 %add_ln60_170, %add_ln60_173" [matrixmul.cpp:60]   --->   Operation 576 'add' 'add_ln60_174' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 577 [1/2] (0.73ns)   --->   "%a_load_18 = load i16* %a_addr_18, align 2" [matrixmul.cpp:60]   --->   Operation 577 'load' 'a_load_18' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln60_50 = trunc i16 %a_load_18 to i8" [matrixmul.cpp:60]   --->   Operation 578 'trunc' 'trunc_ln60_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 579 [1/2] (0.73ns)   --->   "%a_load_19 = load i16* %a_addr_19, align 2" [matrixmul.cpp:60]   --->   Operation 579 'load' 'a_load_19' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln60_51 = trunc i16 %a_load_19 to i8" [matrixmul.cpp:60]   --->   Operation 580 'trunc' 'trunc_ln60_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_18, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 581 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_19, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 582 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 583 [2/2] (0.73ns)   --->   "%a_load_20 = load i16* %a_addr_20, align 2" [matrixmul.cpp:60]   --->   Operation 583 'load' 'a_load_20' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 584 [2/2] (0.73ns)   --->   "%a_load_21 = load i16* %a_addr_21, align 2" [matrixmul.cpp:60]   --->   Operation 584 'load' 'a_load_21' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 5.01>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [32 x i16]* %a, i64 0, i64 22" [matrixmul.cpp:60]   --->   Operation 585 'getelementptr' 'a_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [32 x i16]* %a, i64 0, i64 23" [matrixmul.cpp:60]   --->   Operation 586 'getelementptr' 'a_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [32 x i16]* %b, i64 0, i64 21" [matrixmul.cpp:60]   --->   Operation 587 'getelementptr' 'b_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [32 x i16]* %b, i64 0, i64 29" [matrixmul.cpp:60]   --->   Operation 588 'getelementptr' 'b_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 589 [1/1] (0.00ns)   --->   "%res_addr_20 = getelementptr [64 x i16]* %res, i64 0, i64 20" [matrixmul.cpp:57]   --->   Operation 589 'getelementptr' 'res_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 590 [1/1] (0.00ns)   --->   "%res_addr_24 = getelementptr [64 x i16]* %res, i64 0, i64 24" [matrixmul.cpp:57]   --->   Operation 590 'getelementptr' 'res_addr_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 591 [1/2] (0.73ns)   --->   "%b_load_20 = load i16* %b_addr_20, align 2" [matrixmul.cpp:60]   --->   Operation 591 'load' 'b_load_20' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln60_24 = trunc i16 %b_load_20 to i8" [matrixmul.cpp:60]   --->   Operation 592 'trunc' 'trunc_ln60_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln60_48 = sext i8 %trunc_ln60_24 to i16" [matrixmul.cpp:60]   --->   Operation 593 'sext' 'sext_ln60_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 594 [1/1] (1.69ns)   --->   "%mul_ln60_40 = mul i16 %sext_ln60_48, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 594 'mul' 'mul_ln60_40' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 595 [1/2] (0.73ns)   --->   "%b_load_21 = load i16* %b_addr_21, align 2" [matrixmul.cpp:60]   --->   Operation 595 'load' 'b_load_21' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln60_25 = trunc i16 %b_load_21 to i8" [matrixmul.cpp:60]   --->   Operation 596 'trunc' 'trunc_ln60_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln60_49 = sext i8 %trunc_ln60_25 to i16" [matrixmul.cpp:60]   --->   Operation 597 'sext' 'sext_ln60_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 598 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_35)   --->   "%mul_ln60_41 = mul i16 %sext_ln60_49, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 598 'mul' 'mul_ln60_41' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 599 [2/2] (0.73ns)   --->   "%b_load_22 = load i16* %b_addr_22, align 2" [matrixmul.cpp:60]   --->   Operation 599 'load' 'b_load_22' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 600 [2/2] (0.73ns)   --->   "%b_load_23 = load i16* %b_addr_23, align 2" [matrixmul.cpp:60]   --->   Operation 600 'load' 'b_load_23' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_20, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 601 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln60_52 = sext i8 %tmp_24 to i16" [matrixmul.cpp:60]   --->   Operation 602 'sext' 'sext_ln60_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 603 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_38)   --->   "%mul_ln60_44 = mul i16 %sext_ln60_52, %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 603 'mul' 'mul_ln60_44' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_21, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 604 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln60_53 = sext i8 %tmp_25 to i16" [matrixmul.cpp:60]   --->   Operation 605 'sext' 'sext_ln60_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 606 [1/1] (1.69ns)   --->   "%mul_ln60_45 = mul i16 %sext_ln60_53, %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 606 'mul' 'mul_ln60_45' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 607 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_35 = add i16 %mul_ln60_40, %mul_ln60_41" [matrixmul.cpp:60]   --->   Operation 607 'add' 'add_ln60_35' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 608 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_38 = add i16 %mul_ln60_45, %mul_ln60_44" [matrixmul.cpp:60]   --->   Operation 608 'add' 'add_ln60_38' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 609 [1/1] (1.69ns)   --->   "%mul_ln60_104 = mul i16 %sext_ln60_48, %sext_ln60_72" [matrixmul.cpp:60]   --->   Operation 609 'mul' 'mul_ln60_104' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 610 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_91)   --->   "%mul_ln60_105 = mul i16 %sext_ln60_49, %sext_ln60_73" [matrixmul.cpp:60]   --->   Operation 610 'mul' 'mul_ln60_105' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 611 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_94)   --->   "%mul_ln60_108 = mul i16 %sext_ln60_52, %sext_ln60_76" [matrixmul.cpp:60]   --->   Operation 611 'mul' 'mul_ln60_108' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 612 [1/1] (1.69ns)   --->   "%mul_ln60_109 = mul i16 %sext_ln60_53, %sext_ln60_77" [matrixmul.cpp:60]   --->   Operation 612 'mul' 'mul_ln60_109' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_91 = add i16 %mul_ln60_104, %mul_ln60_105" [matrixmul.cpp:60]   --->   Operation 613 'add' 'add_ln60_91' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 614 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_94 = add i16 %mul_ln60_109, %mul_ln60_108" [matrixmul.cpp:60]   --->   Operation 614 'add' 'add_ln60_94' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 615 [1/1] (1.29ns)   --->   "store i16 %add_ln60_146, i16* %res_addr_20, align 2" [matrixmul.cpp:60]   --->   Operation 615 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 616 [1/1] (1.69ns)   --->   "%mul_ln60_168 = mul i16 %sext_ln60_48, %sext_ln60_80" [matrixmul.cpp:60]   --->   Operation 616 'mul' 'mul_ln60_168' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 617 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_147)   --->   "%mul_ln60_169 = mul i16 %sext_ln60_49, %sext_ln60_81" [matrixmul.cpp:60]   --->   Operation 617 'mul' 'mul_ln60_169' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 618 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_150)   --->   "%mul_ln60_172 = mul i16 %sext_ln60_52, %sext_ln60_84" [matrixmul.cpp:60]   --->   Operation 618 'mul' 'mul_ln60_172' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 619 [1/1] (1.69ns)   --->   "%mul_ln60_173 = mul i16 %sext_ln60_53, %sext_ln60_85" [matrixmul.cpp:60]   --->   Operation 619 'mul' 'mul_ln60_173' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 620 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_147 = add i16 %mul_ln60_168, %mul_ln60_169" [matrixmul.cpp:60]   --->   Operation 620 'add' 'add_ln60_147' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 621 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_150 = add i16 %mul_ln60_173, %mul_ln60_172" [matrixmul.cpp:60]   --->   Operation 621 'add' 'add_ln60_150' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 622 [1/1] (1.29ns)   --->   "store i16 %add_ln60_174, i16* %res_addr_24, align 2" [matrixmul.cpp:60]   --->   Operation 622 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 623 [1/1] (1.69ns)   --->   "%mul_ln60_200 = mul i16 %sext_ln60_16, %sext_ln60_88" [matrixmul.cpp:60]   --->   Operation 623 'mul' 'mul_ln60_200' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 624 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_175)   --->   "%mul_ln60_201 = mul i16 %sext_ln60_17, %sext_ln60_89" [matrixmul.cpp:60]   --->   Operation 624 'mul' 'mul_ln60_201' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 625 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_176)   --->   "%mul_ln60_202 = mul i16 %sext_ln60_18, %sext_ln60_90" [matrixmul.cpp:60]   --->   Operation 625 'mul' 'mul_ln60_202' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 626 [1/1] (1.69ns)   --->   "%mul_ln60_203 = mul i16 %sext_ln60_19, %sext_ln60_91" [matrixmul.cpp:60]   --->   Operation 626 'mul' 'mul_ln60_203' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 627 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_175 = add i16 %mul_ln60_200, %mul_ln60_201" [matrixmul.cpp:60]   --->   Operation 627 'add' 'add_ln60_175' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 628 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_176 = add i16 %mul_ln60_203, %mul_ln60_202" [matrixmul.cpp:60]   --->   Operation 628 'add' 'add_ln60_176' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 629 [1/1] (1.12ns)   --->   "%add_ln60_177 = add i16 %add_ln60_175, %add_ln60_176" [matrixmul.cpp:60]   --->   Operation 629 'add' 'add_ln60_177' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 630 [1/2] (0.73ns)   --->   "%a_load_20 = load i16* %a_addr_20, align 2" [matrixmul.cpp:60]   --->   Operation 630 'load' 'a_load_20' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln60_52 = trunc i16 %a_load_20 to i8" [matrixmul.cpp:60]   --->   Operation 631 'trunc' 'trunc_ln60_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 632 [1/2] (0.73ns)   --->   "%a_load_21 = load i16* %a_addr_21, align 2" [matrixmul.cpp:60]   --->   Operation 632 'load' 'a_load_21' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln60_53 = trunc i16 %a_load_21 to i8" [matrixmul.cpp:60]   --->   Operation 633 'trunc' 'trunc_ln60_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 634 [2/2] (0.73ns)   --->   "%a_load_22 = load i16* %a_addr_22, align 2" [matrixmul.cpp:60]   --->   Operation 634 'load' 'a_load_22' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 635 [2/2] (0.73ns)   --->   "%a_load_23 = load i16* %a_addr_23, align 2" [matrixmul.cpp:60]   --->   Operation 635 'load' 'a_load_23' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_20, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 636 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_21, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 637 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.87>
ST_13 : Operation 638 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [32 x i16]* %a, i64 0, i64 24" [matrixmul.cpp:60]   --->   Operation 638 'getelementptr' 'a_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 639 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [32 x i16]* %a, i64 0, i64 25" [matrixmul.cpp:60]   --->   Operation 639 'getelementptr' 'a_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 640 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [32 x i16]* %b, i64 0, i64 6" [matrixmul.cpp:60]   --->   Operation 640 'getelementptr' 'b_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 641 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [32 x i16]* %b, i64 0, i64 14" [matrixmul.cpp:60]   --->   Operation 641 'getelementptr' 'b_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 642 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr [64 x i16]* %res, i64 0, i64 5" [matrixmul.cpp:57]   --->   Operation 642 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 643 [1/1] (0.00ns)   --->   "%res_addr_13 = getelementptr [64 x i16]* %res, i64 0, i64 13" [matrixmul.cpp:57]   --->   Operation 643 'getelementptr' 'res_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 644 [1/2] (0.73ns)   --->   "%b_load_22 = load i16* %b_addr_22, align 2" [matrixmul.cpp:60]   --->   Operation 644 'load' 'b_load_22' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln60_26 = trunc i16 %b_load_22 to i8" [matrixmul.cpp:60]   --->   Operation 645 'trunc' 'trunc_ln60_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln60_50 = sext i8 %trunc_ln60_26 to i16" [matrixmul.cpp:60]   --->   Operation 646 'sext' 'sext_ln60_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 647 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_36)   --->   "%mul_ln60_42 = mul i16 %sext_ln60_50, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 647 'mul' 'mul_ln60_42' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 648 [1/2] (0.73ns)   --->   "%b_load_23 = load i16* %b_addr_23, align 2" [matrixmul.cpp:60]   --->   Operation 648 'load' 'b_load_23' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln60_27 = trunc i16 %b_load_23 to i8" [matrixmul.cpp:60]   --->   Operation 649 'trunc' 'trunc_ln60_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln60_51 = sext i8 %trunc_ln60_27 to i16" [matrixmul.cpp:60]   --->   Operation 650 'sext' 'sext_ln60_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 651 [1/1] (1.69ns)   --->   "%mul_ln60_43 = mul i16 %sext_ln60_51, %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 651 'mul' 'mul_ln60_43' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_22, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 652 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln60_54 = sext i8 %tmp_26 to i16" [matrixmul.cpp:60]   --->   Operation 653 'sext' 'sext_ln60_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 654 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_39)   --->   "%mul_ln60_46 = mul i16 %sext_ln60_54, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 654 'mul' 'mul_ln60_46' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_23, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 655 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln60_55 = sext i8 %tmp_27 to i16" [matrixmul.cpp:60]   --->   Operation 656 'sext' 'sext_ln60_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 657 [1/1] (1.69ns)   --->   "%mul_ln60_47 = mul i16 %sext_ln60_55, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 657 'mul' 'mul_ln60_47' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 658 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_36 = add i16 %mul_ln60_43, %mul_ln60_42" [matrixmul.cpp:60]   --->   Operation 658 'add' 'add_ln60_36' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 659 [1/1] (1.12ns)   --->   "%add_ln60_37 = add i16 %add_ln60_35, %add_ln60_36" [matrixmul.cpp:60]   --->   Operation 659 'add' 'add_ln60_37' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 660 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_39 = add i16 %mul_ln60_47, %mul_ln60_46" [matrixmul.cpp:60]   --->   Operation 660 'add' 'add_ln60_39' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_40 = add i16 %add_ln60_38, %add_ln60_39" [matrixmul.cpp:60]   --->   Operation 661 'add' 'add_ln60_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 662 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_41 = add i16 %add_ln60_37, %add_ln60_40" [matrixmul.cpp:60]   --->   Operation 662 'add' 'add_ln60_41' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 663 [1/1] (1.29ns)   --->   "store i16 %add_ln60_41, i16* %res_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 663 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 664 [2/2] (0.73ns)   --->   "%b_load_24 = load i16* %b_addr_24, align 2" [matrixmul.cpp:60]   --->   Operation 664 'load' 'b_load_24' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 665 [2/2] (0.73ns)   --->   "%b_load_25 = load i16* %b_addr_25, align 2" [matrixmul.cpp:60]   --->   Operation 665 'load' 'b_load_25' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 666 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_92)   --->   "%mul_ln60_106 = mul i16 %sext_ln60_50, %sext_ln60_74" [matrixmul.cpp:60]   --->   Operation 666 'mul' 'mul_ln60_106' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 667 [1/1] (1.69ns)   --->   "%mul_ln60_107 = mul i16 %sext_ln60_51, %sext_ln60_75" [matrixmul.cpp:60]   --->   Operation 667 'mul' 'mul_ln60_107' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 668 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_95)   --->   "%mul_ln60_110 = mul i16 %sext_ln60_54, %sext_ln60_78" [matrixmul.cpp:60]   --->   Operation 668 'mul' 'mul_ln60_110' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 669 [1/1] (1.69ns)   --->   "%mul_ln60_111 = mul i16 %sext_ln60_55, %sext_ln60_79" [matrixmul.cpp:60]   --->   Operation 669 'mul' 'mul_ln60_111' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 670 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_92 = add i16 %mul_ln60_107, %mul_ln60_106" [matrixmul.cpp:60]   --->   Operation 670 'add' 'add_ln60_92' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 671 [1/1] (1.12ns)   --->   "%add_ln60_93 = add i16 %add_ln60_91, %add_ln60_92" [matrixmul.cpp:60]   --->   Operation 671 'add' 'add_ln60_93' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 672 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_95 = add i16 %mul_ln60_111, %mul_ln60_110" [matrixmul.cpp:60]   --->   Operation 672 'add' 'add_ln60_95' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_96 = add i16 %add_ln60_94, %add_ln60_95" [matrixmul.cpp:60]   --->   Operation 673 'add' 'add_ln60_96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 674 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_97 = add i16 %add_ln60_93, %add_ln60_96" [matrixmul.cpp:60]   --->   Operation 674 'add' 'add_ln60_97' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 675 [1/1] (1.29ns)   --->   "store i16 %add_ln60_97, i16* %res_addr_13, align 2" [matrixmul.cpp:60]   --->   Operation 675 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 676 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_148)   --->   "%mul_ln60_170 = mul i16 %sext_ln60_50, %sext_ln60_82" [matrixmul.cpp:60]   --->   Operation 676 'mul' 'mul_ln60_170' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 677 [1/1] (1.69ns)   --->   "%mul_ln60_171 = mul i16 %sext_ln60_51, %sext_ln60_83" [matrixmul.cpp:60]   --->   Operation 677 'mul' 'mul_ln60_171' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 678 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_151)   --->   "%mul_ln60_174 = mul i16 %sext_ln60_54, %sext_ln60_86" [matrixmul.cpp:60]   --->   Operation 678 'mul' 'mul_ln60_174' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 679 [1/1] (1.69ns)   --->   "%mul_ln60_175 = mul i16 %sext_ln60_55, %sext_ln60_87" [matrixmul.cpp:60]   --->   Operation 679 'mul' 'mul_ln60_175' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 680 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_148 = add i16 %mul_ln60_171, %mul_ln60_170" [matrixmul.cpp:60]   --->   Operation 680 'add' 'add_ln60_148' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 681 [1/1] (1.12ns)   --->   "%add_ln60_149 = add i16 %add_ln60_147, %add_ln60_148" [matrixmul.cpp:60]   --->   Operation 681 'add' 'add_ln60_149' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 682 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_151 = add i16 %mul_ln60_175, %mul_ln60_174" [matrixmul.cpp:60]   --->   Operation 682 'add' 'add_ln60_151' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_152 = add i16 %add_ln60_150, %add_ln60_151" [matrixmul.cpp:60]   --->   Operation 683 'add' 'add_ln60_152' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 684 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_153 = add i16 %add_ln60_149, %add_ln60_152" [matrixmul.cpp:60]   --->   Operation 684 'add' 'add_ln60_153' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 685 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_178)   --->   "%mul_ln60_204 = mul i16 %sext_ln60_20, %sext_ln60_92" [matrixmul.cpp:60]   --->   Operation 685 'mul' 'mul_ln60_204' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 686 [1/1] (1.69ns)   --->   "%mul_ln60_205 = mul i16 %sext_ln60_21, %sext_ln60_93" [matrixmul.cpp:60]   --->   Operation 686 'mul' 'mul_ln60_205' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 687 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_179)   --->   "%mul_ln60_206 = mul i16 %sext_ln60_22, %sext_ln60_94" [matrixmul.cpp:60]   --->   Operation 687 'mul' 'mul_ln60_206' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 688 [1/1] (1.69ns)   --->   "%mul_ln60_207 = mul i16 %sext_ln60_23, %sext_ln60_95" [matrixmul.cpp:60]   --->   Operation 688 'mul' 'mul_ln60_207' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 689 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_178 = add i16 %mul_ln60_205, %mul_ln60_204" [matrixmul.cpp:60]   --->   Operation 689 'add' 'add_ln60_178' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 690 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_179 = add i16 %mul_ln60_207, %mul_ln60_206" [matrixmul.cpp:60]   --->   Operation 690 'add' 'add_ln60_179' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_180 = add i16 %add_ln60_178, %add_ln60_179" [matrixmul.cpp:60]   --->   Operation 691 'add' 'add_ln60_180' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 692 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_181 = add i16 %add_ln60_177, %add_ln60_180" [matrixmul.cpp:60]   --->   Operation 692 'add' 'add_ln60_181' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 693 [1/2] (0.73ns)   --->   "%a_load_22 = load i16* %a_addr_22, align 2" [matrixmul.cpp:60]   --->   Operation 693 'load' 'a_load_22' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln60_54 = trunc i16 %a_load_22 to i8" [matrixmul.cpp:60]   --->   Operation 694 'trunc' 'trunc_ln60_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 695 [1/2] (0.73ns)   --->   "%a_load_23 = load i16* %a_addr_23, align 2" [matrixmul.cpp:60]   --->   Operation 695 'load' 'a_load_23' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln60_55 = trunc i16 %a_load_23 to i8" [matrixmul.cpp:60]   --->   Operation 696 'trunc' 'trunc_ln60_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_22, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 697 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_23, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 698 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 699 [2/2] (0.73ns)   --->   "%a_load_24 = load i16* %a_addr_24, align 2" [matrixmul.cpp:60]   --->   Operation 699 'load' 'a_load_24' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 700 [2/2] (0.73ns)   --->   "%a_load_25 = load i16* %a_addr_25, align 2" [matrixmul.cpp:60]   --->   Operation 700 'load' 'a_load_25' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 5.01>
ST_14 : Operation 701 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [32 x i16]* %a, i64 0, i64 26" [matrixmul.cpp:60]   --->   Operation 701 'getelementptr' 'a_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 702 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [32 x i16]* %a, i64 0, i64 27" [matrixmul.cpp:60]   --->   Operation 702 'getelementptr' 'a_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 703 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [32 x i16]* %b, i64 0, i64 22" [matrixmul.cpp:60]   --->   Operation 703 'getelementptr' 'b_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 704 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [32 x i16]* %b, i64 0, i64 30" [matrixmul.cpp:60]   --->   Operation 704 'getelementptr' 'b_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 705 [1/1] (0.00ns)   --->   "%res_addr_21 = getelementptr [64 x i16]* %res, i64 0, i64 21" [matrixmul.cpp:57]   --->   Operation 705 'getelementptr' 'res_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 706 [1/1] (0.00ns)   --->   "%res_addr_25 = getelementptr [64 x i16]* %res, i64 0, i64 25" [matrixmul.cpp:57]   --->   Operation 706 'getelementptr' 'res_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 707 [1/2] (0.73ns)   --->   "%b_load_24 = load i16* %b_addr_24, align 2" [matrixmul.cpp:60]   --->   Operation 707 'load' 'b_load_24' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln60_28 = trunc i16 %b_load_24 to i8" [matrixmul.cpp:60]   --->   Operation 708 'trunc' 'trunc_ln60_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln60_56 = sext i8 %trunc_ln60_28 to i16" [matrixmul.cpp:60]   --->   Operation 709 'sext' 'sext_ln60_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 710 [1/1] (1.69ns)   --->   "%mul_ln60_48 = mul i16 %sext_ln60_56, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 710 'mul' 'mul_ln60_48' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 711 [1/2] (0.73ns)   --->   "%b_load_25 = load i16* %b_addr_25, align 2" [matrixmul.cpp:60]   --->   Operation 711 'load' 'b_load_25' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln60_29 = trunc i16 %b_load_25 to i8" [matrixmul.cpp:60]   --->   Operation 712 'trunc' 'trunc_ln60_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln60_57 = sext i8 %trunc_ln60_29 to i16" [matrixmul.cpp:60]   --->   Operation 713 'sext' 'sext_ln60_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 714 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_42)   --->   "%mul_ln60_49 = mul i16 %sext_ln60_57, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 714 'mul' 'mul_ln60_49' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 715 [2/2] (0.73ns)   --->   "%b_load_26 = load i16* %b_addr_26, align 2" [matrixmul.cpp:60]   --->   Operation 715 'load' 'b_load_26' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 716 [2/2] (0.73ns)   --->   "%b_load_27 = load i16* %b_addr_27, align 2" [matrixmul.cpp:60]   --->   Operation 716 'load' 'b_load_27' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_24, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 717 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln60_60 = sext i8 %tmp_28 to i16" [matrixmul.cpp:60]   --->   Operation 718 'sext' 'sext_ln60_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 719 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_45)   --->   "%mul_ln60_52 = mul i16 %sext_ln60_60, %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 719 'mul' 'mul_ln60_52' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_25, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 720 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln60_61 = sext i8 %tmp_29 to i16" [matrixmul.cpp:60]   --->   Operation 721 'sext' 'sext_ln60_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 722 [1/1] (1.69ns)   --->   "%mul_ln60_53 = mul i16 %sext_ln60_61, %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 722 'mul' 'mul_ln60_53' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 723 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_42 = add i16 %mul_ln60_48, %mul_ln60_49" [matrixmul.cpp:60]   --->   Operation 723 'add' 'add_ln60_42' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 724 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_45 = add i16 %mul_ln60_53, %mul_ln60_52" [matrixmul.cpp:60]   --->   Operation 724 'add' 'add_ln60_45' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 725 [1/1] (1.69ns)   --->   "%mul_ln60_112 = mul i16 %sext_ln60_56, %sext_ln60_72" [matrixmul.cpp:60]   --->   Operation 725 'mul' 'mul_ln60_112' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 726 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_98)   --->   "%mul_ln60_113 = mul i16 %sext_ln60_57, %sext_ln60_73" [matrixmul.cpp:60]   --->   Operation 726 'mul' 'mul_ln60_113' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 727 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_101)   --->   "%mul_ln60_116 = mul i16 %sext_ln60_60, %sext_ln60_76" [matrixmul.cpp:60]   --->   Operation 727 'mul' 'mul_ln60_116' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 728 [1/1] (1.69ns)   --->   "%mul_ln60_117 = mul i16 %sext_ln60_61, %sext_ln60_77" [matrixmul.cpp:60]   --->   Operation 728 'mul' 'mul_ln60_117' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 729 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_98 = add i16 %mul_ln60_112, %mul_ln60_113" [matrixmul.cpp:60]   --->   Operation 729 'add' 'add_ln60_98' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 730 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_101 = add i16 %mul_ln60_117, %mul_ln60_116" [matrixmul.cpp:60]   --->   Operation 730 'add' 'add_ln60_101' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 731 [1/1] (1.29ns)   --->   "store i16 %add_ln60_153, i16* %res_addr_21, align 2" [matrixmul.cpp:60]   --->   Operation 731 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 732 [1/1] (1.69ns)   --->   "%mul_ln60_176 = mul i16 %sext_ln60_56, %sext_ln60_80" [matrixmul.cpp:60]   --->   Operation 732 'mul' 'mul_ln60_176' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 733 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_154)   --->   "%mul_ln60_177 = mul i16 %sext_ln60_57, %sext_ln60_81" [matrixmul.cpp:60]   --->   Operation 733 'mul' 'mul_ln60_177' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 734 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_157)   --->   "%mul_ln60_180 = mul i16 %sext_ln60_60, %sext_ln60_84" [matrixmul.cpp:60]   --->   Operation 734 'mul' 'mul_ln60_180' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 735 [1/1] (1.69ns)   --->   "%mul_ln60_181 = mul i16 %sext_ln60_61, %sext_ln60_85" [matrixmul.cpp:60]   --->   Operation 735 'mul' 'mul_ln60_181' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 736 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_154 = add i16 %mul_ln60_176, %mul_ln60_177" [matrixmul.cpp:60]   --->   Operation 736 'add' 'add_ln60_154' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 737 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_157 = add i16 %mul_ln60_181, %mul_ln60_180" [matrixmul.cpp:60]   --->   Operation 737 'add' 'add_ln60_157' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 738 [1/1] (1.29ns)   --->   "store i16 %add_ln60_181, i16* %res_addr_25, align 2" [matrixmul.cpp:60]   --->   Operation 738 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 739 [1/1] (1.69ns)   --->   "%mul_ln60_208 = mul i16 %sext_ln60_24, %sext_ln60_88" [matrixmul.cpp:60]   --->   Operation 739 'mul' 'mul_ln60_208' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 740 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_182)   --->   "%mul_ln60_209 = mul i16 %sext_ln60_25, %sext_ln60_89" [matrixmul.cpp:60]   --->   Operation 740 'mul' 'mul_ln60_209' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 741 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_183)   --->   "%mul_ln60_210 = mul i16 %sext_ln60_26, %sext_ln60_90" [matrixmul.cpp:60]   --->   Operation 741 'mul' 'mul_ln60_210' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 742 [1/1] (1.69ns)   --->   "%mul_ln60_211 = mul i16 %sext_ln60_27, %sext_ln60_91" [matrixmul.cpp:60]   --->   Operation 742 'mul' 'mul_ln60_211' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 743 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_182 = add i16 %mul_ln60_208, %mul_ln60_209" [matrixmul.cpp:60]   --->   Operation 743 'add' 'add_ln60_182' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 744 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_183 = add i16 %mul_ln60_211, %mul_ln60_210" [matrixmul.cpp:60]   --->   Operation 744 'add' 'add_ln60_183' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 745 [1/1] (1.12ns)   --->   "%add_ln60_184 = add i16 %add_ln60_182, %add_ln60_183" [matrixmul.cpp:60]   --->   Operation 745 'add' 'add_ln60_184' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 746 [1/2] (0.73ns)   --->   "%a_load_24 = load i16* %a_addr_24, align 2" [matrixmul.cpp:60]   --->   Operation 746 'load' 'a_load_24' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln60_56 = trunc i16 %a_load_24 to i8" [matrixmul.cpp:60]   --->   Operation 747 'trunc' 'trunc_ln60_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 748 [1/2] (0.73ns)   --->   "%a_load_25 = load i16* %a_addr_25, align 2" [matrixmul.cpp:60]   --->   Operation 748 'load' 'a_load_25' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln60_57 = trunc i16 %a_load_25 to i8" [matrixmul.cpp:60]   --->   Operation 749 'trunc' 'trunc_ln60_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 750 [2/2] (0.73ns)   --->   "%a_load_26 = load i16* %a_addr_26, align 2" [matrixmul.cpp:60]   --->   Operation 750 'load' 'a_load_26' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 751 [2/2] (0.73ns)   --->   "%a_load_27 = load i16* %a_addr_27, align 2" [matrixmul.cpp:60]   --->   Operation 751 'load' 'a_load_27' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_24, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 752 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_25, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 753 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.87>
ST_15 : Operation 754 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [32 x i16]* %a, i64 0, i64 28" [matrixmul.cpp:60]   --->   Operation 754 'getelementptr' 'a_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 755 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [32 x i16]* %a, i64 0, i64 29" [matrixmul.cpp:60]   --->   Operation 755 'getelementptr' 'a_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 756 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [32 x i16]* %b, i64 0, i64 7" [matrixmul.cpp:60]   --->   Operation 756 'getelementptr' 'b_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 757 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [32 x i16]* %b, i64 0, i64 15" [matrixmul.cpp:60]   --->   Operation 757 'getelementptr' 'b_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 758 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr [64 x i16]* %res, i64 0, i64 6" [matrixmul.cpp:57]   --->   Operation 758 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 759 [1/1] (0.00ns)   --->   "%res_addr_14 = getelementptr [64 x i16]* %res, i64 0, i64 14" [matrixmul.cpp:57]   --->   Operation 759 'getelementptr' 'res_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 760 [1/2] (0.73ns)   --->   "%b_load_26 = load i16* %b_addr_26, align 2" [matrixmul.cpp:60]   --->   Operation 760 'load' 'b_load_26' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln60_30 = trunc i16 %b_load_26 to i8" [matrixmul.cpp:60]   --->   Operation 761 'trunc' 'trunc_ln60_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln60_58 = sext i8 %trunc_ln60_30 to i16" [matrixmul.cpp:60]   --->   Operation 762 'sext' 'sext_ln60_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 763 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_43)   --->   "%mul_ln60_50 = mul i16 %sext_ln60_58, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 763 'mul' 'mul_ln60_50' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 764 [1/2] (0.73ns)   --->   "%b_load_27 = load i16* %b_addr_27, align 2" [matrixmul.cpp:60]   --->   Operation 764 'load' 'b_load_27' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln60_31 = trunc i16 %b_load_27 to i8" [matrixmul.cpp:60]   --->   Operation 765 'trunc' 'trunc_ln60_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln60_59 = sext i8 %trunc_ln60_31 to i16" [matrixmul.cpp:60]   --->   Operation 766 'sext' 'sext_ln60_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 767 [1/1] (1.69ns)   --->   "%mul_ln60_51 = mul i16 %sext_ln60_59, %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 767 'mul' 'mul_ln60_51' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_26, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 768 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln60_62 = sext i8 %tmp_30 to i16" [matrixmul.cpp:60]   --->   Operation 769 'sext' 'sext_ln60_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 770 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_46)   --->   "%mul_ln60_54 = mul i16 %sext_ln60_62, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 770 'mul' 'mul_ln60_54' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_27, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 771 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln60_63 = sext i8 %tmp_31 to i16" [matrixmul.cpp:60]   --->   Operation 772 'sext' 'sext_ln60_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 773 [1/1] (1.69ns)   --->   "%mul_ln60_55 = mul i16 %sext_ln60_63, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 773 'mul' 'mul_ln60_55' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 774 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_43 = add i16 %mul_ln60_51, %mul_ln60_50" [matrixmul.cpp:60]   --->   Operation 774 'add' 'add_ln60_43' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 775 [1/1] (1.12ns)   --->   "%add_ln60_44 = add i16 %add_ln60_42, %add_ln60_43" [matrixmul.cpp:60]   --->   Operation 775 'add' 'add_ln60_44' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 776 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_46 = add i16 %mul_ln60_55, %mul_ln60_54" [matrixmul.cpp:60]   --->   Operation 776 'add' 'add_ln60_46' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_47 = add i16 %add_ln60_45, %add_ln60_46" [matrixmul.cpp:60]   --->   Operation 777 'add' 'add_ln60_47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 778 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_48 = add i16 %add_ln60_44, %add_ln60_47" [matrixmul.cpp:60]   --->   Operation 778 'add' 'add_ln60_48' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 779 [1/1] (1.29ns)   --->   "store i16 %add_ln60_48, i16* %res_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 779 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 780 [2/2] (0.73ns)   --->   "%b_load_28 = load i16* %b_addr_28, align 2" [matrixmul.cpp:60]   --->   Operation 780 'load' 'b_load_28' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 781 [2/2] (0.73ns)   --->   "%b_load_29 = load i16* %b_addr_29, align 2" [matrixmul.cpp:60]   --->   Operation 781 'load' 'b_load_29' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 782 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_99)   --->   "%mul_ln60_114 = mul i16 %sext_ln60_58, %sext_ln60_74" [matrixmul.cpp:60]   --->   Operation 782 'mul' 'mul_ln60_114' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 783 [1/1] (1.69ns)   --->   "%mul_ln60_115 = mul i16 %sext_ln60_59, %sext_ln60_75" [matrixmul.cpp:60]   --->   Operation 783 'mul' 'mul_ln60_115' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 784 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_102)   --->   "%mul_ln60_118 = mul i16 %sext_ln60_62, %sext_ln60_78" [matrixmul.cpp:60]   --->   Operation 784 'mul' 'mul_ln60_118' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 785 [1/1] (1.69ns)   --->   "%mul_ln60_119 = mul i16 %sext_ln60_63, %sext_ln60_79" [matrixmul.cpp:60]   --->   Operation 785 'mul' 'mul_ln60_119' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 786 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_99 = add i16 %mul_ln60_115, %mul_ln60_114" [matrixmul.cpp:60]   --->   Operation 786 'add' 'add_ln60_99' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 787 [1/1] (1.12ns)   --->   "%add_ln60_100 = add i16 %add_ln60_98, %add_ln60_99" [matrixmul.cpp:60]   --->   Operation 787 'add' 'add_ln60_100' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 788 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_102 = add i16 %mul_ln60_119, %mul_ln60_118" [matrixmul.cpp:60]   --->   Operation 788 'add' 'add_ln60_102' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_103 = add i16 %add_ln60_101, %add_ln60_102" [matrixmul.cpp:60]   --->   Operation 789 'add' 'add_ln60_103' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 790 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_104 = add i16 %add_ln60_100, %add_ln60_103" [matrixmul.cpp:60]   --->   Operation 790 'add' 'add_ln60_104' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 791 [1/1] (1.29ns)   --->   "store i16 %add_ln60_104, i16* %res_addr_14, align 2" [matrixmul.cpp:60]   --->   Operation 791 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 792 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_155)   --->   "%mul_ln60_178 = mul i16 %sext_ln60_58, %sext_ln60_82" [matrixmul.cpp:60]   --->   Operation 792 'mul' 'mul_ln60_178' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 793 [1/1] (1.69ns)   --->   "%mul_ln60_179 = mul i16 %sext_ln60_59, %sext_ln60_83" [matrixmul.cpp:60]   --->   Operation 793 'mul' 'mul_ln60_179' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 794 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_158)   --->   "%mul_ln60_182 = mul i16 %sext_ln60_62, %sext_ln60_86" [matrixmul.cpp:60]   --->   Operation 794 'mul' 'mul_ln60_182' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 795 [1/1] (1.69ns)   --->   "%mul_ln60_183 = mul i16 %sext_ln60_63, %sext_ln60_87" [matrixmul.cpp:60]   --->   Operation 795 'mul' 'mul_ln60_183' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 796 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_155 = add i16 %mul_ln60_179, %mul_ln60_178" [matrixmul.cpp:60]   --->   Operation 796 'add' 'add_ln60_155' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 797 [1/1] (1.12ns)   --->   "%add_ln60_156 = add i16 %add_ln60_154, %add_ln60_155" [matrixmul.cpp:60]   --->   Operation 797 'add' 'add_ln60_156' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 798 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_158 = add i16 %mul_ln60_183, %mul_ln60_182" [matrixmul.cpp:60]   --->   Operation 798 'add' 'add_ln60_158' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_159 = add i16 %add_ln60_157, %add_ln60_158" [matrixmul.cpp:60]   --->   Operation 799 'add' 'add_ln60_159' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 800 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_160 = add i16 %add_ln60_156, %add_ln60_159" [matrixmul.cpp:60]   --->   Operation 800 'add' 'add_ln60_160' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 801 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_185)   --->   "%mul_ln60_212 = mul i16 %sext_ln60_28, %sext_ln60_92" [matrixmul.cpp:60]   --->   Operation 801 'mul' 'mul_ln60_212' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 802 [1/1] (1.69ns)   --->   "%mul_ln60_213 = mul i16 %sext_ln60_29, %sext_ln60_93" [matrixmul.cpp:60]   --->   Operation 802 'mul' 'mul_ln60_213' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 803 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_186)   --->   "%mul_ln60_214 = mul i16 %sext_ln60_30, %sext_ln60_94" [matrixmul.cpp:60]   --->   Operation 803 'mul' 'mul_ln60_214' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 804 [1/1] (1.69ns)   --->   "%mul_ln60_215 = mul i16 %sext_ln60_31, %sext_ln60_95" [matrixmul.cpp:60]   --->   Operation 804 'mul' 'mul_ln60_215' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 805 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_185 = add i16 %mul_ln60_213, %mul_ln60_212" [matrixmul.cpp:60]   --->   Operation 805 'add' 'add_ln60_185' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 806 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_186 = add i16 %mul_ln60_215, %mul_ln60_214" [matrixmul.cpp:60]   --->   Operation 806 'add' 'add_ln60_186' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_187 = add i16 %add_ln60_185, %add_ln60_186" [matrixmul.cpp:60]   --->   Operation 807 'add' 'add_ln60_187' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 808 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_188 = add i16 %add_ln60_184, %add_ln60_187" [matrixmul.cpp:60]   --->   Operation 808 'add' 'add_ln60_188' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 809 [1/2] (0.73ns)   --->   "%a_load_26 = load i16* %a_addr_26, align 2" [matrixmul.cpp:60]   --->   Operation 809 'load' 'a_load_26' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln60_58 = trunc i16 %a_load_26 to i8" [matrixmul.cpp:60]   --->   Operation 810 'trunc' 'trunc_ln60_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 811 [1/2] (0.73ns)   --->   "%a_load_27 = load i16* %a_addr_27, align 2" [matrixmul.cpp:60]   --->   Operation 811 'load' 'a_load_27' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln60_59 = trunc i16 %a_load_27 to i8" [matrixmul.cpp:60]   --->   Operation 812 'trunc' 'trunc_ln60_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_26, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 813 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_27, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 814 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 815 [2/2] (0.73ns)   --->   "%a_load_28 = load i16* %a_addr_28, align 2" [matrixmul.cpp:60]   --->   Operation 815 'load' 'a_load_28' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 816 [2/2] (0.73ns)   --->   "%a_load_29 = load i16* %a_addr_29, align 2" [matrixmul.cpp:60]   --->   Operation 816 'load' 'a_load_29' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 5.01>
ST_16 : Operation 817 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [32 x i16]* %a, i64 0, i64 30" [matrixmul.cpp:60]   --->   Operation 817 'getelementptr' 'a_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 818 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [32 x i16]* %a, i64 0, i64 31" [matrixmul.cpp:60]   --->   Operation 818 'getelementptr' 'a_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 819 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [32 x i16]* %b, i64 0, i64 23" [matrixmul.cpp:60]   --->   Operation 819 'getelementptr' 'b_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 820 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [32 x i16]* %b, i64 0, i64 31" [matrixmul.cpp:60]   --->   Operation 820 'getelementptr' 'b_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 821 [1/1] (0.00ns)   --->   "%res_addr_22 = getelementptr [64 x i16]* %res, i64 0, i64 22" [matrixmul.cpp:57]   --->   Operation 821 'getelementptr' 'res_addr_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 822 [1/1] (0.00ns)   --->   "%res_addr_26 = getelementptr [64 x i16]* %res, i64 0, i64 26" [matrixmul.cpp:57]   --->   Operation 822 'getelementptr' 'res_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 823 [1/2] (0.73ns)   --->   "%b_load_28 = load i16* %b_addr_28, align 2" [matrixmul.cpp:60]   --->   Operation 823 'load' 'b_load_28' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln60_32 = trunc i16 %b_load_28 to i8" [matrixmul.cpp:60]   --->   Operation 824 'trunc' 'trunc_ln60_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln60_64 = sext i8 %trunc_ln60_32 to i16" [matrixmul.cpp:60]   --->   Operation 825 'sext' 'sext_ln60_64' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 826 [1/1] (1.69ns)   --->   "%mul_ln60_56 = mul i16 %sext_ln60_64, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 826 'mul' 'mul_ln60_56' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 827 [1/2] (0.73ns)   --->   "%b_load_29 = load i16* %b_addr_29, align 2" [matrixmul.cpp:60]   --->   Operation 827 'load' 'b_load_29' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln60_33 = trunc i16 %b_load_29 to i8" [matrixmul.cpp:60]   --->   Operation 828 'trunc' 'trunc_ln60_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln60_65 = sext i8 %trunc_ln60_33 to i16" [matrixmul.cpp:60]   --->   Operation 829 'sext' 'sext_ln60_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 830 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_49)   --->   "%mul_ln60_57 = mul i16 %sext_ln60_65, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 830 'mul' 'mul_ln60_57' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 831 [2/2] (0.73ns)   --->   "%b_load_30 = load i16* %b_addr_30, align 2" [matrixmul.cpp:60]   --->   Operation 831 'load' 'b_load_30' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 832 [2/2] (0.73ns)   --->   "%b_load_31 = load i16* %b_addr_31, align 2" [matrixmul.cpp:60]   --->   Operation 832 'load' 'b_load_31' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_28, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 833 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln60_68 = sext i8 %tmp_32 to i16" [matrixmul.cpp:60]   --->   Operation 834 'sext' 'sext_ln60_68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 835 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_52)   --->   "%mul_ln60_60 = mul i16 %sext_ln60_68, %sext_ln60_8" [matrixmul.cpp:60]   --->   Operation 835 'mul' 'mul_ln60_60' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_29, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 836 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln60_69 = sext i8 %tmp_33 to i16" [matrixmul.cpp:60]   --->   Operation 837 'sext' 'sext_ln60_69' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 838 [1/1] (1.69ns)   --->   "%mul_ln60_61 = mul i16 %sext_ln60_69, %sext_ln60_10" [matrixmul.cpp:60]   --->   Operation 838 'mul' 'mul_ln60_61' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 839 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_49 = add i16 %mul_ln60_56, %mul_ln60_57" [matrixmul.cpp:60]   --->   Operation 839 'add' 'add_ln60_49' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 840 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_52 = add i16 %mul_ln60_61, %mul_ln60_60" [matrixmul.cpp:60]   --->   Operation 840 'add' 'add_ln60_52' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 841 [1/1] (1.69ns)   --->   "%mul_ln60_120 = mul i16 %sext_ln60_64, %sext_ln60_72" [matrixmul.cpp:60]   --->   Operation 841 'mul' 'mul_ln60_120' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 842 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_105)   --->   "%mul_ln60_121 = mul i16 %sext_ln60_65, %sext_ln60_73" [matrixmul.cpp:60]   --->   Operation 842 'mul' 'mul_ln60_121' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 843 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_108)   --->   "%mul_ln60_124 = mul i16 %sext_ln60_68, %sext_ln60_76" [matrixmul.cpp:60]   --->   Operation 843 'mul' 'mul_ln60_124' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 844 [1/1] (1.69ns)   --->   "%mul_ln60_125 = mul i16 %sext_ln60_69, %sext_ln60_77" [matrixmul.cpp:60]   --->   Operation 844 'mul' 'mul_ln60_125' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 845 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_105 = add i16 %mul_ln60_120, %mul_ln60_121" [matrixmul.cpp:60]   --->   Operation 845 'add' 'add_ln60_105' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 846 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_108 = add i16 %mul_ln60_125, %mul_ln60_124" [matrixmul.cpp:60]   --->   Operation 846 'add' 'add_ln60_108' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 847 [1/1] (1.29ns)   --->   "store i16 %add_ln60_160, i16* %res_addr_22, align 2" [matrixmul.cpp:60]   --->   Operation 847 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 848 [1/1] (1.69ns)   --->   "%mul_ln60_184 = mul i16 %sext_ln60_64, %sext_ln60_80" [matrixmul.cpp:60]   --->   Operation 848 'mul' 'mul_ln60_184' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 849 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_161)   --->   "%mul_ln60_185 = mul i16 %sext_ln60_65, %sext_ln60_81" [matrixmul.cpp:60]   --->   Operation 849 'mul' 'mul_ln60_185' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 850 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_164)   --->   "%mul_ln60_188 = mul i16 %sext_ln60_68, %sext_ln60_84" [matrixmul.cpp:60]   --->   Operation 850 'mul' 'mul_ln60_188' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 851 [1/1] (1.69ns)   --->   "%mul_ln60_189 = mul i16 %sext_ln60_69, %sext_ln60_85" [matrixmul.cpp:60]   --->   Operation 851 'mul' 'mul_ln60_189' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 852 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_161 = add i16 %mul_ln60_184, %mul_ln60_185" [matrixmul.cpp:60]   --->   Operation 852 'add' 'add_ln60_161' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 853 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_164 = add i16 %mul_ln60_189, %mul_ln60_188" [matrixmul.cpp:60]   --->   Operation 853 'add' 'add_ln60_164' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 854 [1/1] (1.29ns)   --->   "store i16 %add_ln60_188, i16* %res_addr_26, align 2" [matrixmul.cpp:60]   --->   Operation 854 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 855 [1/1] (1.69ns)   --->   "%mul_ln60_216 = mul i16 %sext_ln60_32, %sext_ln60_88" [matrixmul.cpp:60]   --->   Operation 855 'mul' 'mul_ln60_216' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 856 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_189)   --->   "%mul_ln60_217 = mul i16 %sext_ln60_33, %sext_ln60_89" [matrixmul.cpp:60]   --->   Operation 856 'mul' 'mul_ln60_217' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 857 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_190)   --->   "%mul_ln60_218 = mul i16 %sext_ln60_34, %sext_ln60_90" [matrixmul.cpp:60]   --->   Operation 857 'mul' 'mul_ln60_218' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 858 [1/1] (1.69ns)   --->   "%mul_ln60_219 = mul i16 %sext_ln60_35, %sext_ln60_91" [matrixmul.cpp:60]   --->   Operation 858 'mul' 'mul_ln60_219' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 859 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_189 = add i16 %mul_ln60_216, %mul_ln60_217" [matrixmul.cpp:60]   --->   Operation 859 'add' 'add_ln60_189' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 860 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_190 = add i16 %mul_ln60_219, %mul_ln60_218" [matrixmul.cpp:60]   --->   Operation 860 'add' 'add_ln60_190' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 861 [1/1] (1.12ns)   --->   "%add_ln60_191 = add i16 %add_ln60_189, %add_ln60_190" [matrixmul.cpp:60]   --->   Operation 861 'add' 'add_ln60_191' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 862 [1/2] (0.73ns)   --->   "%a_load_28 = load i16* %a_addr_28, align 2" [matrixmul.cpp:60]   --->   Operation 862 'load' 'a_load_28' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln60_88 = trunc i16 %a_load_28 to i8" [matrixmul.cpp:60]   --->   Operation 863 'trunc' 'trunc_ln60_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 864 [1/2] (0.73ns)   --->   "%a_load_29 = load i16* %a_addr_29, align 2" [matrixmul.cpp:60]   --->   Operation 864 'load' 'a_load_29' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln60_89 = trunc i16 %a_load_29 to i8" [matrixmul.cpp:60]   --->   Operation 865 'trunc' 'trunc_ln60_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 866 [2/2] (0.73ns)   --->   "%a_load_30 = load i16* %a_addr_30, align 2" [matrixmul.cpp:60]   --->   Operation 866 'load' 'a_load_30' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 867 [2/2] (0.73ns)   --->   "%a_load_31 = load i16* %a_addr_31, align 2" [matrixmul.cpp:60]   --->   Operation 867 'load' 'a_load_31' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_88 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_28, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 868 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_29, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 869 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.87>
ST_17 : Operation 870 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr [64 x i16]* %res, i64 0, i64 7" [matrixmul.cpp:57]   --->   Operation 870 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 871 [1/1] (0.00ns)   --->   "%res_addr_15 = getelementptr [64 x i16]* %res, i64 0, i64 15" [matrixmul.cpp:57]   --->   Operation 871 'getelementptr' 'res_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 872 [1/2] (0.73ns)   --->   "%b_load_30 = load i16* %b_addr_30, align 2" [matrixmul.cpp:60]   --->   Operation 872 'load' 'b_load_30' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln60_34 = trunc i16 %b_load_30 to i8" [matrixmul.cpp:60]   --->   Operation 873 'trunc' 'trunc_ln60_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln60_66 = sext i8 %trunc_ln60_34 to i16" [matrixmul.cpp:60]   --->   Operation 874 'sext' 'sext_ln60_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 875 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_50)   --->   "%mul_ln60_58 = mul i16 %sext_ln60_66, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 875 'mul' 'mul_ln60_58' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 876 [1/2] (0.73ns)   --->   "%b_load_31 = load i16* %b_addr_31, align 2" [matrixmul.cpp:60]   --->   Operation 876 'load' 'b_load_31' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln60_35 = trunc i16 %b_load_31 to i8" [matrixmul.cpp:60]   --->   Operation 877 'trunc' 'trunc_ln60_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln60_67 = sext i8 %trunc_ln60_35 to i16" [matrixmul.cpp:60]   --->   Operation 878 'sext' 'sext_ln60_67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 879 [1/1] (1.69ns)   --->   "%mul_ln60_59 = mul i16 %sext_ln60_67, %sext_ln60_6" [matrixmul.cpp:60]   --->   Operation 879 'mul' 'mul_ln60_59' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_30, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 880 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln60_70 = sext i8 %tmp_34 to i16" [matrixmul.cpp:60]   --->   Operation 881 'sext' 'sext_ln60_70' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 882 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_53)   --->   "%mul_ln60_62 = mul i16 %sext_ln60_70, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 882 'mul' 'mul_ln60_62' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_31, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 883 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln60_71 = sext i8 %tmp_35 to i16" [matrixmul.cpp:60]   --->   Operation 884 'sext' 'sext_ln60_71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 885 [1/1] (1.69ns)   --->   "%mul_ln60_63 = mul i16 %sext_ln60_71, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 885 'mul' 'mul_ln60_63' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 886 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_50 = add i16 %mul_ln60_59, %mul_ln60_58" [matrixmul.cpp:60]   --->   Operation 886 'add' 'add_ln60_50' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 887 [1/1] (1.12ns)   --->   "%add_ln60_51 = add i16 %add_ln60_49, %add_ln60_50" [matrixmul.cpp:60]   --->   Operation 887 'add' 'add_ln60_51' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 888 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_53 = add i16 %mul_ln60_63, %mul_ln60_62" [matrixmul.cpp:60]   --->   Operation 888 'add' 'add_ln60_53' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_54 = add i16 %add_ln60_52, %add_ln60_53" [matrixmul.cpp:60]   --->   Operation 889 'add' 'add_ln60_54' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 890 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_55 = add i16 %add_ln60_51, %add_ln60_54" [matrixmul.cpp:60]   --->   Operation 890 'add' 'add_ln60_55' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 891 [1/1] (1.29ns)   --->   "store i16 %add_ln60_55, i16* %res_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 891 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 892 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_106)   --->   "%mul_ln60_122 = mul i16 %sext_ln60_66, %sext_ln60_74" [matrixmul.cpp:60]   --->   Operation 892 'mul' 'mul_ln60_122' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 893 [1/1] (1.69ns)   --->   "%mul_ln60_123 = mul i16 %sext_ln60_67, %sext_ln60_75" [matrixmul.cpp:60]   --->   Operation 893 'mul' 'mul_ln60_123' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 894 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_109)   --->   "%mul_ln60_126 = mul i16 %sext_ln60_70, %sext_ln60_78" [matrixmul.cpp:60]   --->   Operation 894 'mul' 'mul_ln60_126' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 895 [1/1] (1.69ns)   --->   "%mul_ln60_127 = mul i16 %sext_ln60_71, %sext_ln60_79" [matrixmul.cpp:60]   --->   Operation 895 'mul' 'mul_ln60_127' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 896 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_106 = add i16 %mul_ln60_123, %mul_ln60_122" [matrixmul.cpp:60]   --->   Operation 896 'add' 'add_ln60_106' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 897 [1/1] (1.12ns)   --->   "%add_ln60_107 = add i16 %add_ln60_105, %add_ln60_106" [matrixmul.cpp:60]   --->   Operation 897 'add' 'add_ln60_107' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 898 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_109 = add i16 %mul_ln60_127, %mul_ln60_126" [matrixmul.cpp:60]   --->   Operation 898 'add' 'add_ln60_109' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_110 = add i16 %add_ln60_108, %add_ln60_109" [matrixmul.cpp:60]   --->   Operation 899 'add' 'add_ln60_110' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 900 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_111 = add i16 %add_ln60_107, %add_ln60_110" [matrixmul.cpp:60]   --->   Operation 900 'add' 'add_ln60_111' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 901 [1/1] (1.29ns)   --->   "store i16 %add_ln60_111, i16* %res_addr_15, align 2" [matrixmul.cpp:60]   --->   Operation 901 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 902 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_162)   --->   "%mul_ln60_186 = mul i16 %sext_ln60_66, %sext_ln60_82" [matrixmul.cpp:60]   --->   Operation 902 'mul' 'mul_ln60_186' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 903 [1/1] (1.69ns)   --->   "%mul_ln60_187 = mul i16 %sext_ln60_67, %sext_ln60_83" [matrixmul.cpp:60]   --->   Operation 903 'mul' 'mul_ln60_187' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 904 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_165)   --->   "%mul_ln60_190 = mul i16 %sext_ln60_70, %sext_ln60_86" [matrixmul.cpp:60]   --->   Operation 904 'mul' 'mul_ln60_190' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 905 [1/1] (1.69ns)   --->   "%mul_ln60_191 = mul i16 %sext_ln60_71, %sext_ln60_87" [matrixmul.cpp:60]   --->   Operation 905 'mul' 'mul_ln60_191' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 906 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_162 = add i16 %mul_ln60_187, %mul_ln60_186" [matrixmul.cpp:60]   --->   Operation 906 'add' 'add_ln60_162' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 907 [1/1] (1.12ns)   --->   "%add_ln60_163 = add i16 %add_ln60_161, %add_ln60_162" [matrixmul.cpp:60]   --->   Operation 907 'add' 'add_ln60_163' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 908 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_165 = add i16 %mul_ln60_191, %mul_ln60_190" [matrixmul.cpp:60]   --->   Operation 908 'add' 'add_ln60_165' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_166 = add i16 %add_ln60_164, %add_ln60_165" [matrixmul.cpp:60]   --->   Operation 909 'add' 'add_ln60_166' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 910 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_167 = add i16 %add_ln60_163, %add_ln60_166" [matrixmul.cpp:60]   --->   Operation 910 'add' 'add_ln60_167' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 911 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_192)   --->   "%mul_ln60_220 = mul i16 %sext_ln60_36, %sext_ln60_92" [matrixmul.cpp:60]   --->   Operation 911 'mul' 'mul_ln60_220' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 912 [1/1] (1.69ns)   --->   "%mul_ln60_221 = mul i16 %sext_ln60_37, %sext_ln60_93" [matrixmul.cpp:60]   --->   Operation 912 'mul' 'mul_ln60_221' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 913 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_193)   --->   "%mul_ln60_222 = mul i16 %sext_ln60_38, %sext_ln60_94" [matrixmul.cpp:60]   --->   Operation 913 'mul' 'mul_ln60_222' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 914 [1/1] (1.69ns)   --->   "%mul_ln60_223 = mul i16 %sext_ln60_39, %sext_ln60_95" [matrixmul.cpp:60]   --->   Operation 914 'mul' 'mul_ln60_223' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 915 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_192 = add i16 %mul_ln60_221, %mul_ln60_220" [matrixmul.cpp:60]   --->   Operation 915 'add' 'add_ln60_192' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 916 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_193 = add i16 %mul_ln60_223, %mul_ln60_222" [matrixmul.cpp:60]   --->   Operation 916 'add' 'add_ln60_193' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_194 = add i16 %add_ln60_192, %add_ln60_193" [matrixmul.cpp:60]   --->   Operation 917 'add' 'add_ln60_194' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 918 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_195 = add i16 %add_ln60_191, %add_ln60_194" [matrixmul.cpp:60]   --->   Operation 918 'add' 'add_ln60_195' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 919 [2/2] (0.73ns)   --->   "%b_load_32 = load i16* %b_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 919 'load' 'b_load_32' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 920 [2/2] (0.73ns)   --->   "%b_load_33 = load i16* %b_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 920 'load' 'b_load_33' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 921 [1/2] (0.73ns)   --->   "%a_load_30 = load i16* %a_addr_30, align 2" [matrixmul.cpp:60]   --->   Operation 921 'load' 'a_load_30' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln60_90 = trunc i16 %a_load_30 to i8" [matrixmul.cpp:60]   --->   Operation 922 'trunc' 'trunc_ln60_90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 923 [1/2] (0.73ns)   --->   "%a_load_31 = load i16* %a_addr_31, align 2" [matrixmul.cpp:60]   --->   Operation 923 'load' 'a_load_31' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln60_91 = trunc i16 %a_load_31 to i8" [matrixmul.cpp:60]   --->   Operation 924 'trunc' 'trunc_ln60_91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_30, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 925 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_load_31, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 926 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.85>
ST_18 : Operation 927 [1/1] (0.00ns)   --->   "%res_addr_23 = getelementptr [64 x i16]* %res, i64 0, i64 23" [matrixmul.cpp:57]   --->   Operation 927 'getelementptr' 'res_addr_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 928 [1/1] (0.00ns)   --->   "%res_addr_27 = getelementptr [64 x i16]* %res, i64 0, i64 27" [matrixmul.cpp:57]   --->   Operation 928 'getelementptr' 'res_addr_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 929 [1/1] (1.29ns)   --->   "store i16 %add_ln60_167, i16* %res_addr_23, align 2" [matrixmul.cpp:60]   --->   Operation 929 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 930 [1/1] (1.29ns)   --->   "store i16 %add_ln60_195, i16* %res_addr_27, align 2" [matrixmul.cpp:60]   --->   Operation 930 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 931 [1/1] (1.69ns)   --->   "%mul_ln60_224 = mul i16 %sext_ln60_40, %sext_ln60_88" [matrixmul.cpp:60]   --->   Operation 931 'mul' 'mul_ln60_224' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 932 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_196)   --->   "%mul_ln60_225 = mul i16 %sext_ln60_41, %sext_ln60_89" [matrixmul.cpp:60]   --->   Operation 932 'mul' 'mul_ln60_225' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 933 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_197)   --->   "%mul_ln60_226 = mul i16 %sext_ln60_42, %sext_ln60_90" [matrixmul.cpp:60]   --->   Operation 933 'mul' 'mul_ln60_226' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 934 [1/1] (1.69ns)   --->   "%mul_ln60_227 = mul i16 %sext_ln60_43, %sext_ln60_91" [matrixmul.cpp:60]   --->   Operation 934 'mul' 'mul_ln60_227' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 935 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_199)   --->   "%mul_ln60_228 = mul i16 %sext_ln60_44, %sext_ln60_92" [matrixmul.cpp:60]   --->   Operation 935 'mul' 'mul_ln60_228' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 936 [1/1] (1.69ns)   --->   "%mul_ln60_229 = mul i16 %sext_ln60_45, %sext_ln60_93" [matrixmul.cpp:60]   --->   Operation 936 'mul' 'mul_ln60_229' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 937 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_200)   --->   "%mul_ln60_230 = mul i16 %sext_ln60_46, %sext_ln60_94" [matrixmul.cpp:60]   --->   Operation 937 'mul' 'mul_ln60_230' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 938 [1/1] (1.69ns)   --->   "%mul_ln60_231 = mul i16 %sext_ln60_47, %sext_ln60_95" [matrixmul.cpp:60]   --->   Operation 938 'mul' 'mul_ln60_231' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 939 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_196 = add i16 %mul_ln60_224, %mul_ln60_225" [matrixmul.cpp:60]   --->   Operation 939 'add' 'add_ln60_196' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 940 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_197 = add i16 %mul_ln60_227, %mul_ln60_226" [matrixmul.cpp:60]   --->   Operation 940 'add' 'add_ln60_197' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 941 [1/1] (1.12ns)   --->   "%add_ln60_198 = add i16 %add_ln60_196, %add_ln60_197" [matrixmul.cpp:60]   --->   Operation 941 'add' 'add_ln60_198' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 942 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_199 = add i16 %mul_ln60_229, %mul_ln60_228" [matrixmul.cpp:60]   --->   Operation 942 'add' 'add_ln60_199' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 943 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_200 = add i16 %mul_ln60_231, %mul_ln60_230" [matrixmul.cpp:60]   --->   Operation 943 'add' 'add_ln60_200' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_201 = add i16 %add_ln60_199, %add_ln60_200" [matrixmul.cpp:60]   --->   Operation 944 'add' 'add_ln60_201' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 945 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_202 = add i16 %add_ln60_198, %add_ln60_201" [matrixmul.cpp:60]   --->   Operation 945 'add' 'add_ln60_202' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 946 [1/1] (1.69ns)   --->   "%mul_ln60_232 = mul i16 %sext_ln60_48, %sext_ln60_88" [matrixmul.cpp:60]   --->   Operation 946 'mul' 'mul_ln60_232' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 947 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_203)   --->   "%mul_ln60_233 = mul i16 %sext_ln60_49, %sext_ln60_89" [matrixmul.cpp:60]   --->   Operation 947 'mul' 'mul_ln60_233' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 948 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_204)   --->   "%mul_ln60_234 = mul i16 %sext_ln60_50, %sext_ln60_90" [matrixmul.cpp:60]   --->   Operation 948 'mul' 'mul_ln60_234' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 949 [1/1] (1.69ns)   --->   "%mul_ln60_235 = mul i16 %sext_ln60_51, %sext_ln60_91" [matrixmul.cpp:60]   --->   Operation 949 'mul' 'mul_ln60_235' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 950 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_206)   --->   "%mul_ln60_236 = mul i16 %sext_ln60_52, %sext_ln60_92" [matrixmul.cpp:60]   --->   Operation 950 'mul' 'mul_ln60_236' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 951 [1/1] (1.69ns)   --->   "%mul_ln60_237 = mul i16 %sext_ln60_53, %sext_ln60_93" [matrixmul.cpp:60]   --->   Operation 951 'mul' 'mul_ln60_237' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 952 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_207)   --->   "%mul_ln60_238 = mul i16 %sext_ln60_54, %sext_ln60_94" [matrixmul.cpp:60]   --->   Operation 952 'mul' 'mul_ln60_238' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 953 [1/1] (1.69ns)   --->   "%mul_ln60_239 = mul i16 %sext_ln60_55, %sext_ln60_95" [matrixmul.cpp:60]   --->   Operation 953 'mul' 'mul_ln60_239' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 954 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_203 = add i16 %mul_ln60_232, %mul_ln60_233" [matrixmul.cpp:60]   --->   Operation 954 'add' 'add_ln60_203' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 955 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_204 = add i16 %mul_ln60_235, %mul_ln60_234" [matrixmul.cpp:60]   --->   Operation 955 'add' 'add_ln60_204' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 956 [1/1] (1.12ns)   --->   "%add_ln60_205 = add i16 %add_ln60_203, %add_ln60_204" [matrixmul.cpp:60]   --->   Operation 956 'add' 'add_ln60_205' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 957 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_206 = add i16 %mul_ln60_237, %mul_ln60_236" [matrixmul.cpp:60]   --->   Operation 957 'add' 'add_ln60_206' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 958 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_207 = add i16 %mul_ln60_239, %mul_ln60_238" [matrixmul.cpp:60]   --->   Operation 958 'add' 'add_ln60_207' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_208 = add i16 %add_ln60_206, %add_ln60_207" [matrixmul.cpp:60]   --->   Operation 959 'add' 'add_ln60_208' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 960 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_209 = add i16 %add_ln60_205, %add_ln60_208" [matrixmul.cpp:60]   --->   Operation 960 'add' 'add_ln60_209' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 961 [1/2] (0.73ns)   --->   "%b_load_32 = load i16* %b_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 961 'load' 'b_load_32' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln60_60 = trunc i16 %b_load_32 to i8" [matrixmul.cpp:60]   --->   Operation 962 'trunc' 'trunc_ln60_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 963 [1/2] (0.73ns)   --->   "%b_load_33 = load i16* %b_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 963 'load' 'b_load_33' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln60_61 = trunc i16 %b_load_33 to i8" [matrixmul.cpp:60]   --->   Operation 964 'trunc' 'trunc_ln60_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 965 [2/2] (0.73ns)   --->   "%b_load_34 = load i16* %b_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 965 'load' 'b_load_34' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 966 [2/2] (0.73ns)   --->   "%b_load_35 = load i16* %b_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 966 'load' 'b_load_35' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_32, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 967 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_33, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 968 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.85>
ST_19 : Operation 969 [1/1] (0.00ns)   --->   "%res_addr_28 = getelementptr [64 x i16]* %res, i64 0, i64 28" [matrixmul.cpp:57]   --->   Operation 969 'getelementptr' 'res_addr_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 970 [1/1] (0.00ns)   --->   "%res_addr_29 = getelementptr [64 x i16]* %res, i64 0, i64 29" [matrixmul.cpp:57]   --->   Operation 970 'getelementptr' 'res_addr_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 971 [1/1] (1.29ns)   --->   "store i16 %add_ln60_202, i16* %res_addr_28, align 2" [matrixmul.cpp:60]   --->   Operation 971 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 972 [1/1] (1.29ns)   --->   "store i16 %add_ln60_209, i16* %res_addr_29, align 2" [matrixmul.cpp:60]   --->   Operation 972 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 973 [1/1] (1.69ns)   --->   "%mul_ln60_240 = mul i16 %sext_ln60_56, %sext_ln60_88" [matrixmul.cpp:60]   --->   Operation 973 'mul' 'mul_ln60_240' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 974 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_210)   --->   "%mul_ln60_241 = mul i16 %sext_ln60_57, %sext_ln60_89" [matrixmul.cpp:60]   --->   Operation 974 'mul' 'mul_ln60_241' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 975 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_211)   --->   "%mul_ln60_242 = mul i16 %sext_ln60_58, %sext_ln60_90" [matrixmul.cpp:60]   --->   Operation 975 'mul' 'mul_ln60_242' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 976 [1/1] (1.69ns)   --->   "%mul_ln60_243 = mul i16 %sext_ln60_59, %sext_ln60_91" [matrixmul.cpp:60]   --->   Operation 976 'mul' 'mul_ln60_243' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 977 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_213)   --->   "%mul_ln60_244 = mul i16 %sext_ln60_60, %sext_ln60_92" [matrixmul.cpp:60]   --->   Operation 977 'mul' 'mul_ln60_244' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 978 [1/1] (1.69ns)   --->   "%mul_ln60_245 = mul i16 %sext_ln60_61, %sext_ln60_93" [matrixmul.cpp:60]   --->   Operation 978 'mul' 'mul_ln60_245' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 979 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_214)   --->   "%mul_ln60_246 = mul i16 %sext_ln60_62, %sext_ln60_94" [matrixmul.cpp:60]   --->   Operation 979 'mul' 'mul_ln60_246' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 980 [1/1] (1.69ns)   --->   "%mul_ln60_247 = mul i16 %sext_ln60_63, %sext_ln60_95" [matrixmul.cpp:60]   --->   Operation 980 'mul' 'mul_ln60_247' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 981 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_210 = add i16 %mul_ln60_240, %mul_ln60_241" [matrixmul.cpp:60]   --->   Operation 981 'add' 'add_ln60_210' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 982 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_211 = add i16 %mul_ln60_243, %mul_ln60_242" [matrixmul.cpp:60]   --->   Operation 982 'add' 'add_ln60_211' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 983 [1/1] (1.12ns)   --->   "%add_ln60_212 = add i16 %add_ln60_210, %add_ln60_211" [matrixmul.cpp:60]   --->   Operation 983 'add' 'add_ln60_212' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 984 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_213 = add i16 %mul_ln60_245, %mul_ln60_244" [matrixmul.cpp:60]   --->   Operation 984 'add' 'add_ln60_213' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 985 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_214 = add i16 %mul_ln60_247, %mul_ln60_246" [matrixmul.cpp:60]   --->   Operation 985 'add' 'add_ln60_214' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_215 = add i16 %add_ln60_213, %add_ln60_214" [matrixmul.cpp:60]   --->   Operation 986 'add' 'add_ln60_215' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 987 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_216 = add i16 %add_ln60_212, %add_ln60_215" [matrixmul.cpp:60]   --->   Operation 987 'add' 'add_ln60_216' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 988 [1/1] (1.69ns)   --->   "%mul_ln60_248 = mul i16 %sext_ln60_64, %sext_ln60_88" [matrixmul.cpp:60]   --->   Operation 988 'mul' 'mul_ln60_248' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 989 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_217)   --->   "%mul_ln60_249 = mul i16 %sext_ln60_65, %sext_ln60_89" [matrixmul.cpp:60]   --->   Operation 989 'mul' 'mul_ln60_249' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 990 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_218)   --->   "%mul_ln60_250 = mul i16 %sext_ln60_66, %sext_ln60_90" [matrixmul.cpp:60]   --->   Operation 990 'mul' 'mul_ln60_250' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 991 [1/1] (1.69ns)   --->   "%mul_ln60_251 = mul i16 %sext_ln60_67, %sext_ln60_91" [matrixmul.cpp:60]   --->   Operation 991 'mul' 'mul_ln60_251' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 992 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_220)   --->   "%mul_ln60_252 = mul i16 %sext_ln60_68, %sext_ln60_92" [matrixmul.cpp:60]   --->   Operation 992 'mul' 'mul_ln60_252' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 993 [1/1] (1.69ns)   --->   "%mul_ln60_253 = mul i16 %sext_ln60_69, %sext_ln60_93" [matrixmul.cpp:60]   --->   Operation 993 'mul' 'mul_ln60_253' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 994 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_221)   --->   "%mul_ln60_254 = mul i16 %sext_ln60_70, %sext_ln60_94" [matrixmul.cpp:60]   --->   Operation 994 'mul' 'mul_ln60_254' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 995 [1/1] (1.69ns)   --->   "%mul_ln60_255 = mul i16 %sext_ln60_71, %sext_ln60_95" [matrixmul.cpp:60]   --->   Operation 995 'mul' 'mul_ln60_255' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 996 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_217 = add i16 %mul_ln60_248, %mul_ln60_249" [matrixmul.cpp:60]   --->   Operation 996 'add' 'add_ln60_217' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 997 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_218 = add i16 %mul_ln60_251, %mul_ln60_250" [matrixmul.cpp:60]   --->   Operation 997 'add' 'add_ln60_218' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 998 [1/1] (1.12ns)   --->   "%add_ln60_219 = add i16 %add_ln60_217, %add_ln60_218" [matrixmul.cpp:60]   --->   Operation 998 'add' 'add_ln60_219' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 999 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_220 = add i16 %mul_ln60_253, %mul_ln60_252" [matrixmul.cpp:60]   --->   Operation 999 'add' 'add_ln60_220' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1000 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_221 = add i16 %mul_ln60_255, %mul_ln60_254" [matrixmul.cpp:60]   --->   Operation 1000 'add' 'add_ln60_221' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_222 = add i16 %add_ln60_220, %add_ln60_221" [matrixmul.cpp:60]   --->   Operation 1001 'add' 'add_ln60_222' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1002 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_223 = add i16 %add_ln60_219, %add_ln60_222" [matrixmul.cpp:60]   --->   Operation 1002 'add' 'add_ln60_223' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1003 [1/2] (0.73ns)   --->   "%b_load_34 = load i16* %b_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 1003 'load' 'b_load_34' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln60_62 = trunc i16 %b_load_34 to i8" [matrixmul.cpp:60]   --->   Operation 1004 'trunc' 'trunc_ln60_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1005 [1/2] (0.73ns)   --->   "%b_load_35 = load i16* %b_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 1005 'load' 'b_load_35' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln60_63 = trunc i16 %b_load_35 to i8" [matrixmul.cpp:60]   --->   Operation 1006 'trunc' 'trunc_ln60_63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_34, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1007 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_35, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1008 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1009 [2/2] (0.73ns)   --->   "%b_load_36 = load i16* %b_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 1009 'load' 'b_load_36' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 1010 [2/2] (0.73ns)   --->   "%b_load_37 = load i16* %b_addr_9, align 2" [matrixmul.cpp:60]   --->   Operation 1010 'load' 'b_load_37' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 5.85>
ST_20 : Operation 1011 [1/1] (0.00ns)   --->   "%res_addr_30 = getelementptr [64 x i16]* %res, i64 0, i64 30" [matrixmul.cpp:57]   --->   Operation 1011 'getelementptr' 'res_addr_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1012 [1/1] (0.00ns)   --->   "%res_addr_31 = getelementptr [64 x i16]* %res, i64 0, i64 31" [matrixmul.cpp:57]   --->   Operation 1012 'getelementptr' 'res_addr_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1013 [1/1] (1.29ns)   --->   "store i16 %add_ln60_216, i16* %res_addr_30, align 2" [matrixmul.cpp:60]   --->   Operation 1013 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1014 [1/1] (1.29ns)   --->   "store i16 %add_ln60_223, i16* %res_addr_31, align 2" [matrixmul.cpp:60]   --->   Operation 1014 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln60_96 = sext i8 %trunc_ln60_48 to i16" [matrixmul.cpp:60]   --->   Operation 1015 'sext' 'sext_ln60_96' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1016 [1/1] (1.69ns)   --->   "%mul_ln60_256 = mul i16 %sext_ln60_1, %sext_ln60_96" [matrixmul.cpp:60]   --->   Operation 1016 'mul' 'mul_ln60_256' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln60_97 = sext i8 %trunc_ln60_49 to i16" [matrixmul.cpp:60]   --->   Operation 1017 'sext' 'sext_ln60_97' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1018 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_224)   --->   "%mul_ln60_257 = mul i16 %sext_ln60_3, %sext_ln60_97" [matrixmul.cpp:60]   --->   Operation 1018 'mul' 'mul_ln60_257' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln60_98 = sext i8 %trunc_ln60_50 to i16" [matrixmul.cpp:60]   --->   Operation 1019 'sext' 'sext_ln60_98' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1020 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_225)   --->   "%mul_ln60_258 = mul i16 %sext_ln60_5, %sext_ln60_98" [matrixmul.cpp:60]   --->   Operation 1020 'mul' 'mul_ln60_258' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln60_99 = sext i8 %trunc_ln60_51 to i16" [matrixmul.cpp:60]   --->   Operation 1021 'sext' 'sext_ln60_99' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1022 [1/1] (1.69ns)   --->   "%mul_ln60_259 = mul i16 %sext_ln60_7, %sext_ln60_99" [matrixmul.cpp:60]   --->   Operation 1022 'mul' 'mul_ln60_259' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln60_100 = sext i8 %tmp_48 to i16" [matrixmul.cpp:60]   --->   Operation 1023 'sext' 'sext_ln60_100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1024 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_227)   --->   "%mul_ln60_260 = mul i16 %sext_ln60_9, %sext_ln60_100" [matrixmul.cpp:60]   --->   Operation 1024 'mul' 'mul_ln60_260' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln60_101 = sext i8 %tmp_49 to i16" [matrixmul.cpp:60]   --->   Operation 1025 'sext' 'sext_ln60_101' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1026 [1/1] (1.69ns)   --->   "%mul_ln60_261 = mul i16 %sext_ln60_11, %sext_ln60_101" [matrixmul.cpp:60]   --->   Operation 1026 'mul' 'mul_ln60_261' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln60_102 = sext i8 %tmp_50 to i16" [matrixmul.cpp:60]   --->   Operation 1027 'sext' 'sext_ln60_102' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1028 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_228)   --->   "%mul_ln60_262 = mul i16 %sext_ln60_13, %sext_ln60_102" [matrixmul.cpp:60]   --->   Operation 1028 'mul' 'mul_ln60_262' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln60_103 = sext i8 %tmp_51 to i16" [matrixmul.cpp:60]   --->   Operation 1029 'sext' 'sext_ln60_103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1030 [1/1] (1.69ns)   --->   "%mul_ln60_263 = mul i16 %sext_ln60_15, %sext_ln60_103" [matrixmul.cpp:60]   --->   Operation 1030 'mul' 'mul_ln60_263' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1031 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_224 = add i16 %mul_ln60_256, %mul_ln60_257" [matrixmul.cpp:60]   --->   Operation 1031 'add' 'add_ln60_224' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1032 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_225 = add i16 %mul_ln60_259, %mul_ln60_258" [matrixmul.cpp:60]   --->   Operation 1032 'add' 'add_ln60_225' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1033 [1/1] (1.12ns)   --->   "%add_ln60_226 = add i16 %add_ln60_224, %add_ln60_225" [matrixmul.cpp:60]   --->   Operation 1033 'add' 'add_ln60_226' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1034 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_227 = add i16 %mul_ln60_261, %mul_ln60_260" [matrixmul.cpp:60]   --->   Operation 1034 'add' 'add_ln60_227' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1035 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_228 = add i16 %mul_ln60_263, %mul_ln60_262" [matrixmul.cpp:60]   --->   Operation 1035 'add' 'add_ln60_228' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_229 = add i16 %add_ln60_227, %add_ln60_228" [matrixmul.cpp:60]   --->   Operation 1036 'add' 'add_ln60_229' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1037 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_230 = add i16 %add_ln60_226, %add_ln60_229" [matrixmul.cpp:60]   --->   Operation 1037 'add' 'add_ln60_230' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1038 [1/1] (1.69ns)   --->   "%mul_ln60_264 = mul i16 %sext_ln60_16, %sext_ln60_96" [matrixmul.cpp:60]   --->   Operation 1038 'mul' 'mul_ln60_264' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1039 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_231)   --->   "%mul_ln60_265 = mul i16 %sext_ln60_17, %sext_ln60_97" [matrixmul.cpp:60]   --->   Operation 1039 'mul' 'mul_ln60_265' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1040 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_232)   --->   "%mul_ln60_266 = mul i16 %sext_ln60_18, %sext_ln60_98" [matrixmul.cpp:60]   --->   Operation 1040 'mul' 'mul_ln60_266' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1041 [1/1] (1.69ns)   --->   "%mul_ln60_267 = mul i16 %sext_ln60_19, %sext_ln60_99" [matrixmul.cpp:60]   --->   Operation 1041 'mul' 'mul_ln60_267' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1042 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_234)   --->   "%mul_ln60_268 = mul i16 %sext_ln60_20, %sext_ln60_100" [matrixmul.cpp:60]   --->   Operation 1042 'mul' 'mul_ln60_268' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1043 [1/1] (1.69ns)   --->   "%mul_ln60_269 = mul i16 %sext_ln60_21, %sext_ln60_101" [matrixmul.cpp:60]   --->   Operation 1043 'mul' 'mul_ln60_269' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1044 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_235)   --->   "%mul_ln60_270 = mul i16 %sext_ln60_22, %sext_ln60_102" [matrixmul.cpp:60]   --->   Operation 1044 'mul' 'mul_ln60_270' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1045 [1/1] (1.69ns)   --->   "%mul_ln60_271 = mul i16 %sext_ln60_23, %sext_ln60_103" [matrixmul.cpp:60]   --->   Operation 1045 'mul' 'mul_ln60_271' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1046 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_231 = add i16 %mul_ln60_264, %mul_ln60_265" [matrixmul.cpp:60]   --->   Operation 1046 'add' 'add_ln60_231' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1047 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_232 = add i16 %mul_ln60_267, %mul_ln60_266" [matrixmul.cpp:60]   --->   Operation 1047 'add' 'add_ln60_232' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1048 [1/1] (1.12ns)   --->   "%add_ln60_233 = add i16 %add_ln60_231, %add_ln60_232" [matrixmul.cpp:60]   --->   Operation 1048 'add' 'add_ln60_233' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1049 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_234 = add i16 %mul_ln60_269, %mul_ln60_268" [matrixmul.cpp:60]   --->   Operation 1049 'add' 'add_ln60_234' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1050 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_235 = add i16 %mul_ln60_271, %mul_ln60_270" [matrixmul.cpp:60]   --->   Operation 1050 'add' 'add_ln60_235' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_236 = add i16 %add_ln60_234, %add_ln60_235" [matrixmul.cpp:60]   --->   Operation 1051 'add' 'add_ln60_236' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1052 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_237 = add i16 %add_ln60_233, %add_ln60_236" [matrixmul.cpp:60]   --->   Operation 1052 'add' 'add_ln60_237' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1053 [1/2] (0.73ns)   --->   "%b_load_36 = load i16* %b_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 1053 'load' 'b_load_36' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln60_64 = trunc i16 %b_load_36 to i8" [matrixmul.cpp:60]   --->   Operation 1054 'trunc' 'trunc_ln60_64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1055 [1/2] (0.73ns)   --->   "%b_load_37 = load i16* %b_addr_9, align 2" [matrixmul.cpp:60]   --->   Operation 1055 'load' 'b_load_37' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln60_65 = trunc i16 %b_load_37 to i8" [matrixmul.cpp:60]   --->   Operation 1056 'trunc' 'trunc_ln60_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1057 [2/2] (0.73ns)   --->   "%b_load_38 = load i16* %b_addr_10, align 2" [matrixmul.cpp:60]   --->   Operation 1057 'load' 'b_load_38' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1058 [2/2] (0.73ns)   --->   "%b_load_39 = load i16* %b_addr_11, align 2" [matrixmul.cpp:60]   --->   Operation 1058 'load' 'b_load_39' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_36, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1059 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_37, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1060 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.85>
ST_21 : Operation 1061 [1/1] (0.00ns)   --->   "%res_addr_32 = getelementptr [64 x i16]* %res, i64 0, i64 32" [matrixmul.cpp:57]   --->   Operation 1061 'getelementptr' 'res_addr_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1062 [1/1] (0.00ns)   --->   "%res_addr_33 = getelementptr [64 x i16]* %res, i64 0, i64 33" [matrixmul.cpp:57]   --->   Operation 1062 'getelementptr' 'res_addr_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1063 [1/1] (1.29ns)   --->   "store i16 %add_ln60_230, i16* %res_addr_32, align 2" [matrixmul.cpp:60]   --->   Operation 1063 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1064 [1/1] (1.29ns)   --->   "store i16 %add_ln60_237, i16* %res_addr_33, align 2" [matrixmul.cpp:60]   --->   Operation 1064 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1065 [1/1] (1.69ns)   --->   "%mul_ln60_272 = mul i16 %sext_ln60_24, %sext_ln60_96" [matrixmul.cpp:60]   --->   Operation 1065 'mul' 'mul_ln60_272' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1066 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_238)   --->   "%mul_ln60_273 = mul i16 %sext_ln60_25, %sext_ln60_97" [matrixmul.cpp:60]   --->   Operation 1066 'mul' 'mul_ln60_273' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1067 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_239)   --->   "%mul_ln60_274 = mul i16 %sext_ln60_26, %sext_ln60_98" [matrixmul.cpp:60]   --->   Operation 1067 'mul' 'mul_ln60_274' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1068 [1/1] (1.69ns)   --->   "%mul_ln60_275 = mul i16 %sext_ln60_27, %sext_ln60_99" [matrixmul.cpp:60]   --->   Operation 1068 'mul' 'mul_ln60_275' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1069 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_241)   --->   "%mul_ln60_276 = mul i16 %sext_ln60_28, %sext_ln60_100" [matrixmul.cpp:60]   --->   Operation 1069 'mul' 'mul_ln60_276' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1070 [1/1] (1.69ns)   --->   "%mul_ln60_277 = mul i16 %sext_ln60_29, %sext_ln60_101" [matrixmul.cpp:60]   --->   Operation 1070 'mul' 'mul_ln60_277' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1071 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_242)   --->   "%mul_ln60_278 = mul i16 %sext_ln60_30, %sext_ln60_102" [matrixmul.cpp:60]   --->   Operation 1071 'mul' 'mul_ln60_278' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1072 [1/1] (1.69ns)   --->   "%mul_ln60_279 = mul i16 %sext_ln60_31, %sext_ln60_103" [matrixmul.cpp:60]   --->   Operation 1072 'mul' 'mul_ln60_279' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1073 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_238 = add i16 %mul_ln60_272, %mul_ln60_273" [matrixmul.cpp:60]   --->   Operation 1073 'add' 'add_ln60_238' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1074 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_239 = add i16 %mul_ln60_275, %mul_ln60_274" [matrixmul.cpp:60]   --->   Operation 1074 'add' 'add_ln60_239' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1075 [1/1] (1.12ns)   --->   "%add_ln60_240 = add i16 %add_ln60_238, %add_ln60_239" [matrixmul.cpp:60]   --->   Operation 1075 'add' 'add_ln60_240' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1076 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_241 = add i16 %mul_ln60_277, %mul_ln60_276" [matrixmul.cpp:60]   --->   Operation 1076 'add' 'add_ln60_241' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1077 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_242 = add i16 %mul_ln60_279, %mul_ln60_278" [matrixmul.cpp:60]   --->   Operation 1077 'add' 'add_ln60_242' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_243 = add i16 %add_ln60_241, %add_ln60_242" [matrixmul.cpp:60]   --->   Operation 1078 'add' 'add_ln60_243' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1079 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_244 = add i16 %add_ln60_240, %add_ln60_243" [matrixmul.cpp:60]   --->   Operation 1079 'add' 'add_ln60_244' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1080 [1/1] (1.69ns)   --->   "%mul_ln60_280 = mul i16 %sext_ln60_32, %sext_ln60_96" [matrixmul.cpp:60]   --->   Operation 1080 'mul' 'mul_ln60_280' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1081 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_245)   --->   "%mul_ln60_281 = mul i16 %sext_ln60_33, %sext_ln60_97" [matrixmul.cpp:60]   --->   Operation 1081 'mul' 'mul_ln60_281' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1082 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_246)   --->   "%mul_ln60_282 = mul i16 %sext_ln60_34, %sext_ln60_98" [matrixmul.cpp:60]   --->   Operation 1082 'mul' 'mul_ln60_282' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1083 [1/1] (1.69ns)   --->   "%mul_ln60_283 = mul i16 %sext_ln60_35, %sext_ln60_99" [matrixmul.cpp:60]   --->   Operation 1083 'mul' 'mul_ln60_283' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1084 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_248)   --->   "%mul_ln60_284 = mul i16 %sext_ln60_36, %sext_ln60_100" [matrixmul.cpp:60]   --->   Operation 1084 'mul' 'mul_ln60_284' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1085 [1/1] (1.69ns)   --->   "%mul_ln60_285 = mul i16 %sext_ln60_37, %sext_ln60_101" [matrixmul.cpp:60]   --->   Operation 1085 'mul' 'mul_ln60_285' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1086 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_249)   --->   "%mul_ln60_286 = mul i16 %sext_ln60_38, %sext_ln60_102" [matrixmul.cpp:60]   --->   Operation 1086 'mul' 'mul_ln60_286' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1087 [1/1] (1.69ns)   --->   "%mul_ln60_287 = mul i16 %sext_ln60_39, %sext_ln60_103" [matrixmul.cpp:60]   --->   Operation 1087 'mul' 'mul_ln60_287' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1088 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_245 = add i16 %mul_ln60_280, %mul_ln60_281" [matrixmul.cpp:60]   --->   Operation 1088 'add' 'add_ln60_245' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1089 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_246 = add i16 %mul_ln60_283, %mul_ln60_282" [matrixmul.cpp:60]   --->   Operation 1089 'add' 'add_ln60_246' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1090 [1/1] (1.12ns)   --->   "%add_ln60_247 = add i16 %add_ln60_245, %add_ln60_246" [matrixmul.cpp:60]   --->   Operation 1090 'add' 'add_ln60_247' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1091 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_248 = add i16 %mul_ln60_285, %mul_ln60_284" [matrixmul.cpp:60]   --->   Operation 1091 'add' 'add_ln60_248' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1092 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_249 = add i16 %mul_ln60_287, %mul_ln60_286" [matrixmul.cpp:60]   --->   Operation 1092 'add' 'add_ln60_249' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_250 = add i16 %add_ln60_248, %add_ln60_249" [matrixmul.cpp:60]   --->   Operation 1093 'add' 'add_ln60_250' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1094 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_251 = add i16 %add_ln60_247, %add_ln60_250" [matrixmul.cpp:60]   --->   Operation 1094 'add' 'add_ln60_251' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1095 [1/2] (0.73ns)   --->   "%b_load_38 = load i16* %b_addr_10, align 2" [matrixmul.cpp:60]   --->   Operation 1095 'load' 'b_load_38' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln60_66 = trunc i16 %b_load_38 to i8" [matrixmul.cpp:60]   --->   Operation 1096 'trunc' 'trunc_ln60_66' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1097 [1/2] (0.73ns)   --->   "%b_load_39 = load i16* %b_addr_11, align 2" [matrixmul.cpp:60]   --->   Operation 1097 'load' 'b_load_39' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln60_67 = trunc i16 %b_load_39 to i8" [matrixmul.cpp:60]   --->   Operation 1098 'trunc' 'trunc_ln60_67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_38, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1099 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_39, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1100 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1101 [2/2] (0.73ns)   --->   "%b_load_40 = load i16* %b_addr_12, align 2" [matrixmul.cpp:60]   --->   Operation 1101 'load' 'b_load_40' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1102 [2/2] (0.73ns)   --->   "%b_load_41 = load i16* %b_addr_13, align 2" [matrixmul.cpp:60]   --->   Operation 1102 'load' 'b_load_41' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 5.85>
ST_22 : Operation 1103 [1/1] (0.00ns)   --->   "%res_addr_34 = getelementptr [64 x i16]* %res, i64 0, i64 34" [matrixmul.cpp:57]   --->   Operation 1103 'getelementptr' 'res_addr_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1104 [1/1] (0.00ns)   --->   "%res_addr_35 = getelementptr [64 x i16]* %res, i64 0, i64 35" [matrixmul.cpp:57]   --->   Operation 1104 'getelementptr' 'res_addr_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1105 [1/1] (1.29ns)   --->   "store i16 %add_ln60_244, i16* %res_addr_34, align 2" [matrixmul.cpp:60]   --->   Operation 1105 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1106 [1/1] (1.29ns)   --->   "store i16 %add_ln60_251, i16* %res_addr_35, align 2" [matrixmul.cpp:60]   --->   Operation 1106 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1107 [1/1] (1.69ns)   --->   "%mul_ln60_288 = mul i16 %sext_ln60_40, %sext_ln60_96" [matrixmul.cpp:60]   --->   Operation 1107 'mul' 'mul_ln60_288' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1108 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_252)   --->   "%mul_ln60_289 = mul i16 %sext_ln60_41, %sext_ln60_97" [matrixmul.cpp:60]   --->   Operation 1108 'mul' 'mul_ln60_289' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1109 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_253)   --->   "%mul_ln60_290 = mul i16 %sext_ln60_42, %sext_ln60_98" [matrixmul.cpp:60]   --->   Operation 1109 'mul' 'mul_ln60_290' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1110 [1/1] (1.69ns)   --->   "%mul_ln60_291 = mul i16 %sext_ln60_43, %sext_ln60_99" [matrixmul.cpp:60]   --->   Operation 1110 'mul' 'mul_ln60_291' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1111 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_255)   --->   "%mul_ln60_292 = mul i16 %sext_ln60_44, %sext_ln60_100" [matrixmul.cpp:60]   --->   Operation 1111 'mul' 'mul_ln60_292' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1112 [1/1] (1.69ns)   --->   "%mul_ln60_293 = mul i16 %sext_ln60_45, %sext_ln60_101" [matrixmul.cpp:60]   --->   Operation 1112 'mul' 'mul_ln60_293' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1113 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_256)   --->   "%mul_ln60_294 = mul i16 %sext_ln60_46, %sext_ln60_102" [matrixmul.cpp:60]   --->   Operation 1113 'mul' 'mul_ln60_294' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1114 [1/1] (1.69ns)   --->   "%mul_ln60_295 = mul i16 %sext_ln60_47, %sext_ln60_103" [matrixmul.cpp:60]   --->   Operation 1114 'mul' 'mul_ln60_295' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1115 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_252 = add i16 %mul_ln60_288, %mul_ln60_289" [matrixmul.cpp:60]   --->   Operation 1115 'add' 'add_ln60_252' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1116 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_253 = add i16 %mul_ln60_291, %mul_ln60_290" [matrixmul.cpp:60]   --->   Operation 1116 'add' 'add_ln60_253' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1117 [1/1] (1.12ns)   --->   "%add_ln60_254 = add i16 %add_ln60_252, %add_ln60_253" [matrixmul.cpp:60]   --->   Operation 1117 'add' 'add_ln60_254' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1118 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_255 = add i16 %mul_ln60_293, %mul_ln60_292" [matrixmul.cpp:60]   --->   Operation 1118 'add' 'add_ln60_255' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1119 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_256 = add i16 %mul_ln60_295, %mul_ln60_294" [matrixmul.cpp:60]   --->   Operation 1119 'add' 'add_ln60_256' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_257 = add i16 %add_ln60_255, %add_ln60_256" [matrixmul.cpp:60]   --->   Operation 1120 'add' 'add_ln60_257' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1121 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_258 = add i16 %add_ln60_254, %add_ln60_257" [matrixmul.cpp:60]   --->   Operation 1121 'add' 'add_ln60_258' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1122 [1/1] (1.69ns)   --->   "%mul_ln60_296 = mul i16 %sext_ln60_48, %sext_ln60_96" [matrixmul.cpp:60]   --->   Operation 1122 'mul' 'mul_ln60_296' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1123 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_259)   --->   "%mul_ln60_297 = mul i16 %sext_ln60_49, %sext_ln60_97" [matrixmul.cpp:60]   --->   Operation 1123 'mul' 'mul_ln60_297' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1124 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_260)   --->   "%mul_ln60_298 = mul i16 %sext_ln60_50, %sext_ln60_98" [matrixmul.cpp:60]   --->   Operation 1124 'mul' 'mul_ln60_298' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1125 [1/1] (1.69ns)   --->   "%mul_ln60_299 = mul i16 %sext_ln60_51, %sext_ln60_99" [matrixmul.cpp:60]   --->   Operation 1125 'mul' 'mul_ln60_299' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1126 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_262)   --->   "%mul_ln60_300 = mul i16 %sext_ln60_52, %sext_ln60_100" [matrixmul.cpp:60]   --->   Operation 1126 'mul' 'mul_ln60_300' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1127 [1/1] (1.69ns)   --->   "%mul_ln60_301 = mul i16 %sext_ln60_53, %sext_ln60_101" [matrixmul.cpp:60]   --->   Operation 1127 'mul' 'mul_ln60_301' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1128 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_263)   --->   "%mul_ln60_302 = mul i16 %sext_ln60_54, %sext_ln60_102" [matrixmul.cpp:60]   --->   Operation 1128 'mul' 'mul_ln60_302' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1129 [1/1] (1.69ns)   --->   "%mul_ln60_303 = mul i16 %sext_ln60_55, %sext_ln60_103" [matrixmul.cpp:60]   --->   Operation 1129 'mul' 'mul_ln60_303' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1130 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_259 = add i16 %mul_ln60_296, %mul_ln60_297" [matrixmul.cpp:60]   --->   Operation 1130 'add' 'add_ln60_259' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1131 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_260 = add i16 %mul_ln60_299, %mul_ln60_298" [matrixmul.cpp:60]   --->   Operation 1131 'add' 'add_ln60_260' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1132 [1/1] (1.12ns)   --->   "%add_ln60_261 = add i16 %add_ln60_259, %add_ln60_260" [matrixmul.cpp:60]   --->   Operation 1132 'add' 'add_ln60_261' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1133 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_262 = add i16 %mul_ln60_301, %mul_ln60_300" [matrixmul.cpp:60]   --->   Operation 1133 'add' 'add_ln60_262' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1134 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_263 = add i16 %mul_ln60_303, %mul_ln60_302" [matrixmul.cpp:60]   --->   Operation 1134 'add' 'add_ln60_263' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_264 = add i16 %add_ln60_262, %add_ln60_263" [matrixmul.cpp:60]   --->   Operation 1135 'add' 'add_ln60_264' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1136 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_265 = add i16 %add_ln60_261, %add_ln60_264" [matrixmul.cpp:60]   --->   Operation 1136 'add' 'add_ln60_265' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1137 [1/2] (0.73ns)   --->   "%b_load_40 = load i16* %b_addr_12, align 2" [matrixmul.cpp:60]   --->   Operation 1137 'load' 'b_load_40' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln60_68 = trunc i16 %b_load_40 to i8" [matrixmul.cpp:60]   --->   Operation 1138 'trunc' 'trunc_ln60_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1139 [1/2] (0.73ns)   --->   "%b_load_41 = load i16* %b_addr_13, align 2" [matrixmul.cpp:60]   --->   Operation 1139 'load' 'b_load_41' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln60_69 = trunc i16 %b_load_41 to i8" [matrixmul.cpp:60]   --->   Operation 1140 'trunc' 'trunc_ln60_69' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1141 [2/2] (0.73ns)   --->   "%b_load_42 = load i16* %b_addr_14, align 2" [matrixmul.cpp:60]   --->   Operation 1141 'load' 'b_load_42' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1142 [2/2] (0.73ns)   --->   "%b_load_43 = load i16* %b_addr_15, align 2" [matrixmul.cpp:60]   --->   Operation 1142 'load' 'b_load_43' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_40, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1143 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_41, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1144 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.85>
ST_23 : Operation 1145 [1/1] (0.00ns)   --->   "%res_addr_36 = getelementptr [64 x i16]* %res, i64 0, i64 36" [matrixmul.cpp:57]   --->   Operation 1145 'getelementptr' 'res_addr_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1146 [1/1] (0.00ns)   --->   "%res_addr_37 = getelementptr [64 x i16]* %res, i64 0, i64 37" [matrixmul.cpp:57]   --->   Operation 1146 'getelementptr' 'res_addr_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1147 [1/1] (1.29ns)   --->   "store i16 %add_ln60_258, i16* %res_addr_36, align 2" [matrixmul.cpp:60]   --->   Operation 1147 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1148 [1/1] (1.29ns)   --->   "store i16 %add_ln60_265, i16* %res_addr_37, align 2" [matrixmul.cpp:60]   --->   Operation 1148 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1149 [1/1] (1.69ns)   --->   "%mul_ln60_304 = mul i16 %sext_ln60_56, %sext_ln60_96" [matrixmul.cpp:60]   --->   Operation 1149 'mul' 'mul_ln60_304' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1150 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_266)   --->   "%mul_ln60_305 = mul i16 %sext_ln60_57, %sext_ln60_97" [matrixmul.cpp:60]   --->   Operation 1150 'mul' 'mul_ln60_305' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1151 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_267)   --->   "%mul_ln60_306 = mul i16 %sext_ln60_58, %sext_ln60_98" [matrixmul.cpp:60]   --->   Operation 1151 'mul' 'mul_ln60_306' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1152 [1/1] (1.69ns)   --->   "%mul_ln60_307 = mul i16 %sext_ln60_59, %sext_ln60_99" [matrixmul.cpp:60]   --->   Operation 1152 'mul' 'mul_ln60_307' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1153 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_269)   --->   "%mul_ln60_308 = mul i16 %sext_ln60_60, %sext_ln60_100" [matrixmul.cpp:60]   --->   Operation 1153 'mul' 'mul_ln60_308' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1154 [1/1] (1.69ns)   --->   "%mul_ln60_309 = mul i16 %sext_ln60_61, %sext_ln60_101" [matrixmul.cpp:60]   --->   Operation 1154 'mul' 'mul_ln60_309' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1155 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_270)   --->   "%mul_ln60_310 = mul i16 %sext_ln60_62, %sext_ln60_102" [matrixmul.cpp:60]   --->   Operation 1155 'mul' 'mul_ln60_310' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1156 [1/1] (1.69ns)   --->   "%mul_ln60_311 = mul i16 %sext_ln60_63, %sext_ln60_103" [matrixmul.cpp:60]   --->   Operation 1156 'mul' 'mul_ln60_311' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1157 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_266 = add i16 %mul_ln60_304, %mul_ln60_305" [matrixmul.cpp:60]   --->   Operation 1157 'add' 'add_ln60_266' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1158 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_267 = add i16 %mul_ln60_307, %mul_ln60_306" [matrixmul.cpp:60]   --->   Operation 1158 'add' 'add_ln60_267' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1159 [1/1] (1.12ns)   --->   "%add_ln60_268 = add i16 %add_ln60_266, %add_ln60_267" [matrixmul.cpp:60]   --->   Operation 1159 'add' 'add_ln60_268' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1160 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_269 = add i16 %mul_ln60_309, %mul_ln60_308" [matrixmul.cpp:60]   --->   Operation 1160 'add' 'add_ln60_269' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1161 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_270 = add i16 %mul_ln60_311, %mul_ln60_310" [matrixmul.cpp:60]   --->   Operation 1161 'add' 'add_ln60_270' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_271 = add i16 %add_ln60_269, %add_ln60_270" [matrixmul.cpp:60]   --->   Operation 1162 'add' 'add_ln60_271' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1163 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_272 = add i16 %add_ln60_268, %add_ln60_271" [matrixmul.cpp:60]   --->   Operation 1163 'add' 'add_ln60_272' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1164 [1/1] (1.69ns)   --->   "%mul_ln60_312 = mul i16 %sext_ln60_64, %sext_ln60_96" [matrixmul.cpp:60]   --->   Operation 1164 'mul' 'mul_ln60_312' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1165 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_273)   --->   "%mul_ln60_313 = mul i16 %sext_ln60_65, %sext_ln60_97" [matrixmul.cpp:60]   --->   Operation 1165 'mul' 'mul_ln60_313' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1166 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_274)   --->   "%mul_ln60_314 = mul i16 %sext_ln60_66, %sext_ln60_98" [matrixmul.cpp:60]   --->   Operation 1166 'mul' 'mul_ln60_314' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1167 [1/1] (1.69ns)   --->   "%mul_ln60_315 = mul i16 %sext_ln60_67, %sext_ln60_99" [matrixmul.cpp:60]   --->   Operation 1167 'mul' 'mul_ln60_315' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1168 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_276)   --->   "%mul_ln60_316 = mul i16 %sext_ln60_68, %sext_ln60_100" [matrixmul.cpp:60]   --->   Operation 1168 'mul' 'mul_ln60_316' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1169 [1/1] (1.69ns)   --->   "%mul_ln60_317 = mul i16 %sext_ln60_69, %sext_ln60_101" [matrixmul.cpp:60]   --->   Operation 1169 'mul' 'mul_ln60_317' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1170 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_277)   --->   "%mul_ln60_318 = mul i16 %sext_ln60_70, %sext_ln60_102" [matrixmul.cpp:60]   --->   Operation 1170 'mul' 'mul_ln60_318' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1171 [1/1] (1.69ns)   --->   "%mul_ln60_319 = mul i16 %sext_ln60_71, %sext_ln60_103" [matrixmul.cpp:60]   --->   Operation 1171 'mul' 'mul_ln60_319' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1172 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_273 = add i16 %mul_ln60_312, %mul_ln60_313" [matrixmul.cpp:60]   --->   Operation 1172 'add' 'add_ln60_273' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1173 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_274 = add i16 %mul_ln60_315, %mul_ln60_314" [matrixmul.cpp:60]   --->   Operation 1173 'add' 'add_ln60_274' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1174 [1/1] (1.12ns)   --->   "%add_ln60_275 = add i16 %add_ln60_273, %add_ln60_274" [matrixmul.cpp:60]   --->   Operation 1174 'add' 'add_ln60_275' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1175 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_276 = add i16 %mul_ln60_317, %mul_ln60_316" [matrixmul.cpp:60]   --->   Operation 1175 'add' 'add_ln60_276' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1176 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_277 = add i16 %mul_ln60_319, %mul_ln60_318" [matrixmul.cpp:60]   --->   Operation 1176 'add' 'add_ln60_277' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_278 = add i16 %add_ln60_276, %add_ln60_277" [matrixmul.cpp:60]   --->   Operation 1177 'add' 'add_ln60_278' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1178 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_279 = add i16 %add_ln60_275, %add_ln60_278" [matrixmul.cpp:60]   --->   Operation 1178 'add' 'add_ln60_279' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1179 [1/2] (0.73ns)   --->   "%b_load_42 = load i16* %b_addr_14, align 2" [matrixmul.cpp:60]   --->   Operation 1179 'load' 'b_load_42' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln60_70 = trunc i16 %b_load_42 to i8" [matrixmul.cpp:60]   --->   Operation 1180 'trunc' 'trunc_ln60_70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1181 [1/2] (0.73ns)   --->   "%b_load_43 = load i16* %b_addr_15, align 2" [matrixmul.cpp:60]   --->   Operation 1181 'load' 'b_load_43' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln60_71 = trunc i16 %b_load_43 to i8" [matrixmul.cpp:60]   --->   Operation 1182 'trunc' 'trunc_ln60_71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_42, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1183 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_43, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1184 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1185 [2/2] (0.73ns)   --->   "%b_load_44 = load i16* %b_addr_16, align 2" [matrixmul.cpp:60]   --->   Operation 1185 'load' 'b_load_44' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1186 [2/2] (0.73ns)   --->   "%b_load_45 = load i16* %b_addr_17, align 2" [matrixmul.cpp:60]   --->   Operation 1186 'load' 'b_load_45' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 5.85>
ST_24 : Operation 1187 [1/1] (0.00ns)   --->   "%res_addr_38 = getelementptr [64 x i16]* %res, i64 0, i64 38" [matrixmul.cpp:57]   --->   Operation 1187 'getelementptr' 'res_addr_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1188 [1/1] (0.00ns)   --->   "%res_addr_39 = getelementptr [64 x i16]* %res, i64 0, i64 39" [matrixmul.cpp:57]   --->   Operation 1188 'getelementptr' 'res_addr_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1189 [1/1] (1.29ns)   --->   "store i16 %add_ln60_272, i16* %res_addr_38, align 2" [matrixmul.cpp:60]   --->   Operation 1189 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1190 [1/1] (1.29ns)   --->   "store i16 %add_ln60_279, i16* %res_addr_39, align 2" [matrixmul.cpp:60]   --->   Operation 1190 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln60_104 = sext i8 %trunc_ln60_52 to i16" [matrixmul.cpp:60]   --->   Operation 1191 'sext' 'sext_ln60_104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1192 [1/1] (1.69ns)   --->   "%mul_ln60_320 = mul i16 %sext_ln60_1, %sext_ln60_104" [matrixmul.cpp:60]   --->   Operation 1192 'mul' 'mul_ln60_320' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln60_105 = sext i8 %trunc_ln60_53 to i16" [matrixmul.cpp:60]   --->   Operation 1193 'sext' 'sext_ln60_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1194 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_280)   --->   "%mul_ln60_321 = mul i16 %sext_ln60_3, %sext_ln60_105" [matrixmul.cpp:60]   --->   Operation 1194 'mul' 'mul_ln60_321' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln60_106 = sext i8 %trunc_ln60_54 to i16" [matrixmul.cpp:60]   --->   Operation 1195 'sext' 'sext_ln60_106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1196 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_281)   --->   "%mul_ln60_322 = mul i16 %sext_ln60_5, %sext_ln60_106" [matrixmul.cpp:60]   --->   Operation 1196 'mul' 'mul_ln60_322' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln60_107 = sext i8 %trunc_ln60_55 to i16" [matrixmul.cpp:60]   --->   Operation 1197 'sext' 'sext_ln60_107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1198 [1/1] (1.69ns)   --->   "%mul_ln60_323 = mul i16 %sext_ln60_7, %sext_ln60_107" [matrixmul.cpp:60]   --->   Operation 1198 'mul' 'mul_ln60_323' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln60_108 = sext i8 %tmp_52 to i16" [matrixmul.cpp:60]   --->   Operation 1199 'sext' 'sext_ln60_108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1200 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_283)   --->   "%mul_ln60_324 = mul i16 %sext_ln60_9, %sext_ln60_108" [matrixmul.cpp:60]   --->   Operation 1200 'mul' 'mul_ln60_324' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln60_109 = sext i8 %tmp_53 to i16" [matrixmul.cpp:60]   --->   Operation 1201 'sext' 'sext_ln60_109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1202 [1/1] (1.69ns)   --->   "%mul_ln60_325 = mul i16 %sext_ln60_11, %sext_ln60_109" [matrixmul.cpp:60]   --->   Operation 1202 'mul' 'mul_ln60_325' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln60_110 = sext i8 %tmp_54 to i16" [matrixmul.cpp:60]   --->   Operation 1203 'sext' 'sext_ln60_110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1204 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_284)   --->   "%mul_ln60_326 = mul i16 %sext_ln60_13, %sext_ln60_110" [matrixmul.cpp:60]   --->   Operation 1204 'mul' 'mul_ln60_326' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln60_111 = sext i8 %tmp_55 to i16" [matrixmul.cpp:60]   --->   Operation 1205 'sext' 'sext_ln60_111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1206 [1/1] (1.69ns)   --->   "%mul_ln60_327 = mul i16 %sext_ln60_15, %sext_ln60_111" [matrixmul.cpp:60]   --->   Operation 1206 'mul' 'mul_ln60_327' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1207 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_280 = add i16 %mul_ln60_320, %mul_ln60_321" [matrixmul.cpp:60]   --->   Operation 1207 'add' 'add_ln60_280' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1208 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_281 = add i16 %mul_ln60_323, %mul_ln60_322" [matrixmul.cpp:60]   --->   Operation 1208 'add' 'add_ln60_281' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1209 [1/1] (1.12ns)   --->   "%add_ln60_282 = add i16 %add_ln60_280, %add_ln60_281" [matrixmul.cpp:60]   --->   Operation 1209 'add' 'add_ln60_282' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1210 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_283 = add i16 %mul_ln60_325, %mul_ln60_324" [matrixmul.cpp:60]   --->   Operation 1210 'add' 'add_ln60_283' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1211 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_284 = add i16 %mul_ln60_327, %mul_ln60_326" [matrixmul.cpp:60]   --->   Operation 1211 'add' 'add_ln60_284' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_285 = add i16 %add_ln60_283, %add_ln60_284" [matrixmul.cpp:60]   --->   Operation 1212 'add' 'add_ln60_285' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1213 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_286 = add i16 %add_ln60_282, %add_ln60_285" [matrixmul.cpp:60]   --->   Operation 1213 'add' 'add_ln60_286' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1214 [1/1] (1.69ns)   --->   "%mul_ln60_328 = mul i16 %sext_ln60_16, %sext_ln60_104" [matrixmul.cpp:60]   --->   Operation 1214 'mul' 'mul_ln60_328' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1215 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_287)   --->   "%mul_ln60_329 = mul i16 %sext_ln60_17, %sext_ln60_105" [matrixmul.cpp:60]   --->   Operation 1215 'mul' 'mul_ln60_329' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1216 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_288)   --->   "%mul_ln60_330 = mul i16 %sext_ln60_18, %sext_ln60_106" [matrixmul.cpp:60]   --->   Operation 1216 'mul' 'mul_ln60_330' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1217 [1/1] (1.69ns)   --->   "%mul_ln60_331 = mul i16 %sext_ln60_19, %sext_ln60_107" [matrixmul.cpp:60]   --->   Operation 1217 'mul' 'mul_ln60_331' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1218 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_290)   --->   "%mul_ln60_332 = mul i16 %sext_ln60_20, %sext_ln60_108" [matrixmul.cpp:60]   --->   Operation 1218 'mul' 'mul_ln60_332' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1219 [1/1] (1.69ns)   --->   "%mul_ln60_333 = mul i16 %sext_ln60_21, %sext_ln60_109" [matrixmul.cpp:60]   --->   Operation 1219 'mul' 'mul_ln60_333' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1220 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_291)   --->   "%mul_ln60_334 = mul i16 %sext_ln60_22, %sext_ln60_110" [matrixmul.cpp:60]   --->   Operation 1220 'mul' 'mul_ln60_334' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1221 [1/1] (1.69ns)   --->   "%mul_ln60_335 = mul i16 %sext_ln60_23, %sext_ln60_111" [matrixmul.cpp:60]   --->   Operation 1221 'mul' 'mul_ln60_335' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1222 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_287 = add i16 %mul_ln60_328, %mul_ln60_329" [matrixmul.cpp:60]   --->   Operation 1222 'add' 'add_ln60_287' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1223 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_288 = add i16 %mul_ln60_331, %mul_ln60_330" [matrixmul.cpp:60]   --->   Operation 1223 'add' 'add_ln60_288' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1224 [1/1] (1.12ns)   --->   "%add_ln60_289 = add i16 %add_ln60_287, %add_ln60_288" [matrixmul.cpp:60]   --->   Operation 1224 'add' 'add_ln60_289' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1225 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_290 = add i16 %mul_ln60_333, %mul_ln60_332" [matrixmul.cpp:60]   --->   Operation 1225 'add' 'add_ln60_290' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1226 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_291 = add i16 %mul_ln60_335, %mul_ln60_334" [matrixmul.cpp:60]   --->   Operation 1226 'add' 'add_ln60_291' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_292 = add i16 %add_ln60_290, %add_ln60_291" [matrixmul.cpp:60]   --->   Operation 1227 'add' 'add_ln60_292' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1228 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_293 = add i16 %add_ln60_289, %add_ln60_292" [matrixmul.cpp:60]   --->   Operation 1228 'add' 'add_ln60_293' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1229 [1/2] (0.73ns)   --->   "%b_load_44 = load i16* %b_addr_16, align 2" [matrixmul.cpp:60]   --->   Operation 1229 'load' 'b_load_44' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln60_72 = trunc i16 %b_load_44 to i8" [matrixmul.cpp:60]   --->   Operation 1230 'trunc' 'trunc_ln60_72' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1231 [1/2] (0.73ns)   --->   "%b_load_45 = load i16* %b_addr_17, align 2" [matrixmul.cpp:60]   --->   Operation 1231 'load' 'b_load_45' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln60_73 = trunc i16 %b_load_45 to i8" [matrixmul.cpp:60]   --->   Operation 1232 'trunc' 'trunc_ln60_73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1233 [2/2] (0.73ns)   --->   "%b_load_46 = load i16* %b_addr_18, align 2" [matrixmul.cpp:60]   --->   Operation 1233 'load' 'b_load_46' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1234 [2/2] (0.73ns)   --->   "%b_load_47 = load i16* %b_addr_19, align 2" [matrixmul.cpp:60]   --->   Operation 1234 'load' 'b_load_47' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_44, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1235 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_45, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1236 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.85>
ST_25 : Operation 1237 [1/1] (0.00ns)   --->   "%res_addr_40 = getelementptr [64 x i16]* %res, i64 0, i64 40" [matrixmul.cpp:57]   --->   Operation 1237 'getelementptr' 'res_addr_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1238 [1/1] (0.00ns)   --->   "%res_addr_41 = getelementptr [64 x i16]* %res, i64 0, i64 41" [matrixmul.cpp:57]   --->   Operation 1238 'getelementptr' 'res_addr_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1239 [1/1] (1.29ns)   --->   "store i16 %add_ln60_286, i16* %res_addr_40, align 2" [matrixmul.cpp:60]   --->   Operation 1239 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1240 [1/1] (1.29ns)   --->   "store i16 %add_ln60_293, i16* %res_addr_41, align 2" [matrixmul.cpp:60]   --->   Operation 1240 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1241 [1/1] (1.69ns)   --->   "%mul_ln60_336 = mul i16 %sext_ln60_24, %sext_ln60_104" [matrixmul.cpp:60]   --->   Operation 1241 'mul' 'mul_ln60_336' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1242 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_294)   --->   "%mul_ln60_337 = mul i16 %sext_ln60_25, %sext_ln60_105" [matrixmul.cpp:60]   --->   Operation 1242 'mul' 'mul_ln60_337' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1243 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_295)   --->   "%mul_ln60_338 = mul i16 %sext_ln60_26, %sext_ln60_106" [matrixmul.cpp:60]   --->   Operation 1243 'mul' 'mul_ln60_338' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1244 [1/1] (1.69ns)   --->   "%mul_ln60_339 = mul i16 %sext_ln60_27, %sext_ln60_107" [matrixmul.cpp:60]   --->   Operation 1244 'mul' 'mul_ln60_339' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1245 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_297)   --->   "%mul_ln60_340 = mul i16 %sext_ln60_28, %sext_ln60_108" [matrixmul.cpp:60]   --->   Operation 1245 'mul' 'mul_ln60_340' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1246 [1/1] (1.69ns)   --->   "%mul_ln60_341 = mul i16 %sext_ln60_29, %sext_ln60_109" [matrixmul.cpp:60]   --->   Operation 1246 'mul' 'mul_ln60_341' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1247 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_298)   --->   "%mul_ln60_342 = mul i16 %sext_ln60_30, %sext_ln60_110" [matrixmul.cpp:60]   --->   Operation 1247 'mul' 'mul_ln60_342' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1248 [1/1] (1.69ns)   --->   "%mul_ln60_343 = mul i16 %sext_ln60_31, %sext_ln60_111" [matrixmul.cpp:60]   --->   Operation 1248 'mul' 'mul_ln60_343' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1249 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_294 = add i16 %mul_ln60_336, %mul_ln60_337" [matrixmul.cpp:60]   --->   Operation 1249 'add' 'add_ln60_294' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1250 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_295 = add i16 %mul_ln60_339, %mul_ln60_338" [matrixmul.cpp:60]   --->   Operation 1250 'add' 'add_ln60_295' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1251 [1/1] (1.12ns)   --->   "%add_ln60_296 = add i16 %add_ln60_294, %add_ln60_295" [matrixmul.cpp:60]   --->   Operation 1251 'add' 'add_ln60_296' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1252 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_297 = add i16 %mul_ln60_341, %mul_ln60_340" [matrixmul.cpp:60]   --->   Operation 1252 'add' 'add_ln60_297' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1253 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_298 = add i16 %mul_ln60_343, %mul_ln60_342" [matrixmul.cpp:60]   --->   Operation 1253 'add' 'add_ln60_298' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_299 = add i16 %add_ln60_297, %add_ln60_298" [matrixmul.cpp:60]   --->   Operation 1254 'add' 'add_ln60_299' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1255 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_300 = add i16 %add_ln60_296, %add_ln60_299" [matrixmul.cpp:60]   --->   Operation 1255 'add' 'add_ln60_300' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1256 [1/1] (1.69ns)   --->   "%mul_ln60_344 = mul i16 %sext_ln60_32, %sext_ln60_104" [matrixmul.cpp:60]   --->   Operation 1256 'mul' 'mul_ln60_344' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1257 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_301)   --->   "%mul_ln60_345 = mul i16 %sext_ln60_33, %sext_ln60_105" [matrixmul.cpp:60]   --->   Operation 1257 'mul' 'mul_ln60_345' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1258 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_302)   --->   "%mul_ln60_346 = mul i16 %sext_ln60_34, %sext_ln60_106" [matrixmul.cpp:60]   --->   Operation 1258 'mul' 'mul_ln60_346' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1259 [1/1] (1.69ns)   --->   "%mul_ln60_347 = mul i16 %sext_ln60_35, %sext_ln60_107" [matrixmul.cpp:60]   --->   Operation 1259 'mul' 'mul_ln60_347' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1260 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_304)   --->   "%mul_ln60_348 = mul i16 %sext_ln60_36, %sext_ln60_108" [matrixmul.cpp:60]   --->   Operation 1260 'mul' 'mul_ln60_348' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1261 [1/1] (1.69ns)   --->   "%mul_ln60_349 = mul i16 %sext_ln60_37, %sext_ln60_109" [matrixmul.cpp:60]   --->   Operation 1261 'mul' 'mul_ln60_349' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1262 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_305)   --->   "%mul_ln60_350 = mul i16 %sext_ln60_38, %sext_ln60_110" [matrixmul.cpp:60]   --->   Operation 1262 'mul' 'mul_ln60_350' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1263 [1/1] (1.69ns)   --->   "%mul_ln60_351 = mul i16 %sext_ln60_39, %sext_ln60_111" [matrixmul.cpp:60]   --->   Operation 1263 'mul' 'mul_ln60_351' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1264 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_301 = add i16 %mul_ln60_344, %mul_ln60_345" [matrixmul.cpp:60]   --->   Operation 1264 'add' 'add_ln60_301' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1265 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_302 = add i16 %mul_ln60_347, %mul_ln60_346" [matrixmul.cpp:60]   --->   Operation 1265 'add' 'add_ln60_302' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1266 [1/1] (1.12ns)   --->   "%add_ln60_303 = add i16 %add_ln60_301, %add_ln60_302" [matrixmul.cpp:60]   --->   Operation 1266 'add' 'add_ln60_303' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1267 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_304 = add i16 %mul_ln60_349, %mul_ln60_348" [matrixmul.cpp:60]   --->   Operation 1267 'add' 'add_ln60_304' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1268 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_305 = add i16 %mul_ln60_351, %mul_ln60_350" [matrixmul.cpp:60]   --->   Operation 1268 'add' 'add_ln60_305' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_306 = add i16 %add_ln60_304, %add_ln60_305" [matrixmul.cpp:60]   --->   Operation 1269 'add' 'add_ln60_306' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1270 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_307 = add i16 %add_ln60_303, %add_ln60_306" [matrixmul.cpp:60]   --->   Operation 1270 'add' 'add_ln60_307' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1271 [1/2] (0.73ns)   --->   "%b_load_46 = load i16* %b_addr_18, align 2" [matrixmul.cpp:60]   --->   Operation 1271 'load' 'b_load_46' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1272 [1/1] (0.00ns)   --->   "%trunc_ln60_74 = trunc i16 %b_load_46 to i8" [matrixmul.cpp:60]   --->   Operation 1272 'trunc' 'trunc_ln60_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1273 [1/2] (0.73ns)   --->   "%b_load_47 = load i16* %b_addr_19, align 2" [matrixmul.cpp:60]   --->   Operation 1273 'load' 'b_load_47' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1274 [1/1] (0.00ns)   --->   "%trunc_ln60_75 = trunc i16 %b_load_47 to i8" [matrixmul.cpp:60]   --->   Operation 1274 'trunc' 'trunc_ln60_75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_46, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1275 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_47, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1276 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1277 [2/2] (0.73ns)   --->   "%b_load_48 = load i16* %b_addr_20, align 2" [matrixmul.cpp:60]   --->   Operation 1277 'load' 'b_load_48' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1278 [2/2] (0.73ns)   --->   "%b_load_49 = load i16* %b_addr_21, align 2" [matrixmul.cpp:60]   --->   Operation 1278 'load' 'b_load_49' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 5.85>
ST_26 : Operation 1279 [1/1] (0.00ns)   --->   "%res_addr_42 = getelementptr [64 x i16]* %res, i64 0, i64 42" [matrixmul.cpp:57]   --->   Operation 1279 'getelementptr' 'res_addr_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1280 [1/1] (0.00ns)   --->   "%res_addr_43 = getelementptr [64 x i16]* %res, i64 0, i64 43" [matrixmul.cpp:57]   --->   Operation 1280 'getelementptr' 'res_addr_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1281 [1/1] (1.29ns)   --->   "store i16 %add_ln60_300, i16* %res_addr_42, align 2" [matrixmul.cpp:60]   --->   Operation 1281 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1282 [1/1] (1.29ns)   --->   "store i16 %add_ln60_307, i16* %res_addr_43, align 2" [matrixmul.cpp:60]   --->   Operation 1282 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1283 [1/1] (1.69ns)   --->   "%mul_ln60_352 = mul i16 %sext_ln60_40, %sext_ln60_104" [matrixmul.cpp:60]   --->   Operation 1283 'mul' 'mul_ln60_352' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1284 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_308)   --->   "%mul_ln60_353 = mul i16 %sext_ln60_41, %sext_ln60_105" [matrixmul.cpp:60]   --->   Operation 1284 'mul' 'mul_ln60_353' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1285 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_309)   --->   "%mul_ln60_354 = mul i16 %sext_ln60_42, %sext_ln60_106" [matrixmul.cpp:60]   --->   Operation 1285 'mul' 'mul_ln60_354' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1286 [1/1] (1.69ns)   --->   "%mul_ln60_355 = mul i16 %sext_ln60_43, %sext_ln60_107" [matrixmul.cpp:60]   --->   Operation 1286 'mul' 'mul_ln60_355' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1287 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_311)   --->   "%mul_ln60_356 = mul i16 %sext_ln60_44, %sext_ln60_108" [matrixmul.cpp:60]   --->   Operation 1287 'mul' 'mul_ln60_356' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1288 [1/1] (1.69ns)   --->   "%mul_ln60_357 = mul i16 %sext_ln60_45, %sext_ln60_109" [matrixmul.cpp:60]   --->   Operation 1288 'mul' 'mul_ln60_357' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1289 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_312)   --->   "%mul_ln60_358 = mul i16 %sext_ln60_46, %sext_ln60_110" [matrixmul.cpp:60]   --->   Operation 1289 'mul' 'mul_ln60_358' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1290 [1/1] (1.69ns)   --->   "%mul_ln60_359 = mul i16 %sext_ln60_47, %sext_ln60_111" [matrixmul.cpp:60]   --->   Operation 1290 'mul' 'mul_ln60_359' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1291 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_308 = add i16 %mul_ln60_352, %mul_ln60_353" [matrixmul.cpp:60]   --->   Operation 1291 'add' 'add_ln60_308' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1292 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_309 = add i16 %mul_ln60_355, %mul_ln60_354" [matrixmul.cpp:60]   --->   Operation 1292 'add' 'add_ln60_309' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1293 [1/1] (1.12ns)   --->   "%add_ln60_310 = add i16 %add_ln60_308, %add_ln60_309" [matrixmul.cpp:60]   --->   Operation 1293 'add' 'add_ln60_310' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1294 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_311 = add i16 %mul_ln60_357, %mul_ln60_356" [matrixmul.cpp:60]   --->   Operation 1294 'add' 'add_ln60_311' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1295 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_312 = add i16 %mul_ln60_359, %mul_ln60_358" [matrixmul.cpp:60]   --->   Operation 1295 'add' 'add_ln60_312' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_313 = add i16 %add_ln60_311, %add_ln60_312" [matrixmul.cpp:60]   --->   Operation 1296 'add' 'add_ln60_313' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1297 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_314 = add i16 %add_ln60_310, %add_ln60_313" [matrixmul.cpp:60]   --->   Operation 1297 'add' 'add_ln60_314' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1298 [1/1] (1.69ns)   --->   "%mul_ln60_360 = mul i16 %sext_ln60_48, %sext_ln60_104" [matrixmul.cpp:60]   --->   Operation 1298 'mul' 'mul_ln60_360' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1299 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_315)   --->   "%mul_ln60_361 = mul i16 %sext_ln60_49, %sext_ln60_105" [matrixmul.cpp:60]   --->   Operation 1299 'mul' 'mul_ln60_361' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1300 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_316)   --->   "%mul_ln60_362 = mul i16 %sext_ln60_50, %sext_ln60_106" [matrixmul.cpp:60]   --->   Operation 1300 'mul' 'mul_ln60_362' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1301 [1/1] (1.69ns)   --->   "%mul_ln60_363 = mul i16 %sext_ln60_51, %sext_ln60_107" [matrixmul.cpp:60]   --->   Operation 1301 'mul' 'mul_ln60_363' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1302 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_318)   --->   "%mul_ln60_364 = mul i16 %sext_ln60_52, %sext_ln60_108" [matrixmul.cpp:60]   --->   Operation 1302 'mul' 'mul_ln60_364' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1303 [1/1] (1.69ns)   --->   "%mul_ln60_365 = mul i16 %sext_ln60_53, %sext_ln60_109" [matrixmul.cpp:60]   --->   Operation 1303 'mul' 'mul_ln60_365' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1304 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_319)   --->   "%mul_ln60_366 = mul i16 %sext_ln60_54, %sext_ln60_110" [matrixmul.cpp:60]   --->   Operation 1304 'mul' 'mul_ln60_366' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1305 [1/1] (1.69ns)   --->   "%mul_ln60_367 = mul i16 %sext_ln60_55, %sext_ln60_111" [matrixmul.cpp:60]   --->   Operation 1305 'mul' 'mul_ln60_367' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1306 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_315 = add i16 %mul_ln60_360, %mul_ln60_361" [matrixmul.cpp:60]   --->   Operation 1306 'add' 'add_ln60_315' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1307 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_316 = add i16 %mul_ln60_363, %mul_ln60_362" [matrixmul.cpp:60]   --->   Operation 1307 'add' 'add_ln60_316' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1308 [1/1] (1.12ns)   --->   "%add_ln60_317 = add i16 %add_ln60_315, %add_ln60_316" [matrixmul.cpp:60]   --->   Operation 1308 'add' 'add_ln60_317' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1309 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_318 = add i16 %mul_ln60_365, %mul_ln60_364" [matrixmul.cpp:60]   --->   Operation 1309 'add' 'add_ln60_318' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1310 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_319 = add i16 %mul_ln60_367, %mul_ln60_366" [matrixmul.cpp:60]   --->   Operation 1310 'add' 'add_ln60_319' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_320 = add i16 %add_ln60_318, %add_ln60_319" [matrixmul.cpp:60]   --->   Operation 1311 'add' 'add_ln60_320' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1312 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_321 = add i16 %add_ln60_317, %add_ln60_320" [matrixmul.cpp:60]   --->   Operation 1312 'add' 'add_ln60_321' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1313 [1/2] (0.73ns)   --->   "%b_load_48 = load i16* %b_addr_20, align 2" [matrixmul.cpp:60]   --->   Operation 1313 'load' 'b_load_48' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln60_76 = trunc i16 %b_load_48 to i8" [matrixmul.cpp:60]   --->   Operation 1314 'trunc' 'trunc_ln60_76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1315 [1/2] (0.73ns)   --->   "%b_load_49 = load i16* %b_addr_21, align 2" [matrixmul.cpp:60]   --->   Operation 1315 'load' 'b_load_49' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln60_77 = trunc i16 %b_load_49 to i8" [matrixmul.cpp:60]   --->   Operation 1316 'trunc' 'trunc_ln60_77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1317 [2/2] (0.73ns)   --->   "%b_load_50 = load i16* %b_addr_22, align 2" [matrixmul.cpp:60]   --->   Operation 1317 'load' 'b_load_50' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1318 [2/2] (0.73ns)   --->   "%b_load_51 = load i16* %b_addr_23, align 2" [matrixmul.cpp:60]   --->   Operation 1318 'load' 'b_load_51' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_48, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1319 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_49, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1320 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 5.85>
ST_27 : Operation 1321 [1/1] (0.00ns)   --->   "%res_addr_44 = getelementptr [64 x i16]* %res, i64 0, i64 44" [matrixmul.cpp:57]   --->   Operation 1321 'getelementptr' 'res_addr_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1322 [1/1] (0.00ns)   --->   "%res_addr_45 = getelementptr [64 x i16]* %res, i64 0, i64 45" [matrixmul.cpp:57]   --->   Operation 1322 'getelementptr' 'res_addr_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1323 [1/1] (1.29ns)   --->   "store i16 %add_ln60_314, i16* %res_addr_44, align 2" [matrixmul.cpp:60]   --->   Operation 1323 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1324 [1/1] (1.29ns)   --->   "store i16 %add_ln60_321, i16* %res_addr_45, align 2" [matrixmul.cpp:60]   --->   Operation 1324 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1325 [1/1] (1.69ns)   --->   "%mul_ln60_368 = mul i16 %sext_ln60_56, %sext_ln60_104" [matrixmul.cpp:60]   --->   Operation 1325 'mul' 'mul_ln60_368' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1326 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_322)   --->   "%mul_ln60_369 = mul i16 %sext_ln60_57, %sext_ln60_105" [matrixmul.cpp:60]   --->   Operation 1326 'mul' 'mul_ln60_369' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1327 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_323)   --->   "%mul_ln60_370 = mul i16 %sext_ln60_58, %sext_ln60_106" [matrixmul.cpp:60]   --->   Operation 1327 'mul' 'mul_ln60_370' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1328 [1/1] (1.69ns)   --->   "%mul_ln60_371 = mul i16 %sext_ln60_59, %sext_ln60_107" [matrixmul.cpp:60]   --->   Operation 1328 'mul' 'mul_ln60_371' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1329 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_325)   --->   "%mul_ln60_372 = mul i16 %sext_ln60_60, %sext_ln60_108" [matrixmul.cpp:60]   --->   Operation 1329 'mul' 'mul_ln60_372' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1330 [1/1] (1.69ns)   --->   "%mul_ln60_373 = mul i16 %sext_ln60_61, %sext_ln60_109" [matrixmul.cpp:60]   --->   Operation 1330 'mul' 'mul_ln60_373' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1331 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_326)   --->   "%mul_ln60_374 = mul i16 %sext_ln60_62, %sext_ln60_110" [matrixmul.cpp:60]   --->   Operation 1331 'mul' 'mul_ln60_374' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1332 [1/1] (1.69ns)   --->   "%mul_ln60_375 = mul i16 %sext_ln60_63, %sext_ln60_111" [matrixmul.cpp:60]   --->   Operation 1332 'mul' 'mul_ln60_375' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1333 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_322 = add i16 %mul_ln60_368, %mul_ln60_369" [matrixmul.cpp:60]   --->   Operation 1333 'add' 'add_ln60_322' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1334 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_323 = add i16 %mul_ln60_371, %mul_ln60_370" [matrixmul.cpp:60]   --->   Operation 1334 'add' 'add_ln60_323' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1335 [1/1] (1.12ns)   --->   "%add_ln60_324 = add i16 %add_ln60_322, %add_ln60_323" [matrixmul.cpp:60]   --->   Operation 1335 'add' 'add_ln60_324' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1336 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_325 = add i16 %mul_ln60_373, %mul_ln60_372" [matrixmul.cpp:60]   --->   Operation 1336 'add' 'add_ln60_325' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1337 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_326 = add i16 %mul_ln60_375, %mul_ln60_374" [matrixmul.cpp:60]   --->   Operation 1337 'add' 'add_ln60_326' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_327 = add i16 %add_ln60_325, %add_ln60_326" [matrixmul.cpp:60]   --->   Operation 1338 'add' 'add_ln60_327' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1339 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_328 = add i16 %add_ln60_324, %add_ln60_327" [matrixmul.cpp:60]   --->   Operation 1339 'add' 'add_ln60_328' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1340 [1/1] (1.69ns)   --->   "%mul_ln60_376 = mul i16 %sext_ln60_64, %sext_ln60_104" [matrixmul.cpp:60]   --->   Operation 1340 'mul' 'mul_ln60_376' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1341 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_329)   --->   "%mul_ln60_377 = mul i16 %sext_ln60_65, %sext_ln60_105" [matrixmul.cpp:60]   --->   Operation 1341 'mul' 'mul_ln60_377' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1342 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_330)   --->   "%mul_ln60_378 = mul i16 %sext_ln60_66, %sext_ln60_106" [matrixmul.cpp:60]   --->   Operation 1342 'mul' 'mul_ln60_378' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1343 [1/1] (1.69ns)   --->   "%mul_ln60_379 = mul i16 %sext_ln60_67, %sext_ln60_107" [matrixmul.cpp:60]   --->   Operation 1343 'mul' 'mul_ln60_379' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1344 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_332)   --->   "%mul_ln60_380 = mul i16 %sext_ln60_68, %sext_ln60_108" [matrixmul.cpp:60]   --->   Operation 1344 'mul' 'mul_ln60_380' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1345 [1/1] (1.69ns)   --->   "%mul_ln60_381 = mul i16 %sext_ln60_69, %sext_ln60_109" [matrixmul.cpp:60]   --->   Operation 1345 'mul' 'mul_ln60_381' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1346 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_333)   --->   "%mul_ln60_382 = mul i16 %sext_ln60_70, %sext_ln60_110" [matrixmul.cpp:60]   --->   Operation 1346 'mul' 'mul_ln60_382' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1347 [1/1] (1.69ns)   --->   "%mul_ln60_383 = mul i16 %sext_ln60_71, %sext_ln60_111" [matrixmul.cpp:60]   --->   Operation 1347 'mul' 'mul_ln60_383' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1348 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_329 = add i16 %mul_ln60_376, %mul_ln60_377" [matrixmul.cpp:60]   --->   Operation 1348 'add' 'add_ln60_329' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1349 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_330 = add i16 %mul_ln60_379, %mul_ln60_378" [matrixmul.cpp:60]   --->   Operation 1349 'add' 'add_ln60_330' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1350 [1/1] (1.12ns)   --->   "%add_ln60_331 = add i16 %add_ln60_329, %add_ln60_330" [matrixmul.cpp:60]   --->   Operation 1350 'add' 'add_ln60_331' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1351 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_332 = add i16 %mul_ln60_381, %mul_ln60_380" [matrixmul.cpp:60]   --->   Operation 1351 'add' 'add_ln60_332' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1352 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_333 = add i16 %mul_ln60_383, %mul_ln60_382" [matrixmul.cpp:60]   --->   Operation 1352 'add' 'add_ln60_333' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_334 = add i16 %add_ln60_332, %add_ln60_333" [matrixmul.cpp:60]   --->   Operation 1353 'add' 'add_ln60_334' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1354 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_335 = add i16 %add_ln60_331, %add_ln60_334" [matrixmul.cpp:60]   --->   Operation 1354 'add' 'add_ln60_335' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1355 [1/2] (0.73ns)   --->   "%b_load_50 = load i16* %b_addr_22, align 2" [matrixmul.cpp:60]   --->   Operation 1355 'load' 'b_load_50' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln60_78 = trunc i16 %b_load_50 to i8" [matrixmul.cpp:60]   --->   Operation 1356 'trunc' 'trunc_ln60_78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1357 [1/2] (0.73ns)   --->   "%b_load_51 = load i16* %b_addr_23, align 2" [matrixmul.cpp:60]   --->   Operation 1357 'load' 'b_load_51' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1358 [1/1] (0.00ns)   --->   "%trunc_ln60_79 = trunc i16 %b_load_51 to i8" [matrixmul.cpp:60]   --->   Operation 1358 'trunc' 'trunc_ln60_79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_50, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1359 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_51, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1360 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1361 [2/2] (0.73ns)   --->   "%b_load_52 = load i16* %b_addr_24, align 2" [matrixmul.cpp:60]   --->   Operation 1361 'load' 'b_load_52' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1362 [2/2] (0.73ns)   --->   "%b_load_53 = load i16* %b_addr_25, align 2" [matrixmul.cpp:60]   --->   Operation 1362 'load' 'b_load_53' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 5.85>
ST_28 : Operation 1363 [1/1] (0.00ns)   --->   "%res_addr_46 = getelementptr [64 x i16]* %res, i64 0, i64 46" [matrixmul.cpp:57]   --->   Operation 1363 'getelementptr' 'res_addr_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1364 [1/1] (0.00ns)   --->   "%res_addr_47 = getelementptr [64 x i16]* %res, i64 0, i64 47" [matrixmul.cpp:57]   --->   Operation 1364 'getelementptr' 'res_addr_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1365 [1/1] (1.29ns)   --->   "store i16 %add_ln60_328, i16* %res_addr_46, align 2" [matrixmul.cpp:60]   --->   Operation 1365 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1366 [1/1] (1.29ns)   --->   "store i16 %add_ln60_335, i16* %res_addr_47, align 2" [matrixmul.cpp:60]   --->   Operation 1366 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln60_112 = sext i8 %trunc_ln60_56 to i16" [matrixmul.cpp:60]   --->   Operation 1367 'sext' 'sext_ln60_112' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1368 [1/1] (1.69ns)   --->   "%mul_ln60_384 = mul i16 %sext_ln60_1, %sext_ln60_112" [matrixmul.cpp:60]   --->   Operation 1368 'mul' 'mul_ln60_384' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln60_113 = sext i8 %trunc_ln60_57 to i16" [matrixmul.cpp:60]   --->   Operation 1369 'sext' 'sext_ln60_113' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1370 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_336)   --->   "%mul_ln60_385 = mul i16 %sext_ln60_3, %sext_ln60_113" [matrixmul.cpp:60]   --->   Operation 1370 'mul' 'mul_ln60_385' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln60_114 = sext i8 %trunc_ln60_58 to i16" [matrixmul.cpp:60]   --->   Operation 1371 'sext' 'sext_ln60_114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1372 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_337)   --->   "%mul_ln60_386 = mul i16 %sext_ln60_5, %sext_ln60_114" [matrixmul.cpp:60]   --->   Operation 1372 'mul' 'mul_ln60_386' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln60_115 = sext i8 %trunc_ln60_59 to i16" [matrixmul.cpp:60]   --->   Operation 1373 'sext' 'sext_ln60_115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1374 [1/1] (1.69ns)   --->   "%mul_ln60_387 = mul i16 %sext_ln60_7, %sext_ln60_115" [matrixmul.cpp:60]   --->   Operation 1374 'mul' 'mul_ln60_387' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln60_116 = sext i8 %tmp_56 to i16" [matrixmul.cpp:60]   --->   Operation 1375 'sext' 'sext_ln60_116' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1376 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_339)   --->   "%mul_ln60_388 = mul i16 %sext_ln60_9, %sext_ln60_116" [matrixmul.cpp:60]   --->   Operation 1376 'mul' 'mul_ln60_388' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln60_117 = sext i8 %tmp_57 to i16" [matrixmul.cpp:60]   --->   Operation 1377 'sext' 'sext_ln60_117' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1378 [1/1] (1.69ns)   --->   "%mul_ln60_389 = mul i16 %sext_ln60_11, %sext_ln60_117" [matrixmul.cpp:60]   --->   Operation 1378 'mul' 'mul_ln60_389' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln60_118 = sext i8 %tmp_58 to i16" [matrixmul.cpp:60]   --->   Operation 1379 'sext' 'sext_ln60_118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1380 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_340)   --->   "%mul_ln60_390 = mul i16 %sext_ln60_13, %sext_ln60_118" [matrixmul.cpp:60]   --->   Operation 1380 'mul' 'mul_ln60_390' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln60_119 = sext i8 %tmp_59 to i16" [matrixmul.cpp:60]   --->   Operation 1381 'sext' 'sext_ln60_119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1382 [1/1] (1.69ns)   --->   "%mul_ln60_391 = mul i16 %sext_ln60_15, %sext_ln60_119" [matrixmul.cpp:60]   --->   Operation 1382 'mul' 'mul_ln60_391' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1383 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_336 = add i16 %mul_ln60_384, %mul_ln60_385" [matrixmul.cpp:60]   --->   Operation 1383 'add' 'add_ln60_336' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1384 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_337 = add i16 %mul_ln60_387, %mul_ln60_386" [matrixmul.cpp:60]   --->   Operation 1384 'add' 'add_ln60_337' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1385 [1/1] (1.12ns)   --->   "%add_ln60_338 = add i16 %add_ln60_336, %add_ln60_337" [matrixmul.cpp:60]   --->   Operation 1385 'add' 'add_ln60_338' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1386 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_339 = add i16 %mul_ln60_389, %mul_ln60_388" [matrixmul.cpp:60]   --->   Operation 1386 'add' 'add_ln60_339' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1387 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_340 = add i16 %mul_ln60_391, %mul_ln60_390" [matrixmul.cpp:60]   --->   Operation 1387 'add' 'add_ln60_340' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_341 = add i16 %add_ln60_339, %add_ln60_340" [matrixmul.cpp:60]   --->   Operation 1388 'add' 'add_ln60_341' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1389 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_342 = add i16 %add_ln60_338, %add_ln60_341" [matrixmul.cpp:60]   --->   Operation 1389 'add' 'add_ln60_342' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln60_120 = sext i8 %trunc_ln60_60 to i16" [matrixmul.cpp:60]   --->   Operation 1390 'sext' 'sext_ln60_120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1391 [1/1] (1.69ns)   --->   "%mul_ln60_392 = mul i16 %sext_ln60_120, %sext_ln60_112" [matrixmul.cpp:60]   --->   Operation 1391 'mul' 'mul_ln60_392' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln60_121 = sext i8 %trunc_ln60_61 to i16" [matrixmul.cpp:60]   --->   Operation 1392 'sext' 'sext_ln60_121' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1393 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_343)   --->   "%mul_ln60_393 = mul i16 %sext_ln60_121, %sext_ln60_113" [matrixmul.cpp:60]   --->   Operation 1393 'mul' 'mul_ln60_393' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln60_122 = sext i8 %trunc_ln60_62 to i16" [matrixmul.cpp:60]   --->   Operation 1394 'sext' 'sext_ln60_122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1395 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_344)   --->   "%mul_ln60_394 = mul i16 %sext_ln60_122, %sext_ln60_114" [matrixmul.cpp:60]   --->   Operation 1395 'mul' 'mul_ln60_394' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln60_123 = sext i8 %trunc_ln60_63 to i16" [matrixmul.cpp:60]   --->   Operation 1396 'sext' 'sext_ln60_123' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1397 [1/1] (1.69ns)   --->   "%mul_ln60_395 = mul i16 %sext_ln60_123, %sext_ln60_115" [matrixmul.cpp:60]   --->   Operation 1397 'mul' 'mul_ln60_395' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln60_124 = sext i8 %tmp_60 to i16" [matrixmul.cpp:60]   --->   Operation 1398 'sext' 'sext_ln60_124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1399 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_346)   --->   "%mul_ln60_396 = mul i16 %sext_ln60_124, %sext_ln60_116" [matrixmul.cpp:60]   --->   Operation 1399 'mul' 'mul_ln60_396' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln60_125 = sext i8 %tmp_61 to i16" [matrixmul.cpp:60]   --->   Operation 1400 'sext' 'sext_ln60_125' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1401 [1/1] (1.69ns)   --->   "%mul_ln60_397 = mul i16 %sext_ln60_125, %sext_ln60_117" [matrixmul.cpp:60]   --->   Operation 1401 'mul' 'mul_ln60_397' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln60_126 = sext i8 %tmp_62 to i16" [matrixmul.cpp:60]   --->   Operation 1402 'sext' 'sext_ln60_126' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1403 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_347)   --->   "%mul_ln60_398 = mul i16 %sext_ln60_126, %sext_ln60_118" [matrixmul.cpp:60]   --->   Operation 1403 'mul' 'mul_ln60_398' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln60_127 = sext i8 %tmp_63 to i16" [matrixmul.cpp:60]   --->   Operation 1404 'sext' 'sext_ln60_127' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1405 [1/1] (1.69ns)   --->   "%mul_ln60_399 = mul i16 %sext_ln60_127, %sext_ln60_119" [matrixmul.cpp:60]   --->   Operation 1405 'mul' 'mul_ln60_399' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1406 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_343 = add i16 %mul_ln60_392, %mul_ln60_393" [matrixmul.cpp:60]   --->   Operation 1406 'add' 'add_ln60_343' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1407 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_344 = add i16 %mul_ln60_395, %mul_ln60_394" [matrixmul.cpp:60]   --->   Operation 1407 'add' 'add_ln60_344' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1408 [1/1] (1.12ns)   --->   "%add_ln60_345 = add i16 %add_ln60_343, %add_ln60_344" [matrixmul.cpp:60]   --->   Operation 1408 'add' 'add_ln60_345' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1409 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_346 = add i16 %mul_ln60_397, %mul_ln60_396" [matrixmul.cpp:60]   --->   Operation 1409 'add' 'add_ln60_346' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1410 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_347 = add i16 %mul_ln60_399, %mul_ln60_398" [matrixmul.cpp:60]   --->   Operation 1410 'add' 'add_ln60_347' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_348 = add i16 %add_ln60_346, %add_ln60_347" [matrixmul.cpp:60]   --->   Operation 1411 'add' 'add_ln60_348' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1412 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_349 = add i16 %add_ln60_345, %add_ln60_348" [matrixmul.cpp:60]   --->   Operation 1412 'add' 'add_ln60_349' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1413 [1/2] (0.73ns)   --->   "%b_load_52 = load i16* %b_addr_24, align 2" [matrixmul.cpp:60]   --->   Operation 1413 'load' 'b_load_52' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln60_80 = trunc i16 %b_load_52 to i8" [matrixmul.cpp:60]   --->   Operation 1414 'trunc' 'trunc_ln60_80' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1415 [1/2] (0.73ns)   --->   "%b_load_53 = load i16* %b_addr_25, align 2" [matrixmul.cpp:60]   --->   Operation 1415 'load' 'b_load_53' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln60_81 = trunc i16 %b_load_53 to i8" [matrixmul.cpp:60]   --->   Operation 1416 'trunc' 'trunc_ln60_81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1417 [2/2] (0.73ns)   --->   "%b_load_54 = load i16* %b_addr_26, align 2" [matrixmul.cpp:60]   --->   Operation 1417 'load' 'b_load_54' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1418 [2/2] (0.73ns)   --->   "%b_load_55 = load i16* %b_addr_27, align 2" [matrixmul.cpp:60]   --->   Operation 1418 'load' 'b_load_55' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_52, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1419 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_53, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1420 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 5.85>
ST_29 : Operation 1421 [1/1] (0.00ns)   --->   "%res_addr_48 = getelementptr [64 x i16]* %res, i64 0, i64 48" [matrixmul.cpp:57]   --->   Operation 1421 'getelementptr' 'res_addr_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1422 [1/1] (0.00ns)   --->   "%res_addr_49 = getelementptr [64 x i16]* %res, i64 0, i64 49" [matrixmul.cpp:57]   --->   Operation 1422 'getelementptr' 'res_addr_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1423 [1/1] (1.29ns)   --->   "store i16 %add_ln60_342, i16* %res_addr_48, align 2" [matrixmul.cpp:60]   --->   Operation 1423 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 1424 [1/1] (1.29ns)   --->   "store i16 %add_ln60_349, i16* %res_addr_49, align 2" [matrixmul.cpp:60]   --->   Operation 1424 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln60_128 = sext i8 %trunc_ln60_64 to i16" [matrixmul.cpp:60]   --->   Operation 1425 'sext' 'sext_ln60_128' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1426 [1/1] (1.69ns)   --->   "%mul_ln60_400 = mul i16 %sext_ln60_128, %sext_ln60_112" [matrixmul.cpp:60]   --->   Operation 1426 'mul' 'mul_ln60_400' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln60_129 = sext i8 %trunc_ln60_65 to i16" [matrixmul.cpp:60]   --->   Operation 1427 'sext' 'sext_ln60_129' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1428 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_350)   --->   "%mul_ln60_401 = mul i16 %sext_ln60_129, %sext_ln60_113" [matrixmul.cpp:60]   --->   Operation 1428 'mul' 'mul_ln60_401' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln60_130 = sext i8 %trunc_ln60_66 to i16" [matrixmul.cpp:60]   --->   Operation 1429 'sext' 'sext_ln60_130' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1430 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_351)   --->   "%mul_ln60_402 = mul i16 %sext_ln60_130, %sext_ln60_114" [matrixmul.cpp:60]   --->   Operation 1430 'mul' 'mul_ln60_402' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln60_131 = sext i8 %trunc_ln60_67 to i16" [matrixmul.cpp:60]   --->   Operation 1431 'sext' 'sext_ln60_131' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1432 [1/1] (1.69ns)   --->   "%mul_ln60_403 = mul i16 %sext_ln60_131, %sext_ln60_115" [matrixmul.cpp:60]   --->   Operation 1432 'mul' 'mul_ln60_403' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln60_132 = sext i8 %tmp_64 to i16" [matrixmul.cpp:60]   --->   Operation 1433 'sext' 'sext_ln60_132' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1434 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_353)   --->   "%mul_ln60_404 = mul i16 %sext_ln60_132, %sext_ln60_116" [matrixmul.cpp:60]   --->   Operation 1434 'mul' 'mul_ln60_404' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln60_133 = sext i8 %tmp_65 to i16" [matrixmul.cpp:60]   --->   Operation 1435 'sext' 'sext_ln60_133' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1436 [1/1] (1.69ns)   --->   "%mul_ln60_405 = mul i16 %sext_ln60_133, %sext_ln60_117" [matrixmul.cpp:60]   --->   Operation 1436 'mul' 'mul_ln60_405' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln60_134 = sext i8 %tmp_66 to i16" [matrixmul.cpp:60]   --->   Operation 1437 'sext' 'sext_ln60_134' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1438 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_354)   --->   "%mul_ln60_406 = mul i16 %sext_ln60_134, %sext_ln60_118" [matrixmul.cpp:60]   --->   Operation 1438 'mul' 'mul_ln60_406' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln60_135 = sext i8 %tmp_67 to i16" [matrixmul.cpp:60]   --->   Operation 1439 'sext' 'sext_ln60_135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1440 [1/1] (1.69ns)   --->   "%mul_ln60_407 = mul i16 %sext_ln60_135, %sext_ln60_119" [matrixmul.cpp:60]   --->   Operation 1440 'mul' 'mul_ln60_407' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1441 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_350 = add i16 %mul_ln60_400, %mul_ln60_401" [matrixmul.cpp:60]   --->   Operation 1441 'add' 'add_ln60_350' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1442 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_351 = add i16 %mul_ln60_403, %mul_ln60_402" [matrixmul.cpp:60]   --->   Operation 1442 'add' 'add_ln60_351' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1443 [1/1] (1.12ns)   --->   "%add_ln60_352 = add i16 %add_ln60_350, %add_ln60_351" [matrixmul.cpp:60]   --->   Operation 1443 'add' 'add_ln60_352' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1444 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_353 = add i16 %mul_ln60_405, %mul_ln60_404" [matrixmul.cpp:60]   --->   Operation 1444 'add' 'add_ln60_353' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1445 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_354 = add i16 %mul_ln60_407, %mul_ln60_406" [matrixmul.cpp:60]   --->   Operation 1445 'add' 'add_ln60_354' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_355 = add i16 %add_ln60_353, %add_ln60_354" [matrixmul.cpp:60]   --->   Operation 1446 'add' 'add_ln60_355' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1447 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_356 = add i16 %add_ln60_352, %add_ln60_355" [matrixmul.cpp:60]   --->   Operation 1447 'add' 'add_ln60_356' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln60_136 = sext i8 %trunc_ln60_68 to i16" [matrixmul.cpp:60]   --->   Operation 1448 'sext' 'sext_ln60_136' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1449 [1/1] (1.69ns)   --->   "%mul_ln60_408 = mul i16 %sext_ln60_136, %sext_ln60_112" [matrixmul.cpp:60]   --->   Operation 1449 'mul' 'mul_ln60_408' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln60_137 = sext i8 %trunc_ln60_69 to i16" [matrixmul.cpp:60]   --->   Operation 1450 'sext' 'sext_ln60_137' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1451 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_357)   --->   "%mul_ln60_409 = mul i16 %sext_ln60_137, %sext_ln60_113" [matrixmul.cpp:60]   --->   Operation 1451 'mul' 'mul_ln60_409' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln60_138 = sext i8 %trunc_ln60_70 to i16" [matrixmul.cpp:60]   --->   Operation 1452 'sext' 'sext_ln60_138' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1453 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_358)   --->   "%mul_ln60_410 = mul i16 %sext_ln60_138, %sext_ln60_114" [matrixmul.cpp:60]   --->   Operation 1453 'mul' 'mul_ln60_410' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln60_139 = sext i8 %trunc_ln60_71 to i16" [matrixmul.cpp:60]   --->   Operation 1454 'sext' 'sext_ln60_139' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1455 [1/1] (1.69ns)   --->   "%mul_ln60_411 = mul i16 %sext_ln60_139, %sext_ln60_115" [matrixmul.cpp:60]   --->   Operation 1455 'mul' 'mul_ln60_411' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln60_140 = sext i8 %tmp_68 to i16" [matrixmul.cpp:60]   --->   Operation 1456 'sext' 'sext_ln60_140' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1457 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_360)   --->   "%mul_ln60_412 = mul i16 %sext_ln60_140, %sext_ln60_116" [matrixmul.cpp:60]   --->   Operation 1457 'mul' 'mul_ln60_412' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln60_141 = sext i8 %tmp_69 to i16" [matrixmul.cpp:60]   --->   Operation 1458 'sext' 'sext_ln60_141' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1459 [1/1] (1.69ns)   --->   "%mul_ln60_413 = mul i16 %sext_ln60_141, %sext_ln60_117" [matrixmul.cpp:60]   --->   Operation 1459 'mul' 'mul_ln60_413' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln60_142 = sext i8 %tmp_70 to i16" [matrixmul.cpp:60]   --->   Operation 1460 'sext' 'sext_ln60_142' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1461 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_361)   --->   "%mul_ln60_414 = mul i16 %sext_ln60_142, %sext_ln60_118" [matrixmul.cpp:60]   --->   Operation 1461 'mul' 'mul_ln60_414' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln60_143 = sext i8 %tmp_71 to i16" [matrixmul.cpp:60]   --->   Operation 1462 'sext' 'sext_ln60_143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1463 [1/1] (1.69ns)   --->   "%mul_ln60_415 = mul i16 %sext_ln60_143, %sext_ln60_119" [matrixmul.cpp:60]   --->   Operation 1463 'mul' 'mul_ln60_415' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1464 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_357 = add i16 %mul_ln60_408, %mul_ln60_409" [matrixmul.cpp:60]   --->   Operation 1464 'add' 'add_ln60_357' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1465 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_358 = add i16 %mul_ln60_411, %mul_ln60_410" [matrixmul.cpp:60]   --->   Operation 1465 'add' 'add_ln60_358' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1466 [1/1] (1.12ns)   --->   "%add_ln60_359 = add i16 %add_ln60_357, %add_ln60_358" [matrixmul.cpp:60]   --->   Operation 1466 'add' 'add_ln60_359' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1467 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_360 = add i16 %mul_ln60_413, %mul_ln60_412" [matrixmul.cpp:60]   --->   Operation 1467 'add' 'add_ln60_360' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1468 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_361 = add i16 %mul_ln60_415, %mul_ln60_414" [matrixmul.cpp:60]   --->   Operation 1468 'add' 'add_ln60_361' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_362 = add i16 %add_ln60_360, %add_ln60_361" [matrixmul.cpp:60]   --->   Operation 1469 'add' 'add_ln60_362' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1470 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_363 = add i16 %add_ln60_359, %add_ln60_362" [matrixmul.cpp:60]   --->   Operation 1470 'add' 'add_ln60_363' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1471 [1/2] (0.73ns)   --->   "%b_load_54 = load i16* %b_addr_26, align 2" [matrixmul.cpp:60]   --->   Operation 1471 'load' 'b_load_54' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 1472 [1/1] (0.00ns)   --->   "%trunc_ln60_82 = trunc i16 %b_load_54 to i8" [matrixmul.cpp:60]   --->   Operation 1472 'trunc' 'trunc_ln60_82' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1473 [1/2] (0.73ns)   --->   "%b_load_55 = load i16* %b_addr_27, align 2" [matrixmul.cpp:60]   --->   Operation 1473 'load' 'b_load_55' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln60_83 = trunc i16 %b_load_55 to i8" [matrixmul.cpp:60]   --->   Operation 1474 'trunc' 'trunc_ln60_83' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_54, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1475 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_55, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1476 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1477 [2/2] (0.73ns)   --->   "%b_load_56 = load i16* %b_addr_28, align 2" [matrixmul.cpp:60]   --->   Operation 1477 'load' 'b_load_56' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 1478 [2/2] (0.73ns)   --->   "%b_load_57 = load i16* %b_addr_29, align 2" [matrixmul.cpp:60]   --->   Operation 1478 'load' 'b_load_57' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 5.85>
ST_30 : Operation 1479 [1/1] (0.00ns)   --->   "%res_addr_50 = getelementptr [64 x i16]* %res, i64 0, i64 50" [matrixmul.cpp:57]   --->   Operation 1479 'getelementptr' 'res_addr_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1480 [1/1] (0.00ns)   --->   "%res_addr_51 = getelementptr [64 x i16]* %res, i64 0, i64 51" [matrixmul.cpp:57]   --->   Operation 1480 'getelementptr' 'res_addr_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1481 [1/1] (1.29ns)   --->   "store i16 %add_ln60_356, i16* %res_addr_50, align 2" [matrixmul.cpp:60]   --->   Operation 1481 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 1482 [1/1] (1.29ns)   --->   "store i16 %add_ln60_363, i16* %res_addr_51, align 2" [matrixmul.cpp:60]   --->   Operation 1482 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln60_144 = sext i8 %trunc_ln60_72 to i16" [matrixmul.cpp:60]   --->   Operation 1483 'sext' 'sext_ln60_144' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1484 [1/1] (1.69ns)   --->   "%mul_ln60_416 = mul i16 %sext_ln60_144, %sext_ln60_112" [matrixmul.cpp:60]   --->   Operation 1484 'mul' 'mul_ln60_416' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln60_145 = sext i8 %trunc_ln60_73 to i16" [matrixmul.cpp:60]   --->   Operation 1485 'sext' 'sext_ln60_145' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1486 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_364)   --->   "%mul_ln60_417 = mul i16 %sext_ln60_145, %sext_ln60_113" [matrixmul.cpp:60]   --->   Operation 1486 'mul' 'mul_ln60_417' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln60_146 = sext i8 %trunc_ln60_74 to i16" [matrixmul.cpp:60]   --->   Operation 1487 'sext' 'sext_ln60_146' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1488 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_365)   --->   "%mul_ln60_418 = mul i16 %sext_ln60_146, %sext_ln60_114" [matrixmul.cpp:60]   --->   Operation 1488 'mul' 'mul_ln60_418' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln60_147 = sext i8 %trunc_ln60_75 to i16" [matrixmul.cpp:60]   --->   Operation 1489 'sext' 'sext_ln60_147' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1490 [1/1] (1.69ns)   --->   "%mul_ln60_419 = mul i16 %sext_ln60_147, %sext_ln60_115" [matrixmul.cpp:60]   --->   Operation 1490 'mul' 'mul_ln60_419' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln60_148 = sext i8 %tmp_72 to i16" [matrixmul.cpp:60]   --->   Operation 1491 'sext' 'sext_ln60_148' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1492 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_367)   --->   "%mul_ln60_420 = mul i16 %sext_ln60_148, %sext_ln60_116" [matrixmul.cpp:60]   --->   Operation 1492 'mul' 'mul_ln60_420' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln60_149 = sext i8 %tmp_73 to i16" [matrixmul.cpp:60]   --->   Operation 1493 'sext' 'sext_ln60_149' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1494 [1/1] (1.69ns)   --->   "%mul_ln60_421 = mul i16 %sext_ln60_149, %sext_ln60_117" [matrixmul.cpp:60]   --->   Operation 1494 'mul' 'mul_ln60_421' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln60_150 = sext i8 %tmp_74 to i16" [matrixmul.cpp:60]   --->   Operation 1495 'sext' 'sext_ln60_150' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1496 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_368)   --->   "%mul_ln60_422 = mul i16 %sext_ln60_150, %sext_ln60_118" [matrixmul.cpp:60]   --->   Operation 1496 'mul' 'mul_ln60_422' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln60_151 = sext i8 %tmp_75 to i16" [matrixmul.cpp:60]   --->   Operation 1497 'sext' 'sext_ln60_151' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1498 [1/1] (1.69ns)   --->   "%mul_ln60_423 = mul i16 %sext_ln60_151, %sext_ln60_119" [matrixmul.cpp:60]   --->   Operation 1498 'mul' 'mul_ln60_423' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1499 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_364 = add i16 %mul_ln60_416, %mul_ln60_417" [matrixmul.cpp:60]   --->   Operation 1499 'add' 'add_ln60_364' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1500 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_365 = add i16 %mul_ln60_419, %mul_ln60_418" [matrixmul.cpp:60]   --->   Operation 1500 'add' 'add_ln60_365' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1501 [1/1] (1.12ns)   --->   "%add_ln60_366 = add i16 %add_ln60_364, %add_ln60_365" [matrixmul.cpp:60]   --->   Operation 1501 'add' 'add_ln60_366' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1502 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_367 = add i16 %mul_ln60_421, %mul_ln60_420" [matrixmul.cpp:60]   --->   Operation 1502 'add' 'add_ln60_367' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1503 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_368 = add i16 %mul_ln60_423, %mul_ln60_422" [matrixmul.cpp:60]   --->   Operation 1503 'add' 'add_ln60_368' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_369 = add i16 %add_ln60_367, %add_ln60_368" [matrixmul.cpp:60]   --->   Operation 1504 'add' 'add_ln60_369' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1505 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_370 = add i16 %add_ln60_366, %add_ln60_369" [matrixmul.cpp:60]   --->   Operation 1505 'add' 'add_ln60_370' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln60_152 = sext i8 %trunc_ln60_76 to i16" [matrixmul.cpp:60]   --->   Operation 1506 'sext' 'sext_ln60_152' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1507 [1/1] (1.69ns)   --->   "%mul_ln60_424 = mul i16 %sext_ln60_152, %sext_ln60_112" [matrixmul.cpp:60]   --->   Operation 1507 'mul' 'mul_ln60_424' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln60_153 = sext i8 %trunc_ln60_77 to i16" [matrixmul.cpp:60]   --->   Operation 1508 'sext' 'sext_ln60_153' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1509 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_371)   --->   "%mul_ln60_425 = mul i16 %sext_ln60_153, %sext_ln60_113" [matrixmul.cpp:60]   --->   Operation 1509 'mul' 'mul_ln60_425' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln60_154 = sext i8 %trunc_ln60_78 to i16" [matrixmul.cpp:60]   --->   Operation 1510 'sext' 'sext_ln60_154' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1511 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_372)   --->   "%mul_ln60_426 = mul i16 %sext_ln60_154, %sext_ln60_114" [matrixmul.cpp:60]   --->   Operation 1511 'mul' 'mul_ln60_426' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln60_155 = sext i8 %trunc_ln60_79 to i16" [matrixmul.cpp:60]   --->   Operation 1512 'sext' 'sext_ln60_155' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1513 [1/1] (1.69ns)   --->   "%mul_ln60_427 = mul i16 %sext_ln60_155, %sext_ln60_115" [matrixmul.cpp:60]   --->   Operation 1513 'mul' 'mul_ln60_427' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln60_156 = sext i8 %tmp_76 to i16" [matrixmul.cpp:60]   --->   Operation 1514 'sext' 'sext_ln60_156' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1515 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_374)   --->   "%mul_ln60_428 = mul i16 %sext_ln60_156, %sext_ln60_116" [matrixmul.cpp:60]   --->   Operation 1515 'mul' 'mul_ln60_428' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln60_157 = sext i8 %tmp_77 to i16" [matrixmul.cpp:60]   --->   Operation 1516 'sext' 'sext_ln60_157' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1517 [1/1] (1.69ns)   --->   "%mul_ln60_429 = mul i16 %sext_ln60_157, %sext_ln60_117" [matrixmul.cpp:60]   --->   Operation 1517 'mul' 'mul_ln60_429' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln60_158 = sext i8 %tmp_78 to i16" [matrixmul.cpp:60]   --->   Operation 1518 'sext' 'sext_ln60_158' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1519 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_375)   --->   "%mul_ln60_430 = mul i16 %sext_ln60_158, %sext_ln60_118" [matrixmul.cpp:60]   --->   Operation 1519 'mul' 'mul_ln60_430' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln60_159 = sext i8 %tmp_79 to i16" [matrixmul.cpp:60]   --->   Operation 1520 'sext' 'sext_ln60_159' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1521 [1/1] (1.69ns)   --->   "%mul_ln60_431 = mul i16 %sext_ln60_159, %sext_ln60_119" [matrixmul.cpp:60]   --->   Operation 1521 'mul' 'mul_ln60_431' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1522 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_371 = add i16 %mul_ln60_424, %mul_ln60_425" [matrixmul.cpp:60]   --->   Operation 1522 'add' 'add_ln60_371' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1523 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_372 = add i16 %mul_ln60_427, %mul_ln60_426" [matrixmul.cpp:60]   --->   Operation 1523 'add' 'add_ln60_372' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1524 [1/1] (1.12ns)   --->   "%add_ln60_373 = add i16 %add_ln60_371, %add_ln60_372" [matrixmul.cpp:60]   --->   Operation 1524 'add' 'add_ln60_373' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1525 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_374 = add i16 %mul_ln60_429, %mul_ln60_428" [matrixmul.cpp:60]   --->   Operation 1525 'add' 'add_ln60_374' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1526 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_375 = add i16 %mul_ln60_431, %mul_ln60_430" [matrixmul.cpp:60]   --->   Operation 1526 'add' 'add_ln60_375' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_376 = add i16 %add_ln60_374, %add_ln60_375" [matrixmul.cpp:60]   --->   Operation 1527 'add' 'add_ln60_376' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1528 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_377 = add i16 %add_ln60_373, %add_ln60_376" [matrixmul.cpp:60]   --->   Operation 1528 'add' 'add_ln60_377' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1529 [1/2] (0.73ns)   --->   "%b_load_56 = load i16* %b_addr_28, align 2" [matrixmul.cpp:60]   --->   Operation 1529 'load' 'b_load_56' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln60_84 = trunc i16 %b_load_56 to i8" [matrixmul.cpp:60]   --->   Operation 1530 'trunc' 'trunc_ln60_84' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1531 [1/2] (0.73ns)   --->   "%b_load_57 = load i16* %b_addr_29, align 2" [matrixmul.cpp:60]   --->   Operation 1531 'load' 'b_load_57' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln60_85 = trunc i16 %b_load_57 to i8" [matrixmul.cpp:60]   --->   Operation 1532 'trunc' 'trunc_ln60_85' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1533 [2/2] (0.73ns)   --->   "%b_load_58 = load i16* %b_addr_30, align 2" [matrixmul.cpp:60]   --->   Operation 1533 'load' 'b_load_58' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 1534 [2/2] (0.73ns)   --->   "%b_load_59 = load i16* %b_addr_31, align 2" [matrixmul.cpp:60]   --->   Operation 1534 'load' 'b_load_59' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_56, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1535 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_57, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1536 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 6.58>
ST_31 : Operation 1537 [1/1] (0.00ns)   --->   "%res_addr_52 = getelementptr [64 x i16]* %res, i64 0, i64 52" [matrixmul.cpp:57]   --->   Operation 1537 'getelementptr' 'res_addr_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1538 [1/1] (0.00ns)   --->   "%res_addr_53 = getelementptr [64 x i16]* %res, i64 0, i64 53" [matrixmul.cpp:57]   --->   Operation 1538 'getelementptr' 'res_addr_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1539 [1/1] (1.29ns)   --->   "store i16 %add_ln60_370, i16* %res_addr_52, align 2" [matrixmul.cpp:60]   --->   Operation 1539 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_31 : Operation 1540 [1/1] (1.29ns)   --->   "store i16 %add_ln60_377, i16* %res_addr_53, align 2" [matrixmul.cpp:60]   --->   Operation 1540 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_31 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln60_160 = sext i8 %trunc_ln60_80 to i16" [matrixmul.cpp:60]   --->   Operation 1541 'sext' 'sext_ln60_160' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1542 [1/1] (1.69ns)   --->   "%mul_ln60_432 = mul i16 %sext_ln60_160, %sext_ln60_112" [matrixmul.cpp:60]   --->   Operation 1542 'mul' 'mul_ln60_432' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln60_161 = sext i8 %trunc_ln60_81 to i16" [matrixmul.cpp:60]   --->   Operation 1543 'sext' 'sext_ln60_161' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1544 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_378)   --->   "%mul_ln60_433 = mul i16 %sext_ln60_161, %sext_ln60_113" [matrixmul.cpp:60]   --->   Operation 1544 'mul' 'mul_ln60_433' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln60_162 = sext i8 %trunc_ln60_82 to i16" [matrixmul.cpp:60]   --->   Operation 1545 'sext' 'sext_ln60_162' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1546 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_379)   --->   "%mul_ln60_434 = mul i16 %sext_ln60_162, %sext_ln60_114" [matrixmul.cpp:60]   --->   Operation 1546 'mul' 'mul_ln60_434' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln60_163 = sext i8 %trunc_ln60_83 to i16" [matrixmul.cpp:60]   --->   Operation 1547 'sext' 'sext_ln60_163' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1548 [1/1] (1.69ns)   --->   "%mul_ln60_435 = mul i16 %sext_ln60_163, %sext_ln60_115" [matrixmul.cpp:60]   --->   Operation 1548 'mul' 'mul_ln60_435' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln60_164 = sext i8 %tmp_80 to i16" [matrixmul.cpp:60]   --->   Operation 1549 'sext' 'sext_ln60_164' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1550 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_381)   --->   "%mul_ln60_436 = mul i16 %sext_ln60_164, %sext_ln60_116" [matrixmul.cpp:60]   --->   Operation 1550 'mul' 'mul_ln60_436' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln60_165 = sext i8 %tmp_81 to i16" [matrixmul.cpp:60]   --->   Operation 1551 'sext' 'sext_ln60_165' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1552 [1/1] (1.69ns)   --->   "%mul_ln60_437 = mul i16 %sext_ln60_165, %sext_ln60_117" [matrixmul.cpp:60]   --->   Operation 1552 'mul' 'mul_ln60_437' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln60_166 = sext i8 %tmp_82 to i16" [matrixmul.cpp:60]   --->   Operation 1553 'sext' 'sext_ln60_166' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1554 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_382)   --->   "%mul_ln60_438 = mul i16 %sext_ln60_166, %sext_ln60_118" [matrixmul.cpp:60]   --->   Operation 1554 'mul' 'mul_ln60_438' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln60_167 = sext i8 %tmp_83 to i16" [matrixmul.cpp:60]   --->   Operation 1555 'sext' 'sext_ln60_167' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1556 [1/1] (1.69ns)   --->   "%mul_ln60_439 = mul i16 %sext_ln60_167, %sext_ln60_119" [matrixmul.cpp:60]   --->   Operation 1556 'mul' 'mul_ln60_439' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1557 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_378 = add i16 %mul_ln60_432, %mul_ln60_433" [matrixmul.cpp:60]   --->   Operation 1557 'add' 'add_ln60_378' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1558 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_379 = add i16 %mul_ln60_435, %mul_ln60_434" [matrixmul.cpp:60]   --->   Operation 1558 'add' 'add_ln60_379' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1559 [1/1] (1.12ns)   --->   "%add_ln60_380 = add i16 %add_ln60_378, %add_ln60_379" [matrixmul.cpp:60]   --->   Operation 1559 'add' 'add_ln60_380' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1560 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_381 = add i16 %mul_ln60_437, %mul_ln60_436" [matrixmul.cpp:60]   --->   Operation 1560 'add' 'add_ln60_381' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1561 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_382 = add i16 %mul_ln60_439, %mul_ln60_438" [matrixmul.cpp:60]   --->   Operation 1561 'add' 'add_ln60_382' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_383 = add i16 %add_ln60_381, %add_ln60_382" [matrixmul.cpp:60]   --->   Operation 1562 'add' 'add_ln60_383' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1563 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_384 = add i16 %add_ln60_380, %add_ln60_383" [matrixmul.cpp:60]   --->   Operation 1563 'add' 'add_ln60_384' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln60_168 = sext i8 %trunc_ln60_84 to i16" [matrixmul.cpp:60]   --->   Operation 1564 'sext' 'sext_ln60_168' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1565 [1/1] (1.69ns)   --->   "%mul_ln60_440 = mul i16 %sext_ln60_168, %sext_ln60_112" [matrixmul.cpp:60]   --->   Operation 1565 'mul' 'mul_ln60_440' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln60_169 = sext i8 %trunc_ln60_85 to i16" [matrixmul.cpp:60]   --->   Operation 1566 'sext' 'sext_ln60_169' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1567 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_385)   --->   "%mul_ln60_441 = mul i16 %sext_ln60_169, %sext_ln60_113" [matrixmul.cpp:60]   --->   Operation 1567 'mul' 'mul_ln60_441' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1568 [1/2] (0.73ns)   --->   "%b_load_58 = load i16* %b_addr_30, align 2" [matrixmul.cpp:60]   --->   Operation 1568 'load' 'b_load_58' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_31 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln60_86 = trunc i16 %b_load_58 to i8" [matrixmul.cpp:60]   --->   Operation 1569 'trunc' 'trunc_ln60_86' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln60_170 = sext i8 %trunc_ln60_86 to i16" [matrixmul.cpp:60]   --->   Operation 1570 'sext' 'sext_ln60_170' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1571 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_386)   --->   "%mul_ln60_442 = mul i16 %sext_ln60_170, %sext_ln60_114" [matrixmul.cpp:60]   --->   Operation 1571 'mul' 'mul_ln60_442' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1572 [1/2] (0.73ns)   --->   "%b_load_59 = load i16* %b_addr_31, align 2" [matrixmul.cpp:60]   --->   Operation 1572 'load' 'b_load_59' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_31 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln60_87 = trunc i16 %b_load_59 to i8" [matrixmul.cpp:60]   --->   Operation 1573 'trunc' 'trunc_ln60_87' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln60_171 = sext i8 %trunc_ln60_87 to i16" [matrixmul.cpp:60]   --->   Operation 1574 'sext' 'sext_ln60_171' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1575 [1/1] (1.69ns)   --->   "%mul_ln60_443 = mul i16 %sext_ln60_171, %sext_ln60_115" [matrixmul.cpp:60]   --->   Operation 1575 'mul' 'mul_ln60_443' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln60_172 = sext i8 %tmp_84 to i16" [matrixmul.cpp:60]   --->   Operation 1576 'sext' 'sext_ln60_172' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1577 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_388)   --->   "%mul_ln60_444 = mul i16 %sext_ln60_172, %sext_ln60_116" [matrixmul.cpp:60]   --->   Operation 1577 'mul' 'mul_ln60_444' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln60_173 = sext i8 %tmp_85 to i16" [matrixmul.cpp:60]   --->   Operation 1578 'sext' 'sext_ln60_173' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1579 [1/1] (1.69ns)   --->   "%mul_ln60_445 = mul i16 %sext_ln60_173, %sext_ln60_117" [matrixmul.cpp:60]   --->   Operation 1579 'mul' 'mul_ln60_445' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1580 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_58, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1580 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln60_174 = sext i8 %tmp_86 to i16" [matrixmul.cpp:60]   --->   Operation 1581 'sext' 'sext_ln60_174' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1582 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_389)   --->   "%mul_ln60_446 = mul i16 %sext_ln60_174, %sext_ln60_118" [matrixmul.cpp:60]   --->   Operation 1582 'mul' 'mul_ln60_446' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %b_load_59, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 1583 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln60_175 = sext i8 %tmp_87 to i16" [matrixmul.cpp:60]   --->   Operation 1584 'sext' 'sext_ln60_175' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1585 [1/1] (1.69ns)   --->   "%mul_ln60_447 = mul i16 %sext_ln60_175, %sext_ln60_119" [matrixmul.cpp:60]   --->   Operation 1585 'mul' 'mul_ln60_447' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1586 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_385 = add i16 %mul_ln60_440, %mul_ln60_441" [matrixmul.cpp:60]   --->   Operation 1586 'add' 'add_ln60_385' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1587 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_386 = add i16 %mul_ln60_443, %mul_ln60_442" [matrixmul.cpp:60]   --->   Operation 1587 'add' 'add_ln60_386' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1588 [1/1] (1.12ns)   --->   "%add_ln60_387 = add i16 %add_ln60_385, %add_ln60_386" [matrixmul.cpp:60]   --->   Operation 1588 'add' 'add_ln60_387' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1589 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_388 = add i16 %mul_ln60_445, %mul_ln60_444" [matrixmul.cpp:60]   --->   Operation 1589 'add' 'add_ln60_388' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1590 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_389 = add i16 %mul_ln60_447, %mul_ln60_446" [matrixmul.cpp:60]   --->   Operation 1590 'add' 'add_ln60_389' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_390 = add i16 %add_ln60_388, %add_ln60_389" [matrixmul.cpp:60]   --->   Operation 1591 'add' 'add_ln60_390' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1592 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_391 = add i16 %add_ln60_387, %add_ln60_390" [matrixmul.cpp:60]   --->   Operation 1592 'add' 'add_ln60_391' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 5.85>
ST_32 : Operation 1593 [1/1] (0.00ns)   --->   "%res_addr_54 = getelementptr [64 x i16]* %res, i64 0, i64 54" [matrixmul.cpp:57]   --->   Operation 1593 'getelementptr' 'res_addr_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1594 [1/1] (0.00ns)   --->   "%res_addr_55 = getelementptr [64 x i16]* %res, i64 0, i64 55" [matrixmul.cpp:57]   --->   Operation 1594 'getelementptr' 'res_addr_55' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1595 [1/1] (1.29ns)   --->   "store i16 %add_ln60_384, i16* %res_addr_54, align 2" [matrixmul.cpp:60]   --->   Operation 1595 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_32 : Operation 1596 [1/1] (1.29ns)   --->   "store i16 %add_ln60_391, i16* %res_addr_55, align 2" [matrixmul.cpp:60]   --->   Operation 1596 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_32 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln60_176 = sext i8 %trunc_ln60_88 to i16" [matrixmul.cpp:60]   --->   Operation 1597 'sext' 'sext_ln60_176' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1598 [1/1] (1.69ns)   --->   "%mul_ln60_448 = mul i16 %sext_ln60_1, %sext_ln60_176" [matrixmul.cpp:60]   --->   Operation 1598 'mul' 'mul_ln60_448' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln60_177 = sext i8 %trunc_ln60_89 to i16" [matrixmul.cpp:60]   --->   Operation 1599 'sext' 'sext_ln60_177' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1600 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_392)   --->   "%mul_ln60_449 = mul i16 %sext_ln60_3, %sext_ln60_177" [matrixmul.cpp:60]   --->   Operation 1600 'mul' 'mul_ln60_449' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln60_178 = sext i8 %trunc_ln60_90 to i16" [matrixmul.cpp:60]   --->   Operation 1601 'sext' 'sext_ln60_178' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1602 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_393)   --->   "%mul_ln60_450 = mul i16 %sext_ln60_5, %sext_ln60_178" [matrixmul.cpp:60]   --->   Operation 1602 'mul' 'mul_ln60_450' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln60_179 = sext i8 %trunc_ln60_91 to i16" [matrixmul.cpp:60]   --->   Operation 1603 'sext' 'sext_ln60_179' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1604 [1/1] (1.69ns)   --->   "%mul_ln60_451 = mul i16 %sext_ln60_7, %sext_ln60_179" [matrixmul.cpp:60]   --->   Operation 1604 'mul' 'mul_ln60_451' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln60_180 = sext i8 %tmp_88 to i16" [matrixmul.cpp:60]   --->   Operation 1605 'sext' 'sext_ln60_180' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1606 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_395)   --->   "%mul_ln60_452 = mul i16 %sext_ln60_9, %sext_ln60_180" [matrixmul.cpp:60]   --->   Operation 1606 'mul' 'mul_ln60_452' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln60_181 = sext i8 %tmp_89 to i16" [matrixmul.cpp:60]   --->   Operation 1607 'sext' 'sext_ln60_181' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1608 [1/1] (1.69ns)   --->   "%mul_ln60_453 = mul i16 %sext_ln60_11, %sext_ln60_181" [matrixmul.cpp:60]   --->   Operation 1608 'mul' 'mul_ln60_453' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln60_182 = sext i8 %tmp_90 to i16" [matrixmul.cpp:60]   --->   Operation 1609 'sext' 'sext_ln60_182' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1610 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_396)   --->   "%mul_ln60_454 = mul i16 %sext_ln60_13, %sext_ln60_182" [matrixmul.cpp:60]   --->   Operation 1610 'mul' 'mul_ln60_454' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln60_183 = sext i8 %tmp_91 to i16" [matrixmul.cpp:60]   --->   Operation 1611 'sext' 'sext_ln60_183' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1612 [1/1] (1.69ns)   --->   "%mul_ln60_455 = mul i16 %sext_ln60_15, %sext_ln60_183" [matrixmul.cpp:60]   --->   Operation 1612 'mul' 'mul_ln60_455' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1613 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_392 = add i16 %mul_ln60_448, %mul_ln60_449" [matrixmul.cpp:60]   --->   Operation 1613 'add' 'add_ln60_392' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1614 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_393 = add i16 %mul_ln60_451, %mul_ln60_450" [matrixmul.cpp:60]   --->   Operation 1614 'add' 'add_ln60_393' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1615 [1/1] (1.12ns)   --->   "%add_ln60_394 = add i16 %add_ln60_392, %add_ln60_393" [matrixmul.cpp:60]   --->   Operation 1615 'add' 'add_ln60_394' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1616 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_395 = add i16 %mul_ln60_453, %mul_ln60_452" [matrixmul.cpp:60]   --->   Operation 1616 'add' 'add_ln60_395' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1617 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_396 = add i16 %mul_ln60_455, %mul_ln60_454" [matrixmul.cpp:60]   --->   Operation 1617 'add' 'add_ln60_396' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_397 = add i16 %add_ln60_395, %add_ln60_396" [matrixmul.cpp:60]   --->   Operation 1618 'add' 'add_ln60_397' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1619 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_398 = add i16 %add_ln60_394, %add_ln60_397" [matrixmul.cpp:60]   --->   Operation 1619 'add' 'add_ln60_398' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1620 [1/1] (1.69ns)   --->   "%mul_ln60_456 = mul i16 %sext_ln60_120, %sext_ln60_176" [matrixmul.cpp:60]   --->   Operation 1620 'mul' 'mul_ln60_456' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1621 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_399)   --->   "%mul_ln60_457 = mul i16 %sext_ln60_121, %sext_ln60_177" [matrixmul.cpp:60]   --->   Operation 1621 'mul' 'mul_ln60_457' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1622 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_400)   --->   "%mul_ln60_458 = mul i16 %sext_ln60_122, %sext_ln60_178" [matrixmul.cpp:60]   --->   Operation 1622 'mul' 'mul_ln60_458' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1623 [1/1] (1.69ns)   --->   "%mul_ln60_459 = mul i16 %sext_ln60_123, %sext_ln60_179" [matrixmul.cpp:60]   --->   Operation 1623 'mul' 'mul_ln60_459' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1624 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_402)   --->   "%mul_ln60_460 = mul i16 %sext_ln60_124, %sext_ln60_180" [matrixmul.cpp:60]   --->   Operation 1624 'mul' 'mul_ln60_460' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1625 [1/1] (1.69ns)   --->   "%mul_ln60_461 = mul i16 %sext_ln60_125, %sext_ln60_181" [matrixmul.cpp:60]   --->   Operation 1625 'mul' 'mul_ln60_461' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1626 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_403)   --->   "%mul_ln60_462 = mul i16 %sext_ln60_126, %sext_ln60_182" [matrixmul.cpp:60]   --->   Operation 1626 'mul' 'mul_ln60_462' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1627 [1/1] (1.69ns)   --->   "%mul_ln60_463 = mul i16 %sext_ln60_127, %sext_ln60_183" [matrixmul.cpp:60]   --->   Operation 1627 'mul' 'mul_ln60_463' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1628 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_399 = add i16 %mul_ln60_456, %mul_ln60_457" [matrixmul.cpp:60]   --->   Operation 1628 'add' 'add_ln60_399' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1629 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_400 = add i16 %mul_ln60_459, %mul_ln60_458" [matrixmul.cpp:60]   --->   Operation 1629 'add' 'add_ln60_400' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1630 [1/1] (1.12ns)   --->   "%add_ln60_401 = add i16 %add_ln60_399, %add_ln60_400" [matrixmul.cpp:60]   --->   Operation 1630 'add' 'add_ln60_401' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1631 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_402 = add i16 %mul_ln60_461, %mul_ln60_460" [matrixmul.cpp:60]   --->   Operation 1631 'add' 'add_ln60_402' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1632 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_403 = add i16 %mul_ln60_463, %mul_ln60_462" [matrixmul.cpp:60]   --->   Operation 1632 'add' 'add_ln60_403' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_404 = add i16 %add_ln60_402, %add_ln60_403" [matrixmul.cpp:60]   --->   Operation 1633 'add' 'add_ln60_404' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1634 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_405 = add i16 %add_ln60_401, %add_ln60_404" [matrixmul.cpp:60]   --->   Operation 1634 'add' 'add_ln60_405' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 5.85>
ST_33 : Operation 1635 [1/1] (0.00ns)   --->   "%res_addr_56 = getelementptr [64 x i16]* %res, i64 0, i64 56" [matrixmul.cpp:57]   --->   Operation 1635 'getelementptr' 'res_addr_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1636 [1/1] (0.00ns)   --->   "%res_addr_57 = getelementptr [64 x i16]* %res, i64 0, i64 57" [matrixmul.cpp:57]   --->   Operation 1636 'getelementptr' 'res_addr_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1637 [1/1] (1.29ns)   --->   "store i16 %add_ln60_398, i16* %res_addr_56, align 2" [matrixmul.cpp:60]   --->   Operation 1637 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_33 : Operation 1638 [1/1] (1.29ns)   --->   "store i16 %add_ln60_405, i16* %res_addr_57, align 2" [matrixmul.cpp:60]   --->   Operation 1638 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_33 : Operation 1639 [1/1] (1.69ns)   --->   "%mul_ln60_464 = mul i16 %sext_ln60_128, %sext_ln60_176" [matrixmul.cpp:60]   --->   Operation 1639 'mul' 'mul_ln60_464' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1640 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_406)   --->   "%mul_ln60_465 = mul i16 %sext_ln60_129, %sext_ln60_177" [matrixmul.cpp:60]   --->   Operation 1640 'mul' 'mul_ln60_465' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1641 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_407)   --->   "%mul_ln60_466 = mul i16 %sext_ln60_130, %sext_ln60_178" [matrixmul.cpp:60]   --->   Operation 1641 'mul' 'mul_ln60_466' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1642 [1/1] (1.69ns)   --->   "%mul_ln60_467 = mul i16 %sext_ln60_131, %sext_ln60_179" [matrixmul.cpp:60]   --->   Operation 1642 'mul' 'mul_ln60_467' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1643 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_409)   --->   "%mul_ln60_468 = mul i16 %sext_ln60_132, %sext_ln60_180" [matrixmul.cpp:60]   --->   Operation 1643 'mul' 'mul_ln60_468' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1644 [1/1] (1.69ns)   --->   "%mul_ln60_469 = mul i16 %sext_ln60_133, %sext_ln60_181" [matrixmul.cpp:60]   --->   Operation 1644 'mul' 'mul_ln60_469' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1645 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_410)   --->   "%mul_ln60_470 = mul i16 %sext_ln60_134, %sext_ln60_182" [matrixmul.cpp:60]   --->   Operation 1645 'mul' 'mul_ln60_470' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1646 [1/1] (1.69ns)   --->   "%mul_ln60_471 = mul i16 %sext_ln60_135, %sext_ln60_183" [matrixmul.cpp:60]   --->   Operation 1646 'mul' 'mul_ln60_471' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1647 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_406 = add i16 %mul_ln60_464, %mul_ln60_465" [matrixmul.cpp:60]   --->   Operation 1647 'add' 'add_ln60_406' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1648 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_407 = add i16 %mul_ln60_467, %mul_ln60_466" [matrixmul.cpp:60]   --->   Operation 1648 'add' 'add_ln60_407' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1649 [1/1] (1.12ns)   --->   "%add_ln60_408 = add i16 %add_ln60_406, %add_ln60_407" [matrixmul.cpp:60]   --->   Operation 1649 'add' 'add_ln60_408' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1650 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_409 = add i16 %mul_ln60_469, %mul_ln60_468" [matrixmul.cpp:60]   --->   Operation 1650 'add' 'add_ln60_409' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1651 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_410 = add i16 %mul_ln60_471, %mul_ln60_470" [matrixmul.cpp:60]   --->   Operation 1651 'add' 'add_ln60_410' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_411 = add i16 %add_ln60_409, %add_ln60_410" [matrixmul.cpp:60]   --->   Operation 1652 'add' 'add_ln60_411' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1653 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_412 = add i16 %add_ln60_408, %add_ln60_411" [matrixmul.cpp:60]   --->   Operation 1653 'add' 'add_ln60_412' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1654 [1/1] (1.69ns)   --->   "%mul_ln60_472 = mul i16 %sext_ln60_136, %sext_ln60_176" [matrixmul.cpp:60]   --->   Operation 1654 'mul' 'mul_ln60_472' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1655 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_413)   --->   "%mul_ln60_473 = mul i16 %sext_ln60_137, %sext_ln60_177" [matrixmul.cpp:60]   --->   Operation 1655 'mul' 'mul_ln60_473' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1656 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_414)   --->   "%mul_ln60_474 = mul i16 %sext_ln60_138, %sext_ln60_178" [matrixmul.cpp:60]   --->   Operation 1656 'mul' 'mul_ln60_474' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1657 [1/1] (1.69ns)   --->   "%mul_ln60_475 = mul i16 %sext_ln60_139, %sext_ln60_179" [matrixmul.cpp:60]   --->   Operation 1657 'mul' 'mul_ln60_475' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1658 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_416)   --->   "%mul_ln60_476 = mul i16 %sext_ln60_140, %sext_ln60_180" [matrixmul.cpp:60]   --->   Operation 1658 'mul' 'mul_ln60_476' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1659 [1/1] (1.69ns)   --->   "%mul_ln60_477 = mul i16 %sext_ln60_141, %sext_ln60_181" [matrixmul.cpp:60]   --->   Operation 1659 'mul' 'mul_ln60_477' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1660 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_417)   --->   "%mul_ln60_478 = mul i16 %sext_ln60_142, %sext_ln60_182" [matrixmul.cpp:60]   --->   Operation 1660 'mul' 'mul_ln60_478' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1661 [1/1] (1.69ns)   --->   "%mul_ln60_479 = mul i16 %sext_ln60_143, %sext_ln60_183" [matrixmul.cpp:60]   --->   Operation 1661 'mul' 'mul_ln60_479' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1662 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_413 = add i16 %mul_ln60_472, %mul_ln60_473" [matrixmul.cpp:60]   --->   Operation 1662 'add' 'add_ln60_413' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1663 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_414 = add i16 %mul_ln60_475, %mul_ln60_474" [matrixmul.cpp:60]   --->   Operation 1663 'add' 'add_ln60_414' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1664 [1/1] (1.12ns)   --->   "%add_ln60_415 = add i16 %add_ln60_413, %add_ln60_414" [matrixmul.cpp:60]   --->   Operation 1664 'add' 'add_ln60_415' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1665 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_416 = add i16 %mul_ln60_477, %mul_ln60_476" [matrixmul.cpp:60]   --->   Operation 1665 'add' 'add_ln60_416' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1666 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_417 = add i16 %mul_ln60_479, %mul_ln60_478" [matrixmul.cpp:60]   --->   Operation 1666 'add' 'add_ln60_417' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_418 = add i16 %add_ln60_416, %add_ln60_417" [matrixmul.cpp:60]   --->   Operation 1667 'add' 'add_ln60_418' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1668 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_419 = add i16 %add_ln60_415, %add_ln60_418" [matrixmul.cpp:60]   --->   Operation 1668 'add' 'add_ln60_419' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 5.85>
ST_34 : Operation 1669 [1/1] (0.00ns)   --->   "%res_addr_58 = getelementptr [64 x i16]* %res, i64 0, i64 58" [matrixmul.cpp:57]   --->   Operation 1669 'getelementptr' 'res_addr_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1670 [1/1] (0.00ns)   --->   "%res_addr_59 = getelementptr [64 x i16]* %res, i64 0, i64 59" [matrixmul.cpp:57]   --->   Operation 1670 'getelementptr' 'res_addr_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1671 [1/1] (1.29ns)   --->   "store i16 %add_ln60_412, i16* %res_addr_58, align 2" [matrixmul.cpp:60]   --->   Operation 1671 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_34 : Operation 1672 [1/1] (1.29ns)   --->   "store i16 %add_ln60_419, i16* %res_addr_59, align 2" [matrixmul.cpp:60]   --->   Operation 1672 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_34 : Operation 1673 [1/1] (1.69ns)   --->   "%mul_ln60_480 = mul i16 %sext_ln60_144, %sext_ln60_176" [matrixmul.cpp:60]   --->   Operation 1673 'mul' 'mul_ln60_480' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1674 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_420)   --->   "%mul_ln60_481 = mul i16 %sext_ln60_145, %sext_ln60_177" [matrixmul.cpp:60]   --->   Operation 1674 'mul' 'mul_ln60_481' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1675 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_421)   --->   "%mul_ln60_482 = mul i16 %sext_ln60_146, %sext_ln60_178" [matrixmul.cpp:60]   --->   Operation 1675 'mul' 'mul_ln60_482' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1676 [1/1] (1.69ns)   --->   "%mul_ln60_483 = mul i16 %sext_ln60_147, %sext_ln60_179" [matrixmul.cpp:60]   --->   Operation 1676 'mul' 'mul_ln60_483' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1677 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_423)   --->   "%mul_ln60_484 = mul i16 %sext_ln60_148, %sext_ln60_180" [matrixmul.cpp:60]   --->   Operation 1677 'mul' 'mul_ln60_484' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1678 [1/1] (1.69ns)   --->   "%mul_ln60_485 = mul i16 %sext_ln60_149, %sext_ln60_181" [matrixmul.cpp:60]   --->   Operation 1678 'mul' 'mul_ln60_485' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1679 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_424)   --->   "%mul_ln60_486 = mul i16 %sext_ln60_150, %sext_ln60_182" [matrixmul.cpp:60]   --->   Operation 1679 'mul' 'mul_ln60_486' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1680 [1/1] (1.69ns)   --->   "%mul_ln60_487 = mul i16 %sext_ln60_151, %sext_ln60_183" [matrixmul.cpp:60]   --->   Operation 1680 'mul' 'mul_ln60_487' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1681 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_420 = add i16 %mul_ln60_480, %mul_ln60_481" [matrixmul.cpp:60]   --->   Operation 1681 'add' 'add_ln60_420' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1682 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_421 = add i16 %mul_ln60_483, %mul_ln60_482" [matrixmul.cpp:60]   --->   Operation 1682 'add' 'add_ln60_421' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1683 [1/1] (1.12ns)   --->   "%add_ln60_422 = add i16 %add_ln60_420, %add_ln60_421" [matrixmul.cpp:60]   --->   Operation 1683 'add' 'add_ln60_422' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1684 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_423 = add i16 %mul_ln60_485, %mul_ln60_484" [matrixmul.cpp:60]   --->   Operation 1684 'add' 'add_ln60_423' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1685 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_424 = add i16 %mul_ln60_487, %mul_ln60_486" [matrixmul.cpp:60]   --->   Operation 1685 'add' 'add_ln60_424' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_425 = add i16 %add_ln60_423, %add_ln60_424" [matrixmul.cpp:60]   --->   Operation 1686 'add' 'add_ln60_425' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1687 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_426 = add i16 %add_ln60_422, %add_ln60_425" [matrixmul.cpp:60]   --->   Operation 1687 'add' 'add_ln60_426' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1688 [1/1] (1.69ns)   --->   "%mul_ln60_488 = mul i16 %sext_ln60_152, %sext_ln60_176" [matrixmul.cpp:60]   --->   Operation 1688 'mul' 'mul_ln60_488' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1689 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_427)   --->   "%mul_ln60_489 = mul i16 %sext_ln60_153, %sext_ln60_177" [matrixmul.cpp:60]   --->   Operation 1689 'mul' 'mul_ln60_489' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1690 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_428)   --->   "%mul_ln60_490 = mul i16 %sext_ln60_154, %sext_ln60_178" [matrixmul.cpp:60]   --->   Operation 1690 'mul' 'mul_ln60_490' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1691 [1/1] (1.69ns)   --->   "%mul_ln60_491 = mul i16 %sext_ln60_155, %sext_ln60_179" [matrixmul.cpp:60]   --->   Operation 1691 'mul' 'mul_ln60_491' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1692 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_430)   --->   "%mul_ln60_492 = mul i16 %sext_ln60_156, %sext_ln60_180" [matrixmul.cpp:60]   --->   Operation 1692 'mul' 'mul_ln60_492' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1693 [1/1] (1.69ns)   --->   "%mul_ln60_493 = mul i16 %sext_ln60_157, %sext_ln60_181" [matrixmul.cpp:60]   --->   Operation 1693 'mul' 'mul_ln60_493' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1694 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_431)   --->   "%mul_ln60_494 = mul i16 %sext_ln60_158, %sext_ln60_182" [matrixmul.cpp:60]   --->   Operation 1694 'mul' 'mul_ln60_494' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1695 [1/1] (1.69ns)   --->   "%mul_ln60_495 = mul i16 %sext_ln60_159, %sext_ln60_183" [matrixmul.cpp:60]   --->   Operation 1695 'mul' 'mul_ln60_495' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1696 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_427 = add i16 %mul_ln60_488, %mul_ln60_489" [matrixmul.cpp:60]   --->   Operation 1696 'add' 'add_ln60_427' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1697 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_428 = add i16 %mul_ln60_491, %mul_ln60_490" [matrixmul.cpp:60]   --->   Operation 1697 'add' 'add_ln60_428' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1698 [1/1] (1.12ns)   --->   "%add_ln60_429 = add i16 %add_ln60_427, %add_ln60_428" [matrixmul.cpp:60]   --->   Operation 1698 'add' 'add_ln60_429' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1699 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_430 = add i16 %mul_ln60_493, %mul_ln60_492" [matrixmul.cpp:60]   --->   Operation 1699 'add' 'add_ln60_430' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1700 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_431 = add i16 %mul_ln60_495, %mul_ln60_494" [matrixmul.cpp:60]   --->   Operation 1700 'add' 'add_ln60_431' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_432 = add i16 %add_ln60_430, %add_ln60_431" [matrixmul.cpp:60]   --->   Operation 1701 'add' 'add_ln60_432' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1702 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_433 = add i16 %add_ln60_429, %add_ln60_432" [matrixmul.cpp:60]   --->   Operation 1702 'add' 'add_ln60_433' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 5.85>
ST_35 : Operation 1703 [1/1] (0.00ns)   --->   "%res_addr_60 = getelementptr [64 x i16]* %res, i64 0, i64 60" [matrixmul.cpp:57]   --->   Operation 1703 'getelementptr' 'res_addr_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1704 [1/1] (0.00ns)   --->   "%res_addr_61 = getelementptr [64 x i16]* %res, i64 0, i64 61" [matrixmul.cpp:57]   --->   Operation 1704 'getelementptr' 'res_addr_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1705 [1/1] (1.29ns)   --->   "store i16 %add_ln60_426, i16* %res_addr_60, align 2" [matrixmul.cpp:60]   --->   Operation 1705 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_35 : Operation 1706 [1/1] (1.29ns)   --->   "store i16 %add_ln60_433, i16* %res_addr_61, align 2" [matrixmul.cpp:60]   --->   Operation 1706 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_35 : Operation 1707 [1/1] (1.69ns)   --->   "%mul_ln60_496 = mul i16 %sext_ln60_160, %sext_ln60_176" [matrixmul.cpp:60]   --->   Operation 1707 'mul' 'mul_ln60_496' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1708 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_434)   --->   "%mul_ln60_497 = mul i16 %sext_ln60_161, %sext_ln60_177" [matrixmul.cpp:60]   --->   Operation 1708 'mul' 'mul_ln60_497' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1709 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_435)   --->   "%mul_ln60_498 = mul i16 %sext_ln60_162, %sext_ln60_178" [matrixmul.cpp:60]   --->   Operation 1709 'mul' 'mul_ln60_498' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1710 [1/1] (1.69ns)   --->   "%mul_ln60_499 = mul i16 %sext_ln60_163, %sext_ln60_179" [matrixmul.cpp:60]   --->   Operation 1710 'mul' 'mul_ln60_499' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1711 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_437)   --->   "%mul_ln60_500 = mul i16 %sext_ln60_164, %sext_ln60_180" [matrixmul.cpp:60]   --->   Operation 1711 'mul' 'mul_ln60_500' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1712 [1/1] (1.69ns)   --->   "%mul_ln60_501 = mul i16 %sext_ln60_165, %sext_ln60_181" [matrixmul.cpp:60]   --->   Operation 1712 'mul' 'mul_ln60_501' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1713 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_438)   --->   "%mul_ln60_502 = mul i16 %sext_ln60_166, %sext_ln60_182" [matrixmul.cpp:60]   --->   Operation 1713 'mul' 'mul_ln60_502' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1714 [1/1] (1.69ns)   --->   "%mul_ln60_503 = mul i16 %sext_ln60_167, %sext_ln60_183" [matrixmul.cpp:60]   --->   Operation 1714 'mul' 'mul_ln60_503' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1715 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_434 = add i16 %mul_ln60_496, %mul_ln60_497" [matrixmul.cpp:60]   --->   Operation 1715 'add' 'add_ln60_434' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1716 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_435 = add i16 %mul_ln60_499, %mul_ln60_498" [matrixmul.cpp:60]   --->   Operation 1716 'add' 'add_ln60_435' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1717 [1/1] (1.12ns)   --->   "%add_ln60_436 = add i16 %add_ln60_434, %add_ln60_435" [matrixmul.cpp:60]   --->   Operation 1717 'add' 'add_ln60_436' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1718 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_437 = add i16 %mul_ln60_501, %mul_ln60_500" [matrixmul.cpp:60]   --->   Operation 1718 'add' 'add_ln60_437' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1719 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_438 = add i16 %mul_ln60_503, %mul_ln60_502" [matrixmul.cpp:60]   --->   Operation 1719 'add' 'add_ln60_438' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_439 = add i16 %add_ln60_437, %add_ln60_438" [matrixmul.cpp:60]   --->   Operation 1720 'add' 'add_ln60_439' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1721 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_440 = add i16 %add_ln60_436, %add_ln60_439" [matrixmul.cpp:60]   --->   Operation 1721 'add' 'add_ln60_440' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1722 [1/1] (1.69ns)   --->   "%mul_ln60_504 = mul i16 %sext_ln60_168, %sext_ln60_176" [matrixmul.cpp:60]   --->   Operation 1722 'mul' 'mul_ln60_504' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1723 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_441)   --->   "%mul_ln60_505 = mul i16 %sext_ln60_169, %sext_ln60_177" [matrixmul.cpp:60]   --->   Operation 1723 'mul' 'mul_ln60_505' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1724 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_442)   --->   "%mul_ln60_506 = mul i16 %sext_ln60_170, %sext_ln60_178" [matrixmul.cpp:60]   --->   Operation 1724 'mul' 'mul_ln60_506' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1725 [1/1] (1.69ns)   --->   "%mul_ln60_507 = mul i16 %sext_ln60_171, %sext_ln60_179" [matrixmul.cpp:60]   --->   Operation 1725 'mul' 'mul_ln60_507' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1726 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_444)   --->   "%mul_ln60_508 = mul i16 %sext_ln60_172, %sext_ln60_180" [matrixmul.cpp:60]   --->   Operation 1726 'mul' 'mul_ln60_508' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1727 [1/1] (1.69ns)   --->   "%mul_ln60_509 = mul i16 %sext_ln60_173, %sext_ln60_181" [matrixmul.cpp:60]   --->   Operation 1727 'mul' 'mul_ln60_509' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1728 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_445)   --->   "%mul_ln60_510 = mul i16 %sext_ln60_174, %sext_ln60_182" [matrixmul.cpp:60]   --->   Operation 1728 'mul' 'mul_ln60_510' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1729 [1/1] (1.69ns)   --->   "%mul_ln60_511 = mul i16 %sext_ln60_175, %sext_ln60_183" [matrixmul.cpp:60]   --->   Operation 1729 'mul' 'mul_ln60_511' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1730 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_441 = add i16 %mul_ln60_504, %mul_ln60_505" [matrixmul.cpp:60]   --->   Operation 1730 'add' 'add_ln60_441' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1731 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_442 = add i16 %mul_ln60_507, %mul_ln60_506" [matrixmul.cpp:60]   --->   Operation 1731 'add' 'add_ln60_442' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1732 [1/1] (1.12ns)   --->   "%add_ln60_443 = add i16 %add_ln60_441, %add_ln60_442" [matrixmul.cpp:60]   --->   Operation 1732 'add' 'add_ln60_443' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1733 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_444 = add i16 %mul_ln60_509, %mul_ln60_508" [matrixmul.cpp:60]   --->   Operation 1733 'add' 'add_ln60_444' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1734 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_445 = add i16 %mul_ln60_511, %mul_ln60_510" [matrixmul.cpp:60]   --->   Operation 1734 'add' 'add_ln60_445' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_446 = add i16 %add_ln60_444, %add_ln60_445" [matrixmul.cpp:60]   --->   Operation 1735 'add' 'add_ln60_446' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1736 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln60_447 = add i16 %add_ln60_443, %add_ln60_446" [matrixmul.cpp:60]   --->   Operation 1736 'add' 'add_ln60_447' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 1737 [1/1] (0.00ns)   --->   "%res_addr_62 = getelementptr [64 x i16]* %res, i64 0, i64 62" [matrixmul.cpp:57]   --->   Operation 1737 'getelementptr' 'res_addr_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1738 [1/1] (0.00ns)   --->   "%res_addr_63 = getelementptr [64 x i16]* %res, i64 0, i64 63" [matrixmul.cpp:57]   --->   Operation 1738 'getelementptr' 'res_addr_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1739 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %b), !map !7"   --->   Operation 1739 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1740 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %a), !map !19"   --->   Operation 1740 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1741 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %res), !map !28"   --->   Operation 1741 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1742 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 1742 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1743 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrixmul.cpp:53]   --->   Operation 1743 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1744 [1/1] (1.29ns)   --->   "store i16 %add_ln60_440, i16* %res_addr_62, align 2" [matrixmul.cpp:60]   --->   Operation 1744 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_36 : Operation 1745 [1/1] (1.29ns)   --->   "store i16 %add_ln60_447, i16* %res_addr_63, align 2" [matrixmul.cpp:60]   --->   Operation 1745 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_36 : Operation 1746 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:65]   --->   Operation 1746 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13.3ns, clock uncertainty: 1.67ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr', matrixmul.cpp:60) [4]  (0 ns)
	'load' operation ('a_load', matrixmul.cpp:60) on array 'a' [137]  (0.73 ns)

 <State 2>: 4.63ns
The critical path consists of the following:
	'load' operation ('a_load', matrixmul.cpp:60) on array 'a' [137]  (0.73 ns)
	'mul' operation ('mul_ln60', matrixmul.cpp:60) [143]  (1.69 ns)
	'add' operation of DSP[185] ('add_ln60', matrixmul.cpp:60) [185]  (2.21 ns)

 <State 3>: 7.88ns
The critical path consists of the following:
	'load' operation ('a_load_3', matrixmul.cpp:60) on array 'a' [158]  (0.73 ns)
	'mul' operation ('mul_ln60_3', matrixmul.cpp:60) [164]  (1.69 ns)
	'add' operation of DSP[186] ('add_ln60_1', matrixmul.cpp:60) [186]  (2.21 ns)
	'add' operation ('add_ln60_2', matrixmul.cpp:60) [187]  (1.12 ns)
	'add' operation ('add_ln60_6', matrixmul.cpp:60) [191]  (0.833 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_6', matrixmul.cpp:60 on array 'res' [192]  (1.3 ns)

 <State 4>: 4.63ns
The critical path consists of the following:
	'load' operation ('b_load_4', matrixmul.cpp:60) on array 'b' [193]  (0.73 ns)
	'mul' operation ('mul_ln60_8', matrixmul.cpp:60) [196]  (1.69 ns)
	'add' operation of DSP[221] ('add_ln60_7', matrixmul.cpp:60) [221]  (2.21 ns)

 <State 5>: 7.88ns
The critical path consists of the following:
	'load' operation ('b_load_7', matrixmul.cpp:60) on array 'b' [205]  (0.73 ns)
	'mul' operation ('mul_ln60_11', matrixmul.cpp:60) [208]  (1.69 ns)
	'add' operation of DSP[222] ('add_ln60_8', matrixmul.cpp:60) [222]  (2.21 ns)
	'add' operation ('add_ln60_9', matrixmul.cpp:60) [223]  (1.12 ns)
	'add' operation ('add_ln60_13', matrixmul.cpp:60) [227]  (0.833 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_13', matrixmul.cpp:60 on array 'res' [228]  (1.3 ns)

 <State 6>: 4.63ns
The critical path consists of the following:
	'load' operation ('b_load_8', matrixmul.cpp:60) on array 'b' [229]  (0.73 ns)
	'mul' operation ('mul_ln60_16', matrixmul.cpp:60) [232]  (1.69 ns)
	'add' operation of DSP[257] ('add_ln60_14', matrixmul.cpp:60) [257]  (2.21 ns)

 <State 7>: 7.88ns
The critical path consists of the following:
	'load' operation ('b_load_11', matrixmul.cpp:60) on array 'b' [241]  (0.73 ns)
	'mul' operation ('mul_ln60_19', matrixmul.cpp:60) [244]  (1.69 ns)
	'add' operation of DSP[258] ('add_ln60_15', matrixmul.cpp:60) [258]  (2.21 ns)
	'add' operation ('add_ln60_16', matrixmul.cpp:60) [259]  (1.12 ns)
	'add' operation ('add_ln60_20', matrixmul.cpp:60) [263]  (0.833 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_20', matrixmul.cpp:60 on array 'res' [264]  (1.3 ns)

 <State 8>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_144', matrixmul.cpp:60) [645]  (1.69 ns)
	'add' operation of DSP[653] ('add_ln60_126', matrixmul.cpp:60) [653]  (2.21 ns)
	'add' operation ('add_ln60_128', matrixmul.cpp:60) [655]  (1.12 ns)
	'add' operation ('add_ln60_132', matrixmul.cpp:60) [659]  (0.833 ns)

 <State 9>: 7.88ns
The critical path consists of the following:
	'load' operation ('b_load_15', matrixmul.cpp:60) on array 'b' [277]  (0.73 ns)
	'mul' operation ('mul_ln60_27', matrixmul.cpp:60) [280]  (1.69 ns)
	'add' operation of DSP[294] ('add_ln60_22', matrixmul.cpp:60) [294]  (2.21 ns)
	'add' operation ('add_ln60_23', matrixmul.cpp:60) [295]  (1.12 ns)
	'add' operation ('add_ln60_27', matrixmul.cpp:60) [299]  (0.833 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_27', matrixmul.cpp:60 on array 'res' [300]  (1.3 ns)

 <State 10>: 5.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_192', matrixmul.cpp:60) [744]  (1.69 ns)
	'add' operation of DSP[769] ('add_ln60_168', matrixmul.cpp:60) [769]  (2.21 ns)
	'add' operation ('add_ln60_170', matrixmul.cpp:60) [771]  (1.12 ns)

 <State 11>: 7.88ns
The critical path consists of the following:
	'load' operation ('b_load_19', matrixmul.cpp:60) on array 'b' [313]  (0.73 ns)
	'mul' operation ('mul_ln60_35', matrixmul.cpp:60) [316]  (1.69 ns)
	'add' operation of DSP[330] ('add_ln60_29', matrixmul.cpp:60) [330]  (2.21 ns)
	'add' operation ('add_ln60_30', matrixmul.cpp:60) [331]  (1.12 ns)
	'add' operation ('add_ln60_34', matrixmul.cpp:60) [335]  (0.833 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_34', matrixmul.cpp:60 on array 'res' [336]  (1.3 ns)

 <State 12>: 5.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_200', matrixmul.cpp:60) [777]  (1.69 ns)
	'add' operation of DSP[785] ('add_ln60_175', matrixmul.cpp:60) [785]  (2.21 ns)
	'add' operation ('add_ln60_177', matrixmul.cpp:60) [787]  (1.12 ns)

 <State 13>: 7.88ns
The critical path consists of the following:
	'load' operation ('b_load_23', matrixmul.cpp:60) on array 'b' [349]  (0.73 ns)
	'mul' operation ('mul_ln60_43', matrixmul.cpp:60) [352]  (1.69 ns)
	'add' operation of DSP[366] ('add_ln60_36', matrixmul.cpp:60) [366]  (2.21 ns)
	'add' operation ('add_ln60_37', matrixmul.cpp:60) [367]  (1.12 ns)
	'add' operation ('add_ln60_41', matrixmul.cpp:60) [371]  (0.833 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_41', matrixmul.cpp:60 on array 'res' [372]  (1.3 ns)

 <State 14>: 5.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_208', matrixmul.cpp:60) [793]  (1.69 ns)
	'add' operation of DSP[801] ('add_ln60_182', matrixmul.cpp:60) [801]  (2.21 ns)
	'add' operation ('add_ln60_184', matrixmul.cpp:60) [803]  (1.12 ns)

 <State 15>: 7.88ns
The critical path consists of the following:
	'load' operation ('b_load_27', matrixmul.cpp:60) on array 'b' [385]  (0.73 ns)
	'mul' operation ('mul_ln60_51', matrixmul.cpp:60) [388]  (1.69 ns)
	'add' operation of DSP[402] ('add_ln60_43', matrixmul.cpp:60) [402]  (2.21 ns)
	'add' operation ('add_ln60_44', matrixmul.cpp:60) [403]  (1.12 ns)
	'add' operation ('add_ln60_48', matrixmul.cpp:60) [407]  (0.833 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_48', matrixmul.cpp:60 on array 'res' [408]  (1.3 ns)

 <State 16>: 5.02ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_216', matrixmul.cpp:60) [809]  (1.69 ns)
	'add' operation of DSP[817] ('add_ln60_189', matrixmul.cpp:60) [817]  (2.21 ns)
	'add' operation ('add_ln60_191', matrixmul.cpp:60) [819]  (1.12 ns)

 <State 17>: 7.88ns
The critical path consists of the following:
	'load' operation ('b_load_31', matrixmul.cpp:60) on array 'b' [421]  (0.73 ns)
	'mul' operation ('mul_ln60_59', matrixmul.cpp:60) [424]  (1.69 ns)
	'add' operation of DSP[438] ('add_ln60_50', matrixmul.cpp:60) [438]  (2.21 ns)
	'add' operation ('add_ln60_51', matrixmul.cpp:60) [439]  (1.12 ns)
	'add' operation ('add_ln60_55', matrixmul.cpp:60) [443]  (0.833 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_55', matrixmul.cpp:60 on array 'res' [444]  (1.3 ns)

 <State 18>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_224', matrixmul.cpp:60) [825]  (1.69 ns)
	'add' operation of DSP[833] ('add_ln60_196', matrixmul.cpp:60) [833]  (2.21 ns)
	'add' operation ('add_ln60_198', matrixmul.cpp:60) [835]  (1.12 ns)
	'add' operation ('add_ln60_202', matrixmul.cpp:60) [839]  (0.833 ns)

 <State 19>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_240', matrixmul.cpp:60) [857]  (1.69 ns)
	'add' operation of DSP[865] ('add_ln60_210', matrixmul.cpp:60) [865]  (2.21 ns)
	'add' operation ('add_ln60_212', matrixmul.cpp:60) [867]  (1.12 ns)
	'add' operation ('add_ln60_216', matrixmul.cpp:60) [871]  (0.833 ns)

 <State 20>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_256', matrixmul.cpp:60) [892]  (1.69 ns)
	'add' operation of DSP[917] ('add_ln60_224', matrixmul.cpp:60) [917]  (2.21 ns)
	'add' operation ('add_ln60_226', matrixmul.cpp:60) [919]  (1.12 ns)
	'add' operation ('add_ln60_230', matrixmul.cpp:60) [923]  (0.833 ns)

 <State 21>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_272', matrixmul.cpp:60) [941]  (1.69 ns)
	'add' operation of DSP[949] ('add_ln60_238', matrixmul.cpp:60) [949]  (2.21 ns)
	'add' operation ('add_ln60_240', matrixmul.cpp:60) [951]  (1.12 ns)
	'add' operation ('add_ln60_244', matrixmul.cpp:60) [955]  (0.833 ns)

 <State 22>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_288', matrixmul.cpp:60) [973]  (1.69 ns)
	'add' operation of DSP[981] ('add_ln60_252', matrixmul.cpp:60) [981]  (2.21 ns)
	'add' operation ('add_ln60_254', matrixmul.cpp:60) [983]  (1.12 ns)
	'add' operation ('add_ln60_258', matrixmul.cpp:60) [987]  (0.833 ns)

 <State 23>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_304', matrixmul.cpp:60) [1005]  (1.69 ns)
	'add' operation of DSP[1013] ('add_ln60_266', matrixmul.cpp:60) [1013]  (2.21 ns)
	'add' operation ('add_ln60_268', matrixmul.cpp:60) [1015]  (1.12 ns)
	'add' operation ('add_ln60_272', matrixmul.cpp:60) [1019]  (0.833 ns)

 <State 24>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_320', matrixmul.cpp:60) [1040]  (1.69 ns)
	'add' operation of DSP[1065] ('add_ln60_280', matrixmul.cpp:60) [1065]  (2.21 ns)
	'add' operation ('add_ln60_282', matrixmul.cpp:60) [1067]  (1.12 ns)
	'add' operation ('add_ln60_286', matrixmul.cpp:60) [1071]  (0.833 ns)

 <State 25>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_336', matrixmul.cpp:60) [1089]  (1.69 ns)
	'add' operation of DSP[1097] ('add_ln60_294', matrixmul.cpp:60) [1097]  (2.21 ns)
	'add' operation ('add_ln60_296', matrixmul.cpp:60) [1099]  (1.12 ns)
	'add' operation ('add_ln60_300', matrixmul.cpp:60) [1103]  (0.833 ns)

 <State 26>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_352', matrixmul.cpp:60) [1121]  (1.69 ns)
	'add' operation of DSP[1129] ('add_ln60_308', matrixmul.cpp:60) [1129]  (2.21 ns)
	'add' operation ('add_ln60_310', matrixmul.cpp:60) [1131]  (1.12 ns)
	'add' operation ('add_ln60_314', matrixmul.cpp:60) [1135]  (0.833 ns)

 <State 27>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_368', matrixmul.cpp:60) [1153]  (1.69 ns)
	'add' operation of DSP[1161] ('add_ln60_322', matrixmul.cpp:60) [1161]  (2.21 ns)
	'add' operation ('add_ln60_324', matrixmul.cpp:60) [1163]  (1.12 ns)
	'add' operation ('add_ln60_328', matrixmul.cpp:60) [1167]  (0.833 ns)

 <State 28>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_384', matrixmul.cpp:60) [1188]  (1.69 ns)
	'add' operation of DSP[1213] ('add_ln60_336', matrixmul.cpp:60) [1213]  (2.21 ns)
	'add' operation ('add_ln60_338', matrixmul.cpp:60) [1215]  (1.12 ns)
	'add' operation ('add_ln60_342', matrixmul.cpp:60) [1219]  (0.833 ns)

 <State 29>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_400', matrixmul.cpp:60) [1260]  (1.69 ns)
	'add' operation of DSP[1285] ('add_ln60_350', matrixmul.cpp:60) [1285]  (2.21 ns)
	'add' operation ('add_ln60_352', matrixmul.cpp:60) [1287]  (1.12 ns)
	'add' operation ('add_ln60_356', matrixmul.cpp:60) [1291]  (0.833 ns)

 <State 30>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_416', matrixmul.cpp:60) [1332]  (1.69 ns)
	'add' operation of DSP[1357] ('add_ln60_364', matrixmul.cpp:60) [1357]  (2.21 ns)
	'add' operation ('add_ln60_366', matrixmul.cpp:60) [1359]  (1.12 ns)
	'add' operation ('add_ln60_370', matrixmul.cpp:60) [1363]  (0.833 ns)

 <State 31>: 6.58ns
The critical path consists of the following:
	'load' operation ('b_load_59', matrixmul.cpp:60) on array 'b' [1449]  (0.73 ns)
	'mul' operation ('mul_ln60_443', matrixmul.cpp:60) [1452]  (1.69 ns)
	'add' operation of DSP[1466] ('add_ln60_386', matrixmul.cpp:60) [1466]  (2.21 ns)
	'add' operation ('add_ln60_387', matrixmul.cpp:60) [1467]  (1.12 ns)
	'add' operation ('add_ln60_391', matrixmul.cpp:60) [1471]  (0.833 ns)

 <State 32>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_448', matrixmul.cpp:60) [1476]  (1.69 ns)
	'add' operation of DSP[1501] ('add_ln60_392', matrixmul.cpp:60) [1501]  (2.21 ns)
	'add' operation ('add_ln60_394', matrixmul.cpp:60) [1503]  (1.12 ns)
	'add' operation ('add_ln60_398', matrixmul.cpp:60) [1507]  (0.833 ns)

 <State 33>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_464', matrixmul.cpp:60) [1525]  (1.69 ns)
	'add' operation of DSP[1533] ('add_ln60_406', matrixmul.cpp:60) [1533]  (2.21 ns)
	'add' operation ('add_ln60_408', matrixmul.cpp:60) [1535]  (1.12 ns)
	'add' operation ('add_ln60_412', matrixmul.cpp:60) [1539]  (0.833 ns)

 <State 34>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_480', matrixmul.cpp:60) [1557]  (1.69 ns)
	'add' operation of DSP[1565] ('add_ln60_420', matrixmul.cpp:60) [1565]  (2.21 ns)
	'add' operation ('add_ln60_422', matrixmul.cpp:60) [1567]  (1.12 ns)
	'add' operation ('add_ln60_426', matrixmul.cpp:60) [1571]  (0.833 ns)

 <State 35>: 5.85ns
The critical path consists of the following:
	'mul' operation ('mul_ln60_496', matrixmul.cpp:60) [1589]  (1.69 ns)
	'add' operation of DSP[1597] ('add_ln60_434', matrixmul.cpp:60) [1597]  (2.21 ns)
	'add' operation ('add_ln60_436', matrixmul.cpp:60) [1599]  (1.12 ns)
	'add' operation ('add_ln60_440', matrixmul.cpp:60) [1603]  (0.833 ns)

 <State 36>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr_62', matrixmul.cpp:57) [130]  (0 ns)
	'store' operation ('store_ln60', matrixmul.cpp:60) of variable 'add_ln60_440', matrixmul.cpp:60 on array 'res' [1604]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
