#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x125f36b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x125f5ef40 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x125f72a30 .functor BUFZ 32, L_0x125f72990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x125f101a0_0 .net *"_ivl_0", 31 0, L_0x125f72990;  1 drivers
o0x118030040 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f6aab0_0 .net "clk", 0 0, o0x118030040;  0 drivers
o0x118030070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x125f6ab50_0 .net "data_address", 31 0, o0x118030070;  0 drivers
o0x1180300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f6abf0_0 .net "data_read", 0 0, o0x1180300a0;  0 drivers
v0x125f6ac90_0 .net "data_readdata", 31 0, L_0x125f72a30;  1 drivers
o0x118030100 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f6ad80_0 .net "data_write", 0 0, o0x118030100;  0 drivers
o0x118030130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x125f6ae20_0 .net "data_writedata", 31 0, o0x118030130;  0 drivers
v0x125f6aed0_0 .var/i "i", 31 0;
v0x125f6af80 .array "ram", 0 65535, 31 0;
E_0x125f47280 .event posedge, v0x125f6aab0_0;
L_0x125f72990 .array/port v0x125f6af80, o0x118030070;
S_0x125f47010 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x125f4a270 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x125f72ca0 .functor BUFZ 32, L_0x125f72b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x125f6b360_0 .net *"_ivl_0", 31 0, L_0x125f72b00;  1 drivers
v0x125f6b420_0 .net *"_ivl_3", 29 0, L_0x125f72bc0;  1 drivers
o0x118030340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x125f6b4c0_0 .net "instr_address", 31 0, o0x118030340;  0 drivers
v0x125f6b560_0 .net "instr_readdata", 31 0, L_0x125f72ca0;  1 drivers
v0x125f6b610 .array "memory1", 0 65535, 31 0;
L_0x125f72b00 .array/port v0x125f6b610, L_0x125f72bc0;
L_0x125f72bc0 .part o0x118030340, 0, 30;
S_0x125f6b110 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x125f47010;
 .timescale 0 0;
v0x125f6b2d0_0 .var/i "i", 31 0;
S_0x125f57830 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x125f72170_0 .net "active", 0 0, v0x125f706d0_0;  1 drivers
v0x125f72200_0 .var "clk", 0 0;
v0x125f72290_0 .var "clk_enable", 0 0;
v0x125f72320_0 .net "data_address", 31 0, L_0x125f74f00;  1 drivers
v0x125f723b0_0 .net "data_read", 0 0, v0x125f71190_0;  1 drivers
v0x125f72480_0 .var "data_readdata", 31 0;
v0x125f72510_0 .net "data_write", 0 0, v0x125f712c0_0;  1 drivers
v0x125f725c0_0 .net "data_writedata", 31 0, v0x125f71360_0;  1 drivers
v0x125f72670_0 .net "instr_address", 31 0, L_0x125f760d0;  1 drivers
v0x125f727a0_0 .var "instr_readdata", 31 0;
v0x125f72830_0 .net "register_v0", 31 0, L_0x125f74970;  1 drivers
v0x125f72900_0 .var "reset", 0 0;
S_0x125f6b720 .scope module, "dut" "mips_cpu_harvard" 5 58, 6 1 0, S_0x125f57830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x125f74360 .functor BUFZ 1, L_0x125f73760, C4<0>, C4<0>, C4<0>;
L_0x125f74ac0 .functor BUFZ 32, L_0x125f745d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x125f74f00 .functor BUFZ 32, v0x125f6c080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x125f75700 .functor OR 1, L_0x125f753a0, L_0x125f75620, C4<0>, C4<0>;
L_0x125f75ef0 .functor OR 1, L_0x125f75c80, L_0x125f75aa0, C4<0>, C4<0>;
L_0x125f75fe0 .functor AND 1, L_0x125f75960, L_0x125f75ef0, C4<1>, C4<1>;
L_0x125f760d0 .functor BUFZ 32, v0x125f6dd70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6f4b0_0 .net/2u *"_ivl_20", 15 0, L_0x118068208;  1 drivers
v0x125f6f540_0 .net *"_ivl_23", 15 0, L_0x125f74b70;  1 drivers
L_0x118068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x125f6f5d0_0 .net/2u *"_ivl_30", 31 0, L_0x118068298;  1 drivers
v0x125f6f660_0 .net *"_ivl_34", 31 0, L_0x125f75250;  1 drivers
L_0x1180682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6f6f0_0 .net *"_ivl_37", 25 0, L_0x1180682e0;  1 drivers
L_0x118068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x125f6f7a0_0 .net/2u *"_ivl_38", 31 0, L_0x118068328;  1 drivers
v0x125f6f850_0 .net *"_ivl_40", 0 0, L_0x125f753a0;  1 drivers
v0x125f6f8f0_0 .net *"_ivl_42", 31 0, L_0x125f75480;  1 drivers
L_0x118068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6f9a0_0 .net *"_ivl_45", 25 0, L_0x118068370;  1 drivers
L_0x1180683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x125f6fab0_0 .net/2u *"_ivl_46", 31 0, L_0x1180683b8;  1 drivers
v0x125f6fb60_0 .net *"_ivl_48", 0 0, L_0x125f75620;  1 drivers
v0x125f6fc00_0 .net *"_ivl_52", 31 0, L_0x125f757f0;  1 drivers
L_0x118068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6fcb0_0 .net *"_ivl_55", 25 0, L_0x118068400;  1 drivers
L_0x118068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6fd60_0 .net/2u *"_ivl_56", 31 0, L_0x118068448;  1 drivers
v0x125f6fe10_0 .net *"_ivl_58", 0 0, L_0x125f75960;  1 drivers
v0x125f6feb0_0 .net *"_ivl_60", 31 0, L_0x125f75a00;  1 drivers
L_0x118068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6ff60_0 .net *"_ivl_63", 25 0, L_0x118068490;  1 drivers
L_0x1180684d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x125f700f0_0 .net/2u *"_ivl_64", 31 0, L_0x1180684d8;  1 drivers
v0x125f70180_0 .net *"_ivl_66", 0 0, L_0x125f75c80;  1 drivers
v0x125f70220_0 .net *"_ivl_68", 31 0, L_0x125f75d20;  1 drivers
v0x125f702d0_0 .net *"_ivl_7", 4 0, L_0x125f73f60;  1 drivers
L_0x118068520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f70380_0 .net *"_ivl_71", 25 0, L_0x118068520;  1 drivers
L_0x118068568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x125f70430_0 .net/2u *"_ivl_72", 31 0, L_0x118068568;  1 drivers
v0x125f704e0_0 .net *"_ivl_74", 0 0, L_0x125f75aa0;  1 drivers
v0x125f70580_0 .net *"_ivl_77", 0 0, L_0x125f75ef0;  1 drivers
v0x125f70620_0 .net *"_ivl_9", 4 0, L_0x125f74000;  1 drivers
v0x125f706d0_0 .var "active", 0 0;
v0x125f70770_0 .net "alu_control_out", 3 0, v0x125f6c4d0_0;  1 drivers
v0x125f70850_0 .net "alu_fcode", 5 0, L_0x125f749e0;  1 drivers
v0x125f708e0_0 .net "alu_op", 1 0, L_0x125f73b80;  1 drivers
v0x125f70970_0 .net "alu_op1", 31 0, L_0x125f74ac0;  1 drivers
v0x125f70a00_0 .net "alu_op2", 31 0, L_0x125f74e00;  1 drivers
v0x125f70a90_0 .net "alu_out", 31 0, v0x125f6c080_0;  1 drivers
v0x125f70010_0 .net "alu_src", 0 0, L_0x125f73580;  1 drivers
v0x125f70d20_0 .net "alu_z_flag", 0 0, L_0x125f75030;  1 drivers
v0x125f70db0_0 .net "branch", 0 0, L_0x125f739e0;  1 drivers
v0x125f70e60_0 .net "clk", 0 0, v0x125f72200_0;  1 drivers
v0x125f70f30_0 .net "clk_enable", 0 0, v0x125f72290_0;  1 drivers
v0x125f70fc0_0 .net "curr_addr", 31 0, v0x125f6dd70_0;  1 drivers
v0x125f71070_0 .net "curr_addr_p4", 31 0, L_0x125f75150;  1 drivers
v0x125f71100_0 .net "data_address", 31 0, L_0x125f74f00;  alias, 1 drivers
v0x125f71190_0 .var "data_read", 0 0;
v0x125f71220_0 .net "data_readdata", 31 0, v0x125f72480_0;  1 drivers
v0x125f712c0_0 .var "data_write", 0 0;
v0x125f71360_0 .var "data_writedata", 31 0;
v0x125f71410_0 .net "instr_address", 31 0, L_0x125f760d0;  alias, 1 drivers
v0x125f714c0_0 .net "instr_opcode", 5 0, L_0x125f72d70;  1 drivers
v0x125f71580_0 .net "instr_readdata", 31 0, v0x125f727a0_0;  1 drivers
v0x125f71620_0 .net "j_type", 0 0, L_0x125f75700;  1 drivers
v0x125f716c0_0 .net "jr_type", 0 0, L_0x125f75fe0;  1 drivers
v0x125f71760_0 .net "mem_read", 0 0, L_0x125f73890;  1 drivers
v0x125f71810_0 .net "mem_to_reg", 0 0, L_0x125f736b0;  1 drivers
v0x125f718c0_0 .net "mem_write", 0 0, L_0x125f73930;  1 drivers
v0x125f71970_0 .var "next_instr_addr", 31 0;
v0x125f71a20_0 .net "offset", 31 0, L_0x125f74d60;  1 drivers
v0x125f71ab0_0 .net "reg_a_read_data", 31 0, L_0x125f745d0;  1 drivers
v0x125f71b60_0 .net "reg_a_read_index", 4 0, L_0x125f73d60;  1 drivers
v0x125f71c10_0 .net "reg_b_read_data", 31 0, L_0x125f74880;  1 drivers
v0x125f71cc0_0 .net "reg_b_read_index", 4 0, L_0x125f73e00;  1 drivers
v0x125f71d70_0 .net "reg_dst", 0 0, L_0x125f73490;  1 drivers
v0x125f71e20_0 .net "reg_write", 0 0, L_0x125f73760;  1 drivers
v0x125f71ed0_0 .net "reg_write_data", 31 0, L_0x125f741c0;  1 drivers
v0x125f71f80_0 .net "reg_write_enable", 0 0, L_0x125f74360;  1 drivers
v0x125f72030_0 .net "reg_write_index", 4 0, L_0x125f740a0;  1 drivers
v0x125f720e0_0 .net "register_v0", 31 0, L_0x125f74970;  alias, 1 drivers
v0x125f70b40_0 .net "reset", 0 0, v0x125f72900_0;  1 drivers
E_0x125f6ba60/0 .event edge, v0x125f6d260_0, v0x125f6c170_0, v0x125f71070_0, v0x125f71a20_0;
E_0x125f6ba60/1 .event edge, v0x125f71620_0, v0x125f71580_0, v0x125f716c0_0, v0x125f6e8b0_0;
E_0x125f6ba60 .event/or E_0x125f6ba60/0, E_0x125f6ba60/1;
L_0x125f72d70 .part v0x125f727a0_0, 26, 6;
L_0x125f73d60 .part v0x125f727a0_0, 21, 5;
L_0x125f73e00 .part v0x125f727a0_0, 16, 5;
L_0x125f73f60 .part v0x125f727a0_0, 11, 5;
L_0x125f74000 .part v0x125f727a0_0, 16, 5;
L_0x125f740a0 .functor MUXZ 5, L_0x125f74000, L_0x125f73f60, L_0x125f73490, C4<>;
L_0x125f741c0 .functor MUXZ 32, v0x125f6c080_0, v0x125f72480_0, L_0x125f736b0, C4<>;
L_0x125f749e0 .part v0x125f727a0_0, 0, 6;
L_0x125f74b70 .part v0x125f727a0_0, 0, 16;
L_0x125f74d60 .concat [ 16 16 0 0], L_0x125f74b70, L_0x118068208;
L_0x125f74e00 .functor MUXZ 32, L_0x125f74880, L_0x125f74d60, L_0x125f73580, C4<>;
L_0x125f75150 .arith/sum 32, v0x125f6dd70_0, L_0x118068298;
L_0x125f75250 .concat [ 6 26 0 0], L_0x125f72d70, L_0x1180682e0;
L_0x125f753a0 .cmp/eq 32, L_0x125f75250, L_0x118068328;
L_0x125f75480 .concat [ 6 26 0 0], L_0x125f72d70, L_0x118068370;
L_0x125f75620 .cmp/eq 32, L_0x125f75480, L_0x1180683b8;
L_0x125f757f0 .concat [ 6 26 0 0], L_0x125f72d70, L_0x118068400;
L_0x125f75960 .cmp/eq 32, L_0x125f757f0, L_0x118068448;
L_0x125f75a00 .concat [ 6 26 0 0], L_0x125f749e0, L_0x118068490;
L_0x125f75c80 .cmp/eq 32, L_0x125f75a00, L_0x1180684d8;
L_0x125f75d20 .concat [ 6 26 0 0], L_0x125f749e0, L_0x118068520;
L_0x125f75aa0 .cmp/eq 32, L_0x125f75d20, L_0x118068568;
S_0x125f6bad0 .scope module, "cpu_alu" "alu" 6 114, 7 1 0, S_0x125f6b720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x118068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6bda0_0 .net/2u *"_ivl_0", 31 0, L_0x118068250;  1 drivers
v0x125f6be60_0 .net "control", 3 0, v0x125f6c4d0_0;  alias, 1 drivers
v0x125f6bf10_0 .net "op1", 31 0, L_0x125f74ac0;  alias, 1 drivers
v0x125f6bfd0_0 .net "op2", 31 0, L_0x125f74e00;  alias, 1 drivers
v0x125f6c080_0 .var "result", 31 0;
v0x125f6c170_0 .net "z_flag", 0 0, L_0x125f75030;  alias, 1 drivers
E_0x125f6bd40 .event edge, v0x125f6bfd0_0, v0x125f6bf10_0, v0x125f6be60_0;
L_0x125f75030 .cmp/eq 32, v0x125f6c080_0, L_0x118068250;
S_0x125f6c290 .scope module, "cpu_alu_control" "alu_control" 6 99, 8 1 0, S_0x125f6b720;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x125f6c4d0_0 .var "alu_control_out", 3 0;
v0x125f6c590_0 .net "alu_fcode", 5 0, L_0x125f749e0;  alias, 1 drivers
v0x125f6c630_0 .net "alu_opcode", 1 0, L_0x125f73b80;  alias, 1 drivers
E_0x125f6c4a0 .event edge, v0x125f6c630_0, v0x125f6c590_0;
S_0x125f6c740 .scope module, "cpu_control" "control" 6 42, 9 1 0, S_0x125f6b720;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x125f73490 .functor BUFZ 1, L_0x125f72fc0, C4<0>, C4<0>, C4<0>;
L_0x125f73580 .functor OR 1, L_0x125f730e0, L_0x125f73240, C4<0>, C4<0>;
L_0x125f736b0 .functor BUFZ 1, L_0x125f730e0, C4<0>, C4<0>, C4<0>;
L_0x125f73760 .functor BUFZ 1, L_0x125f730e0, C4<0>, C4<0>, C4<0>;
L_0x125f73890 .functor BUFZ 1, L_0x125f730e0, C4<0>, C4<0>, C4<0>;
L_0x125f73930 .functor BUFZ 1, L_0x125f73240, C4<0>, C4<0>, C4<0>;
L_0x125f739e0 .functor BUFZ 1, L_0x125f73380, C4<0>, C4<0>, C4<0>;
L_0x125f73b10 .functor BUFZ 1, L_0x125f72fc0, C4<0>, C4<0>, C4<0>;
L_0x125f73c60 .functor BUFZ 1, L_0x125f73380, C4<0>, C4<0>, C4<0>;
v0x125f6ca40_0 .net *"_ivl_0", 31 0, L_0x125f72e90;  1 drivers
L_0x1180680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x125f6caf0_0 .net/2u *"_ivl_12", 5 0, L_0x1180680e8;  1 drivers
L_0x118068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x125f6cba0_0 .net/2u *"_ivl_16", 5 0, L_0x118068130;  1 drivers
L_0x118068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6cc60_0 .net *"_ivl_3", 25 0, L_0x118068010;  1 drivers
v0x125f6cd10_0 .net *"_ivl_37", 0 0, L_0x125f73b10;  1 drivers
L_0x118068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125f6ce00_0 .net/2u *"_ivl_4", 31 0, L_0x118068058;  1 drivers
v0x125f6ceb0_0 .net *"_ivl_42", 0 0, L_0x125f73c60;  1 drivers
L_0x1180680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x125f6cf60_0 .net/2u *"_ivl_8", 5 0, L_0x1180680a0;  1 drivers
v0x125f6d010_0 .net "alu_op", 1 0, L_0x125f73b80;  alias, 1 drivers
v0x125f6d140_0 .net "alu_src", 0 0, L_0x125f73580;  alias, 1 drivers
v0x125f6d1d0_0 .net "beq", 0 0, L_0x125f73380;  1 drivers
v0x125f6d260_0 .net "branch", 0 0, L_0x125f739e0;  alias, 1 drivers
v0x125f6d2f0_0 .net "instr_opcode", 5 0, L_0x125f72d70;  alias, 1 drivers
v0x125f6d380_0 .var "jump", 0 0;
v0x125f6d410_0 .net "lw", 0 0, L_0x125f730e0;  1 drivers
v0x125f6d4b0_0 .net "mem_read", 0 0, L_0x125f73890;  alias, 1 drivers
v0x125f6d550_0 .net "mem_to_reg", 0 0, L_0x125f736b0;  alias, 1 drivers
v0x125f6d6f0_0 .net "mem_write", 0 0, L_0x125f73930;  alias, 1 drivers
v0x125f6d790_0 .net "r_format", 0 0, L_0x125f72fc0;  1 drivers
v0x125f6d830_0 .net "reg_dst", 0 0, L_0x125f73490;  alias, 1 drivers
v0x125f6d8d0_0 .net "reg_write", 0 0, L_0x125f73760;  alias, 1 drivers
v0x125f6d970_0 .net "sw", 0 0, L_0x125f73240;  1 drivers
L_0x125f72e90 .concat [ 6 26 0 0], L_0x125f72d70, L_0x118068010;
L_0x125f72fc0 .cmp/eq 32, L_0x125f72e90, L_0x118068058;
L_0x125f730e0 .cmp/eq 6, L_0x125f72d70, L_0x1180680a0;
L_0x125f73240 .cmp/eq 6, L_0x125f72d70, L_0x1180680e8;
L_0x125f73380 .cmp/eq 6, L_0x125f72d70, L_0x118068130;
L_0x125f73b80 .concat8 [ 1 1 0 0], L_0x125f73c60, L_0x125f73b10;
S_0x125f6db00 .scope module, "cpu_pc" "pc" 6 151, 10 1 0, S_0x125f6b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x125f6dcc0_0 .net "clk", 0 0, v0x125f72200_0;  alias, 1 drivers
v0x125f6dd70_0 .var "curr_addr", 31 0;
v0x125f6de20_0 .net "next_addr", 31 0, v0x125f71970_0;  1 drivers
v0x125f6dee0_0 .net "reset", 0 0, v0x125f72900_0;  alias, 1 drivers
E_0x125f6dc70 .event posedge, v0x125f6dcc0_0;
S_0x125f6dfe0 .scope module, "register" "regfile" 6 73, 11 1 0, S_0x125f6b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x125f745d0 .functor BUFZ 32, L_0x125f74410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x125f74880 .functor BUFZ 32, L_0x125f746c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x125f6eca0_12 .array/port v0x125f6eca0, 12;
L_0x125f74970 .functor BUFZ 32, v0x125f6eca0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x125f6e350_0 .net *"_ivl_0", 31 0, L_0x125f74410;  1 drivers
v0x125f6e3f0_0 .net *"_ivl_10", 6 0, L_0x125f74760;  1 drivers
L_0x1180681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x125f6e490_0 .net *"_ivl_13", 1 0, L_0x1180681c0;  1 drivers
v0x125f6e540_0 .net *"_ivl_2", 6 0, L_0x125f744b0;  1 drivers
L_0x118068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x125f6e5f0_0 .net *"_ivl_5", 1 0, L_0x118068178;  1 drivers
v0x125f6e6e0_0 .net *"_ivl_8", 31 0, L_0x125f746c0;  1 drivers
v0x125f6e790_0 .net "r_clk", 0 0, v0x125f72200_0;  alias, 1 drivers
v0x125f6e820_0 .net "r_clk_enable", 0 0, v0x125f72290_0;  alias, 1 drivers
v0x125f6e8b0_0 .net "read_data1", 31 0, L_0x125f745d0;  alias, 1 drivers
v0x125f6e9e0_0 .net "read_data2", 31 0, L_0x125f74880;  alias, 1 drivers
v0x125f6ea90_0 .net "read_reg1", 4 0, L_0x125f73d60;  alias, 1 drivers
v0x125f6eb40_0 .net "read_reg2", 4 0, L_0x125f73e00;  alias, 1 drivers
v0x125f6ebf0_0 .net "register_v0", 31 0, L_0x125f74970;  alias, 1 drivers
v0x125f6eca0 .array "registers", 0 31, 31 0;
v0x125f6f040_0 .net "reset", 0 0, v0x125f72900_0;  alias, 1 drivers
v0x125f6f0f0_0 .net "write_control", 0 0, L_0x125f74360;  alias, 1 drivers
v0x125f6f180_0 .net "write_data", 31 0, L_0x125f741c0;  alias, 1 drivers
v0x125f6f310_0 .net "write_reg", 4 0, L_0x125f740a0;  alias, 1 drivers
L_0x125f74410 .array/port v0x125f6eca0, L_0x125f744b0;
L_0x125f744b0 .concat [ 5 2 0 0], L_0x125f73d60, L_0x118068178;
L_0x125f746c0 .array/port v0x125f6eca0, L_0x125f74760;
L_0x125f74760 .concat [ 5 2 0 0], L_0x125f73e00, L_0x1180681c0;
    .scope S_0x125f5ef40;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125f6aed0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x125f6aed0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x125f6aed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6af80, 0, 4;
    %load/vec4 v0x125f6aed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x125f6aed0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x125f5ef40;
T_1 ;
    %wait E_0x125f47280;
    %load/vec4 v0x125f6ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x125f6ae20_0;
    %ix/getv 3, v0x125f6ab50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6af80, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x125f47010;
T_2 ;
    %fork t_1, S_0x125f6b110;
    %jmp t_0;
    .scope S_0x125f6b110;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125f6b2d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x125f6b2d0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x125f6b2d0_0;
    %store/vec4a v0x125f6b610, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x125f6b2d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x125f6b2d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6b610, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6b610, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6b610, 4, 0;
    %end;
    .scope S_0x125f47010;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x125f6dfe0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125f6eca0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x125f6dfe0;
T_4 ;
    %wait E_0x125f6dc70;
    %load/vec4 v0x125f6f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x125f6e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x125f6f0f0_0;
    %load/vec4 v0x125f6f310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x125f6f180_0;
    %load/vec4 v0x125f6f310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f6eca0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x125f6c290;
T_5 ;
    %wait E_0x125f6c4a0;
    %load/vec4 v0x125f6c630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x125f6c4d0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x125f6c630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x125f6c4d0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x125f6c630_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x125f6c590_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x125f6c4d0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x125f6c4d0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x125f6c4d0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x125f6c4d0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x125f6c4d0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x125f6bad0;
T_6 ;
    %wait E_0x125f6bd40;
    %load/vec4 v0x125f6be60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125f6c080_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x125f6bf10_0;
    %load/vec4 v0x125f6bfd0_0;
    %and;
    %assign/vec4 v0x125f6c080_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x125f6bf10_0;
    %load/vec4 v0x125f6bfd0_0;
    %or;
    %assign/vec4 v0x125f6c080_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x125f6bf10_0;
    %load/vec4 v0x125f6bfd0_0;
    %add;
    %assign/vec4 v0x125f6c080_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x125f6bf10_0;
    %load/vec4 v0x125f6bfd0_0;
    %sub;
    %assign/vec4 v0x125f6c080_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x125f6bf10_0;
    %load/vec4 v0x125f6bfd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x125f6c080_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x125f6bf10_0;
    %load/vec4 v0x125f6bfd0_0;
    %or;
    %inv;
    %assign/vec4 v0x125f6c080_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x125f6db00;
T_7 ;
    %wait E_0x125f6dc70;
    %load/vec4 v0x125f6dee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x125f6dd70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x125f6de20_0;
    %assign/vec4 v0x125f6dd70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x125f6b720;
T_8 ;
    %pushi/vec4 10, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x125f6dc70;
    %delay 1, 0;
    %vpi_call/w 6 26 "$display", "mem_to_reg=%b, instr_readdate=%b, reg_write_data=%b, clk_enable=%b, reg_write_index=%b, reg_write_enable=%b", v0x125f71810_0, v0x125f71580_0, v0x125f71ed0_0, v0x125f70f30_0, v0x125f72030_0, v0x125f71f80_0 {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x125f6b720;
T_9 ;
    %wait E_0x125f6ba60;
    %load/vec4 v0x125f70db0_0;
    %load/vec4 v0x125f70d20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x125f71070_0;
    %load/vec4 v0x125f71a20_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x125f71970_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x125f71620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x125f71070_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x125f71580_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x125f71970_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x125f716c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x125f71ab0_0;
    %store/vec4 v0x125f71970_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x125f71070_0;
    %store/vec4 v0x125f71970_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x125f57830;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125f72200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x125f72200_0;
    %inv;
    %store/vec4 v0x125f72200_0, 0, 1;
    %delay 1, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x125f57830;
T_11 ;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x125f727a0_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x125f72480_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x125f727a0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x125f72480_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2890334312, 0, 32;
    %store/vec4 v0x125f727a0_0, 0, 32;
    %load/vec4 v0x125f72510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 50 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_11.1 ;
    %load/vec4 v0x125f723b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 51 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x125f72320_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 52 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x125f72320_0 {0 0 0};
T_11.5 ;
    %load/vec4 v0x125f725c0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 53 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x125f725c0_0 {0 0 0};
T_11.7 ;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
