# hv_5

# ğŸ‘‹ Hi, Iâ€™m Hemanth H V

ğŸ“ Completed B.E in Electronics & Communication Engineering  
ğŸ« Govt. SKSJ Technological Institute, KR Circle, Bangalore  

---

## ğŸ’» Technical Interests & Learning Path

ğŸ”§ I started my coding journey with **C programming** during B.E  
ğŸ” Currently learning **Verilog HDL** and **SystemVerilog**  
ğŸ”Œ Worked with **Arduino IDE**

ğŸ§  Passionate about **VLSI and Semiconductor System Design**

---

## ğŸ›  Tools & Simulation Software

- âš™ï¸ **Xilinx Vivado** â€“ RTL design, synthesis & implementation  
- ğŸ”‹ **NGSpice**, **PSpice** â€“ Circuit simulation and analysis  
- ğŸ§° **Cadence Virtuoso** â€“ CMOS circuit design  
- ğŸ’¡ **Keil ÂµVision** â€“ Embedded C, ARM-based systems  
- ğŸ“Š **MATLAB** â€“ Signal Processing, numerical computation  

---

## ğŸš€ Internship @ Eduguidance (CoachED)

ğŸ” **Role**: Intern â€“ Digital Design & Circuit Simulation  
ğŸ§ª Working on:
- RTL design using **Vivado & Verilog**
- Circuit simulation using **NGSpice**
- Timing analysis for digital systems
- Understanding **FPGA-based system design**

---

> â­ "Learning by building â€” one design at a time."
