{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490895620694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490895620700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 18:40:20 2017 " "Processing started: Thu Mar 30 18:40:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490895620700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490895620700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off parking_phase2 -c parking_phase2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off parking_phase2 -c parking_phase2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490895620700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "parking_phase2_7_1200mv_85c_slow.vho C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/ simulation " "Generated file parking_phase2_7_1200mv_85c_slow.vho in folder \"C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490895624212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "parking_phase2_7_1200mv_0c_slow.vho C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/ simulation " "Generated file parking_phase2_7_1200mv_0c_slow.vho in folder \"C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490895624227 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "parking_phase2_min_1200mv_0c_fast.vho C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/ simulation " "Generated file parking_phase2_min_1200mv_0c_fast.vho in folder \"C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490895624259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "parking_phase2.vho C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/ simulation " "Generated file parking_phase2.vho in folder \"C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490895624296 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "parking_phase2_7_1200mv_85c_vhd_slow.sdo C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/ simulation " "Generated file parking_phase2_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490895624312 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "parking_phase2_7_1200mv_0c_vhd_slow.sdo C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/ simulation " "Generated file parking_phase2_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490895624343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "parking_phase2_min_1200mv_0c_vhd_fast.sdo C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/ simulation " "Generated file parking_phase2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490895624375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "parking_phase2_vhd.sdo C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/ simulation " "Generated file parking_phase2_vhd.sdo in folder \"C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490895624411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490895624457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 18:40:24 2017 " "Processing ended: Thu Mar 30 18:40:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490895624457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490895624457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490895624457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1490895624457 ""}
