JDF B
//$Header: G:/synario/lev110/examples/cpld/pll/Verilog/Vlog_synplify/StandardPLL/rcs/stdpll.syn 1.3 2005/06/14 02:49:11Z xqzhou Exp xqzhou $
// Created by Version 9.0 
PROJECT Untitled
DESIGN stdpll Normal
DEVKIT LC51024MV-52F672C
ENTRY Schematic/Verilog HDL
TESTFIXTURE tb_stdpll.tf
MODULE std_pll.v
MODSTYLE standardpll Normal
MODSTYLE STDPLL Normal
SYNTHESIS_TOOL Synplify
