

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader_SD'
================================================================
* Date:           Mon Jun  3 12:07:56 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        DDR_TO_AXIS_READER_AXILITE_SD_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  |     Trip    |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  |    Count    | Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+
        |- Loop 1                        |     ?|     ?|         ?|          -|          -| 0 ~ 1048575 |    no    |
        | + memcpy.buffer.base_ddr_addr  |   513|   513|         3|          1|          1|          512|    yes   |
        | + Loop 1.2                     |     ?|     ?|         3|          1|          1|            ?|    yes   |
        | + Loop 1.3                     |  2049|  2049|         3|          1|          1|         2048|    yes   |
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-2 : II = 1, D = 3, States = { 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / (!stereo_enabler_read)
	17  / (stereo_enabler_read)
13 --> 
	16  / (tmp_6)
	14  / (!tmp_6)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	2  / true
17 --> 
	16  / (tmp)
	18  / (!tmp)
18 --> 
	19  / true
19 --> 
	17  / true

* FSM state operations: 

 <State 1> : 7.20ns
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_channel_1_V), !map !20"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outstream_channel_2_V), !map !24"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !28"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !34"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !40"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !44"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !48"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !52"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %stereo_enabler), !map !56"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @ddr_to_axis_reader_S) nounwind"
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%stereo_enabler_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %stereo_enabler)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%frame_buffer_number_s = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%frame_buffer_offset_1 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%frame_buffer_dim_rea = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%buffer = alloca [512 x i64], align 16" [ddr_to_axis_reader_SD.cpp:17]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:6]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:7]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:8]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:9]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:10]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:11]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %stereo_enabler, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:12]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_channel_1_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:13]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outstream_channel_2_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:14]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 128, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:15]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ddr_to_axis_reader_SD.cpp:18]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inner_index_load = load i32* @inner_index, align 4" [ddr_to_axis_reader_SD.cpp:22]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @inner_index, i32 1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:22]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @luma_chroma_switch, i32 1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:25]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%guard_variable_for_d_4 = load i1* @guard_variable_for_d_2, align 1"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_loa = load i32* @FRAME_BUFFER_DIM_r, align 4" [ddr_to_axis_reader_SD.cpp:50]
ST_1 : Operation 53 [1/1] (0.65ns)   --->   "br i1 %guard_variable_for_d_4, label %._crit_edge, label %codeRepl1" [ddr_to_axis_reader_SD.cpp:27]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i1 true, i1* @guard_variable_for_d_2, align 1" [ddr_to_axis_reader_SD.cpp:27]
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "br label %._crit_edge"
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_fla = phi i1 [ true, %codeRepl1 ], [ false, %0 ]"
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_DIM_loc = phi i32 [ %frame_buffer_dim_rea, %codeRepl1 ], [ %FRAME_BUFFER_DIM_loa, %0 ]" [ddr_to_axis_reader_SD.cpp:50]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:28]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%guard_variable_for_d_5 = load i1* @guard_variable_for_d, align 1"
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4" [ddr_to_axis_reader_SD.cpp:31]
ST_1 : Operation 61 [1/1] (0.65ns)   --->   "br i1 %guard_variable_for_d_5, label %._crit_edge14, label %codeRepl" [ddr_to_axis_reader_SD.cpp:30]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "store i1 true, i1* @guard_variable_for_d, align 1" [ddr_to_axis_reader_SD.cpp:30]
ST_1 : Operation 63 [1/1] (0.65ns)   --->   "br label %._crit_edge14"
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_flag = phi i1 [ true, %codeRepl ], [ false, %._crit_edge ]"
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%FRAME_OFFSET_loc = phi i32 [ %frame_buffer_offset_1, %codeRepl ], [ %FRAME_OFFSET_load, %._crit_edge ]" [ddr_to_axis_reader_SD.cpp:31]
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:31]
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%guard_variable_for_d_6 = load i1* @guard_variable_for_d_1, align 1"
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_s = load i8* @FRAME_BUFFER_NUMBER_r, align 1"
ST_1 : Operation 69 [1/1] (0.65ns)   --->   "br i1 %guard_variable_for_d_6, label %._crit_edge15, label %codeRepl2" [ddr_to_axis_reader_SD.cpp:33]
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "store i1 true, i1* @guard_variable_for_d_1, align 1" [ddr_to_axis_reader_SD.cpp:33]
ST_1 : Operation 71 [1/1] (0.65ns)   --->   "br label %._crit_edge15"
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_1 = phi i1 [ true, %codeRepl2 ], [ false, %._crit_edge14 ]"
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%FRAME_BUFFER_NUMBER_2 = phi i8 [ %frame_buffer_number_s, %codeRepl2 ], [ %FRAME_BUFFER_NUMBER_s, %._crit_edge14 ]"
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i8* @FRAME_BUFFER_NUMBER_r, i32 1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:34]
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%guard_variable_for_d_7 = load i1* @guard_variable_for_d_3, align 1"
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%BASE_ADDRESS_load = load i32* @BASE_ADDRESS_r, align 4" [ddr_to_axis_reader_SD.cpp:37]
ST_1 : Operation 77 [1/1] (0.65ns)   --->   "br i1 %guard_variable_for_d_7, label %._crit_edge16, label %codeRepl3" [ddr_to_axis_reader_SD.cpp:36]
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i1 true, i1* @guard_variable_for_d_3, align 1" [ddr_to_axis_reader_SD.cpp:36]
ST_1 : Operation 79 [1/1] (0.65ns)   --->   "br label %._crit_edge16"
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_BASE_ADDRESS_flag)   --->   "%BASE_ADDRESS_flag = phi i1 [ true, %codeRepl3 ], [ false, %._crit_edge15 ]"
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%BASE_ADDRESS_loc = phi i32 [ %base_address_read, %codeRepl3 ], [ %BASE_ADDRESS_load, %._crit_edge15 ]" [ddr_to_axis_reader_SD.cpp:37]
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @BASE_ADDRESS_r, i32 1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:37]
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_7 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)" [ddr_to_axis_reader_SD.cpp:45]
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = zext i29 %tmp_7 to i32" [ddr_to_axis_reader_SD.cpp:45]
ST_1 : Operation 85 [1/1] (0.28ns)   --->   "%p_FRAME_BUFFER_DIM_fl = or i1 %FRAME_BUFFER_DIM_fla, %update_intr_read" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.44ns)   --->   "%frame_buffer_dim_FRA = select i1 %update_intr_read, i32 %frame_buffer_dim_rea, i32 %FRAME_BUFFER_DIM_loc" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.28ns)   --->   "%p_FRAME_OFFSET_flag = or i1 %FRAME_OFFSET_flag, %update_intr_read" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.28ns)   --->   "%p_FRAME_BUFFER_NUMBER = or i1 %FRAME_BUFFER_NUMBER_1, %update_intr_read" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.39ns)   --->   "%tmp_1_FRAME_BUFFER_N = select i1 %update_intr_read, i8 %frame_buffer_number_s, i8 %FRAME_BUFFER_NUMBER_2" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1_FRAME_BUFFER_N_1 = zext i8 %tmp_1_FRAME_BUFFER_N to i32" [ddr_to_axis_reader_SD.cpp:39]
ST_1 : Operation 91 [1/1] (0.28ns) (out node of the LUT)   --->   "%p_BASE_ADDRESS_flag = or i1 %BASE_ADDRESS_flag, %update_intr_read" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.44ns)   --->   "%tmp_7_base_address = select i1 %update_intr_read, i32 %tmp_8, i32 %base_address_read" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.44ns)   --->   "%frame_buffer_offset_s = select i1 %update_intr_read, i32 %frame_buffer_offset_1, i32 %FRAME_OFFSET_loc" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_7_BASE_ADDRESS_l = select i1 %update_intr_read, i32 %tmp_8, i32 %BASE_ADDRESS_loc" [ddr_to_axis_reader_SD.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (3.42ns)   --->   "%tmp_s = mul i32 %inner_index_load, %frame_buffer_offset_s" [ddr_to_axis_reader_SD.cpp:49]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_s, i32 3, i32 31)" [ddr_to_axis_reader_SD.cpp:49]
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node offset)   --->   "%tmp_9 = zext i29 %tmp_2 to i32" [ddr_to_axis_reader_SD.cpp:49]
ST_1 : Operation 98 [1/1] (1.01ns) (out node of the LUT)   --->   "%offset = add i32 %tmp_9, %tmp_7_BASE_ADDRESS_l" [ddr_to_axis_reader_SD.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %p_BASE_ADDRESS_flag, label %mergeST20, label %._crit_edge17.new21" [ddr_to_axis_reader_SD.cpp:39]
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "store i32 %tmp_7_base_address, i32* @BASE_ADDRESS_r, align 4" [ddr_to_axis_reader_SD.cpp:36]
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge17.new21"
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %p_FRAME_BUFFER_NUMBER, label %mergeST18, label %._crit_edge17.new19" [ddr_to_axis_reader_SD.cpp:39]
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "store i8 %frame_buffer_number_s, i8* @FRAME_BUFFER_NUMBER_r, align 1" [ddr_to_axis_reader_SD.cpp:33]
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "br label %._crit_edge17.new19"
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %p_FRAME_OFFSET_flag, label %mergeST16, label %._crit_edge17.new17" [ddr_to_axis_reader_SD.cpp:39]
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_offset_1, i32* @FRAME_OFFSET, align 4" [ddr_to_axis_reader_SD.cpp:30]
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge17.new17"
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %p_FRAME_BUFFER_DIM_fl, label %mergeST, label %._crit_edge17.new" [ddr_to_axis_reader_SD.cpp:39]
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "store i32 %frame_buffer_dim_rea, i32* @FRAME_BUFFER_DIM_r, align 4" [ddr_to_axis_reader_SD.cpp:27]
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "br label %._crit_edge17.new"
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_5 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %frame_buffer_dim_FRA, i32 12, i32 31)" [ddr_to_axis_reader_SD.cpp:39]
ST_1 : Operation 112 [1/1] (0.65ns)   --->   "br label %1" [ddr_to_axis_reader_SD.cpp:50]

 <State 2> : 8.75ns
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%offset1 = phi i32 [ %offset, %._crit_edge17.new ], [ %offset_1, %.loopexit ]"
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%i = phi i20 [ 0, %._crit_edge17.new ], [ %i_1, %.loopexit ]"
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1048575, i64 0)"
ST_2 : Operation 116 [1/1] (1.07ns)   --->   "%exitcond1 = icmp eq i20 %i, %tmp_5" [ddr_to_axis_reader_SD.cpp:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.89ns)   --->   "%i_1 = add i20 %i, 1" [ddr_to_axis_reader_SD.cpp:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %._crit_edge18, label %2" [ddr_to_axis_reader_SD.cpp:50]
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %offset1 to i64" [ddr_to_axis_reader_SD.cpp:52]
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_1" [ddr_to_axis_reader_SD.cpp:52]
ST_2 : Operation 121 [7/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 122 [1/1] (0.99ns)   --->   "%tmp_3 = icmp eq i32 %inner_index_load, %tmp_1_FRAME_BUFFER_N_1" [ddr_to_axis_reader_SD.cpp:84]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.01ns)   --->   "%tmp_4 = add nsw i32 %inner_index_load, 1" [ddr_to_axis_reader_SD.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.44ns)   --->   "%storemerge = select i1 %tmp_3, i32 0, i32 %tmp_4" [ddr_to_axis_reader_SD.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @inner_index, align 4" [ddr_to_axis_reader_SD.cpp:85]
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [ddr_to_axis_reader_SD.cpp:89]

 <State 3> : 8.75ns
ST_3 : Operation 127 [6/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 128 [5/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 129 [4/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 130 [3/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 131 [2/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 132 [1/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 133 [1/1] (0.65ns)   --->   "br label %burst.rd.header"

 <State 9> : 0.91ns
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]"
ST_9 : Operation 135 [1/1] (0.91ns)   --->   "%exitcond = icmp eq i10 %indvar, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_9 : Operation 137 [1/1] (0.78ns)   --->   "%indvar_next = add i10 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body"

 <State 10> : 8.75ns
ST_10 : Operation 139 [1/1] (8.75ns)   --->   "%base_ddr_addr_addr_r = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %base_ddr_addr_addr)" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 1.24ns
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8)"
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_buffer_OC_s) nounwind"
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%indvar1 = zext i10 %indvar to i64"
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %indvar1" [ddr_to_axis_reader_SD.cpp:52]
ST_11 : Operation 145 [1/1] (1.23ns)   --->   "store i64 %base_ddr_addr_addr_r, i64* %buffer_addr, align 8" [ddr_to_axis_reader_SD.cpp:52]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 12> : 0.66ns
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %stereo_enabler_read, label %.preheader.preheader, label %.preheader9.preheader" [ddr_to_axis_reader_SD.cpp:53]
ST_12 : Operation 149 [1/1] (0.65ns)   --->   "br label %.preheader9" [ddr_to_axis_reader_SD.cpp:55]
ST_12 : Operation 150 [1/1] (0.65ns)   --->   "br label %.preheader" [ddr_to_axis_reader_SD.cpp:73]

 <State 13> : 4.08ns
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%j = phi i13 [ %j_4, %6 ], [ 0, %.preheader9.preheader ]"
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %j, i32 12)" [ddr_to_axis_reader_SD.cpp:55]
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.loopexit.loopexit119, label %3" [ddr_to_axis_reader_SD.cpp:55]
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [ddr_to_axis_reader_SD.cpp:56]
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:57]
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%luma_chroma_switch_l = load i32* @luma_chroma_switch, align 4" [ddr_to_axis_reader_SD.cpp:58]
ST_13 : Operation 157 [1/1] (0.99ns)   --->   "%tmp_16 = icmp eq i32 %luma_chroma_switch_l, 1" [ddr_to_axis_reader_SD.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %4, label %5" [ddr_to_axis_reader_SD.cpp:58]
ST_13 : Operation 159 [1/1] (1.01ns)   --->   "%tmp_18 = add nsw i32 1, %luma_chroma_switch_l" [ddr_to_axis_reader_SD.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.65ns)   --->   "store i32 %tmp_18, i32* @luma_chroma_switch, align 4" [ddr_to_axis_reader_SD.cpp:66]
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i13 %j to i3" [ddr_to_axis_reader_SD.cpp:55]
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%gepindex62_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j, i32 3, i32 11)" [ddr_to_axis_reader_SD.cpp:55]
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%gepindex264_cast = zext i9 %gepindex62_cast to i64" [ddr_to_axis_reader_SD.cpp:55]
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex264_cast" [ddr_to_axis_reader_SD.cpp:55]
ST_13 : Operation 165 [2/2] (1.23ns)   --->   "%buffer_load_3 = load i64* %buffer_addr_3, align 8" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 166 [1/1] (0.65ns)   --->   "br label %6"
ST_13 : Operation 167 [1/1] (0.65ns)   --->   "store i32 0, i32* @luma_chroma_switch, align 4" [ddr_to_axis_reader_SD.cpp:60]
ST_13 : Operation 168 [1/1] (0.82ns)   --->   "%j_3 = add i13 -1, %j" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i13 %j_3 to i3" [ddr_to_axis_reader_SD.cpp:61]
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_52 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %j_3, i32 3, i32 12)" [ddr_to_axis_reader_SD.cpp:61]
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%adjSize = sext i10 %tmp_52 to i14" [ddr_to_axis_reader_SD.cpp:61]
ST_13 : Operation 172 [1/1] (0.78ns)   --->   "%mem_index_gep = add i14 4, %adjSize" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%adjSize55_cast = zext i14 %mem_index_gep to i15" [ddr_to_axis_reader_SD.cpp:62]
ST_13 : Operation 174 [1/1] (0.91ns)   --->   "%addrCmp = icmp ult i10 %tmp_52, -4" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.94ns)   --->   "%addrCmp1 = icmp ult i14 %mem_index_gep, 516" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.79ns)   --->   "%gepindex = add i15 -4, %adjSize55_cast" [ddr_to_axis_reader_SD.cpp:62]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node gepindex2)   --->   "%gepindex1 = select i1 %addrCmp, i15 %gepindex, i15 511" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.29ns) (out node of the LUT)   --->   "%gepindex2 = select i1 %addrCmp1, i15 %gepindex1, i15 511" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%gepindex2_cast = sext i15 %gepindex2 to i64" [ddr_to_axis_reader_SD.cpp:61]
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%buffer_addr_2 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex2_cast" [ddr_to_axis_reader_SD.cpp:61]
ST_13 : Operation 181 [2/2] (1.23ns)   --->   "%buffer_load_2 = load i64* %buffer_addr_2, align 8" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 182 [1/1] (0.65ns)   --->   "br label %6" [ddr_to_axis_reader_SD.cpp:63]
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node j_4)   --->   "%j_1 = phi i13 [ %j_3, %4 ], [ %j, %5 ]"
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_14)" [ddr_to_axis_reader_SD.cpp:69]
ST_13 : Operation 185 [1/1] (0.82ns) (out node of the LUT)   --->   "%j_4 = add i13 %j_1, 1" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader9" [ddr_to_axis_reader_SD.cpp:55]

 <State 14> : 3.51ns
ST_14 : Operation 187 [1/2] (1.23ns)   --->   "%buffer_load_3 = load i64* %buffer_addr_3, align 8" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%start_pos3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_70, i3 0)" [ddr_to_axis_reader_SD.cpp:55]
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%end_pos3 = or i6 %start_pos3, 7" [ddr_to_axis_reader_SD.cpp:55]
ST_14 : Operation 190 [1/1] (0.78ns)   --->   "%tmp_71 = icmp ugt i6 %start_pos3, %end_pos3" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_72 = zext i6 %start_pos3 to i7" [ddr_to_axis_reader_SD.cpp:55]
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_73 = zext i6 %end_pos3 to i7" [ddr_to_axis_reader_SD.cpp:55]
ST_14 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%tmp_74 = call i64 @llvm.part.select.i64(i64 %buffer_load_3, i32 63, i32 0)" [ddr_to_axis_reader_SD.cpp:55]
ST_14 : Operation 194 [1/1] (0.78ns)   --->   "%tmp_75 = sub i7 %tmp_72, %tmp_73" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%tmp_76 = xor i7 %tmp_72, 63" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.78ns)   --->   "%tmp_77 = sub i7 %tmp_73, %tmp_72" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp_81)   --->   "%tmp_78 = select i1 %tmp_71, i7 %tmp_75, i7 %tmp_77" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%tmp_79 = select i1 %tmp_71, i64 %tmp_74, i64 %buffer_load_3" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%tmp_80 = select i1 %tmp_71, i7 %tmp_76, i7 %tmp_72" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_81 = sub i7 63, %tmp_78" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_84)   --->   "%tmp_82 = zext i7 %tmp_80 to i64" [ddr_to_axis_reader_SD.cpp:55]
ST_14 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_83 = zext i7 %tmp_81 to i64" [ddr_to_axis_reader_SD.cpp:55]
ST_14 : Operation 203 [1/1] (1.53ns) (out node of the LUT)   --->   "%tmp_84 = lshr i64 %tmp_79, %tmp_82" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_85 = lshr i64 -1, %tmp_83" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_86 = and i64 %tmp_84, %tmp_85" [ddr_to_axis_reader_SD.cpp:55]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i64 %tmp_86 to i8" [ddr_to_axis_reader_SD.cpp:55]
ST_14 : Operation 207 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_87)" [ddr_to_axis_reader_SD.cpp:67]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 208 [1/2] (1.23ns)   --->   "%buffer_load_2 = load i64* %buffer_addr_2, align 8" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%start_pos = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_51, i3 0)" [ddr_to_axis_reader_SD.cpp:61]
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%end_pos2 = or i6 %start_pos, 7" [ddr_to_axis_reader_SD.cpp:61]
ST_14 : Operation 211 [1/1] (0.78ns)   --->   "%tmp_53 = icmp ugt i6 %start_pos, %end_pos2" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_54 = zext i6 %start_pos to i7" [ddr_to_axis_reader_SD.cpp:61]
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_55 = zext i6 %end_pos2 to i7" [ddr_to_axis_reader_SD.cpp:61]
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_56 = call i64 @llvm.part.select.i64(i64 %buffer_load_2, i32 63, i32 0)" [ddr_to_axis_reader_SD.cpp:61]
ST_14 : Operation 215 [1/1] (0.78ns)   --->   "%tmp_57 = sub i7 %tmp_54, %tmp_55" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_58 = xor i7 %tmp_54, 63" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.78ns)   --->   "%tmp_59 = sub i7 %tmp_55, %tmp_54" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node tmp_63)   --->   "%tmp_60 = select i1 %tmp_53, i7 %tmp_57, i7 %tmp_59" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_61 = select i1 %tmp_53, i64 %tmp_56, i64 %buffer_load_2" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_62 = select i1 %tmp_53, i7 %tmp_58, i7 %tmp_54" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_63 = sub i7 63, %tmp_60" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_64 = zext i7 %tmp_62 to i64" [ddr_to_axis_reader_SD.cpp:61]
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_65 = zext i7 %tmp_63 to i64" [ddr_to_axis_reader_SD.cpp:61]
ST_14 : Operation 224 [1/1] (1.53ns) (out node of the LUT)   --->   "%tmp_66 = lshr i64 %tmp_61, %tmp_64" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_67 = lshr i64 -1, %tmp_65" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_68 = and i64 %tmp_66, %tmp_67" [ddr_to_axis_reader_SD.cpp:61]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %tmp_68 to i8" [ddr_to_axis_reader_SD.cpp:61]
ST_14 : Operation 228 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_69)" [ddr_to_axis_reader_SD.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 15> : 0.00ns
ST_15 : Operation 229 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_87)" [ddr_to_axis_reader_SD.cpp:67]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 230 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_69)" [ddr_to_axis_reader_SD.cpp:62]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 16> : 1.02ns
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_16 : Operation 233 [1/1] (1.01ns)   --->   "%offset_1 = add i32 %offset1, 512" [ddr_to_axis_reader_SD.cpp:81]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "br label %1" [ddr_to_axis_reader_SD.cpp:50]

 <State 17> : 1.24ns
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%j1 = phi i13 [ %j_2, %7 ], [ 0, %.preheader.preheader ]"
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %j1, i32 12)" [ddr_to_axis_reader_SD.cpp:73]
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.loopexit.loopexit, label %7" [ddr_to_axis_reader_SD.cpp:73]
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i13 %j1 to i3" [ddr_to_axis_reader_SD.cpp:73]
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%gepindex74_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j1, i32 3, i32 11)" [ddr_to_axis_reader_SD.cpp:73]
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%gepindex276_cast = zext i9 %gepindex74_cast to i64" [ddr_to_axis_reader_SD.cpp:73]
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex276_cast" [ddr_to_axis_reader_SD.cpp:73]
ST_17 : Operation 243 [2/2] (1.23ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %j1, i32 1, i32 2)" [ddr_to_axis_reader_SD.cpp:73]
ST_17 : Operation 245 [2/2] (1.23ns)   --->   "%buffer_load_1 = load i64* %buffer_addr_1, align 8" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_17 : Operation 246 [1/1] (0.82ns)   --->   "%j_2 = add i13 2, %j1" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.51ns
ST_18 : Operation 247 [1/2] (1.23ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%start_pos1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_13, i4 0)" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%end_pos = or i6 %start_pos1, 7" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 250 [1/1] (0.78ns)   --->   "%tmp_15 = icmp ugt i6 %start_pos1, %end_pos" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_17 = zext i6 %start_pos1 to i7" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_19 = zext i6 %end_pos to i7" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_20 = call i64 @llvm.part.select.i64(i64 %buffer_load, i32 63, i32 0)" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 254 [1/1] (0.78ns)   --->   "%tmp_21 = sub i7 %tmp_17, %tmp_19" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_22 = xor i7 %tmp_17, 63" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (0.78ns)   --->   "%tmp_23 = sub i7 %tmp_19, %tmp_17" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_24 = select i1 %tmp_15, i7 %tmp_21, i7 %tmp_23" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_25 = select i1 %tmp_15, i64 %tmp_20, i64 %buffer_load" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_26 = select i1 %tmp_15, i7 %tmp_22, i7 %tmp_17" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_27 = sub i7 63, %tmp_24" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node tmp_30)   --->   "%tmp_28 = zext i7 %tmp_26 to i64" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_29 = zext i7 %tmp_27 to i64" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 263 [1/1] (1.53ns) (out node of the LUT)   --->   "%tmp_30 = lshr i64 %tmp_25, %tmp_28" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_31 = lshr i64 -1, %tmp_29" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_32 = and i64 %tmp_30, %tmp_31" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i64 %tmp_32 to i8" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 267 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_33)" [ddr_to_axis_reader_SD.cpp:76]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_12 = or i3 %tmp_11, 1" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 269 [1/2] (1.23ns)   --->   "%buffer_load_1 = load i64* %buffer_addr_1, align 8" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%start_pos2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_12, i3 0)" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%end_pos1 = or i6 %start_pos2, 7" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 272 [1/1] (0.78ns)   --->   "%tmp_34 = icmp ugt i6 %start_pos2, %end_pos1" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_35 = zext i6 %start_pos2 to i7" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_36 = zext i6 %end_pos1 to i7" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_37 = call i64 @llvm.part.select.i64(i64 %buffer_load_1, i32 63, i32 0)" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 276 [1/1] (0.78ns)   --->   "%tmp_38 = sub i7 %tmp_35, %tmp_36" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_39 = xor i7 %tmp_35, 63" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 278 [1/1] (0.78ns)   --->   "%tmp_40 = sub i7 %tmp_36, %tmp_35" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_41 = select i1 %tmp_34, i7 %tmp_38, i7 %tmp_40" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_42 = select i1 %tmp_34, i64 %tmp_37, i64 %buffer_load_1" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_43 = select i1 %tmp_34, i7 %tmp_39, i7 %tmp_35" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_44 = sub i7 63, %tmp_41" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_45 = zext i7 %tmp_43 to i64" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_46 = zext i7 %tmp_44 to i64" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 285 [1/1] (1.53ns) (out node of the LUT)   --->   "%tmp_47 = lshr i64 %tmp_42, %tmp_45" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%tmp_48 = lshr i64 -1, %tmp_46" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_49 = and i64 %tmp_47, %tmp_48" [ddr_to_axis_reader_SD.cpp:73]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i64 %tmp_49 to i8" [ddr_to_axis_reader_SD.cpp:73]
ST_18 : Operation 289 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outstream_channel_2_V, i8 %tmp_50)" [ddr_to_axis_reader_SD.cpp:77]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 19> : 0.00ns
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [ddr_to_axis_reader_SD.cpp:74]
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader_SD.cpp:75]
ST_19 : Operation 292 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_33)" [ddr_to_axis_reader_SD.cpp:76]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 293 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outstream_channel_2_V, i8 %tmp_50)" [ddr_to_axis_reader_SD.cpp:77]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_10)" [ddr_to_axis_reader_SD.cpp:78]
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "br label %.preheader" [ddr_to_axis_reader_SD.cpp:73]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outStream_channel_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outstream_channel_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stereo_enabler]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inner_index]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_d_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_d]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_d_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_d_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ luma_chroma_switch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_20            (specbitsmap      ) [ 00000000000000000000]
StgValue_21            (specbitsmap      ) [ 00000000000000000000]
StgValue_22            (specbitsmap      ) [ 00000000000000000000]
StgValue_23            (specbitsmap      ) [ 00000000000000000000]
StgValue_24            (specbitsmap      ) [ 00000000000000000000]
StgValue_25            (specbitsmap      ) [ 00000000000000000000]
StgValue_26            (specbitsmap      ) [ 00000000000000000000]
StgValue_27            (specbitsmap      ) [ 00000000000000000000]
StgValue_28            (specbitsmap      ) [ 00000000000000000000]
StgValue_29            (spectopmodule    ) [ 00000000000000000000]
stereo_enabler_read    (read             ) [ 00111111111111111111]
update_intr_read       (read             ) [ 00000000000000000000]
frame_buffer_number_s  (read             ) [ 00000000000000000000]
frame_buffer_offset_1  (read             ) [ 00000000000000000000]
frame_buffer_dim_rea   (read             ) [ 00000000000000000000]
base_address_read      (read             ) [ 00000000000000000000]
buffer                 (alloca           ) [ 00111111111111111111]
StgValue_37            (specinterface    ) [ 00000000000000000000]
StgValue_38            (specinterface    ) [ 00000000000000000000]
StgValue_39            (specinterface    ) [ 00000000000000000000]
StgValue_40            (specinterface    ) [ 00000000000000000000]
StgValue_41            (specinterface    ) [ 00000000000000000000]
StgValue_42            (specinterface    ) [ 00000000000000000000]
StgValue_43            (specinterface    ) [ 00000000000000000000]
StgValue_44            (specinterface    ) [ 00000000000000000000]
StgValue_45            (specinterface    ) [ 00000000000000000000]
StgValue_46            (specinterface    ) [ 00000000000000000000]
StgValue_47            (specmemcore      ) [ 00000000000000000000]
inner_index_load       (load             ) [ 00111111111111111111]
StgValue_49            (specreset        ) [ 00000000000000000000]
StgValue_50            (specreset        ) [ 00000000000000000000]
guard_variable_for_d_4 (load             ) [ 01000000000000000000]
FRAME_BUFFER_DIM_loa   (load             ) [ 00000000000000000000]
StgValue_53            (br               ) [ 00000000000000000000]
StgValue_54            (store            ) [ 00000000000000000000]
StgValue_55            (br               ) [ 00000000000000000000]
FRAME_BUFFER_DIM_fla   (phi              ) [ 00000000000000000000]
FRAME_BUFFER_DIM_loc   (phi              ) [ 00000000000000000000]
StgValue_58            (specreset        ) [ 00000000000000000000]
guard_variable_for_d_5 (load             ) [ 01000000000000000000]
FRAME_OFFSET_load      (load             ) [ 00000000000000000000]
StgValue_61            (br               ) [ 00000000000000000000]
StgValue_62            (store            ) [ 00000000000000000000]
StgValue_63            (br               ) [ 00000000000000000000]
FRAME_OFFSET_flag      (phi              ) [ 00000000000000000000]
FRAME_OFFSET_loc       (phi              ) [ 00000000000000000000]
StgValue_66            (specreset        ) [ 00000000000000000000]
guard_variable_for_d_6 (load             ) [ 01000000000000000000]
FRAME_BUFFER_NUMBER_s  (load             ) [ 00000000000000000000]
StgValue_69            (br               ) [ 00000000000000000000]
StgValue_70            (store            ) [ 00000000000000000000]
StgValue_71            (br               ) [ 00000000000000000000]
FRAME_BUFFER_NUMBER_1  (phi              ) [ 00000000000000000000]
FRAME_BUFFER_NUMBER_2  (phi              ) [ 00000000000000000000]
StgValue_74            (specreset        ) [ 00000000000000000000]
guard_variable_for_d_7 (load             ) [ 01000000000000000000]
BASE_ADDRESS_load      (load             ) [ 00000000000000000000]
StgValue_77            (br               ) [ 00000000000000000000]
StgValue_78            (store            ) [ 00000000000000000000]
StgValue_79            (br               ) [ 00000000000000000000]
BASE_ADDRESS_flag      (phi              ) [ 00000000000000000000]
BASE_ADDRESS_loc       (phi              ) [ 00000000000000000000]
StgValue_82            (specreset        ) [ 00000000000000000000]
tmp_7                  (partselect       ) [ 00000000000000000000]
tmp_8                  (zext             ) [ 00000000000000000000]
p_FRAME_BUFFER_DIM_fl  (or               ) [ 01000000000000000000]
frame_buffer_dim_FRA   (select           ) [ 00000000000000000000]
p_FRAME_OFFSET_flag    (or               ) [ 01000000000000000000]
p_FRAME_BUFFER_NUMBER  (or               ) [ 01000000000000000000]
tmp_1_FRAME_BUFFER_N   (select           ) [ 00000000000000000000]
tmp_1_FRAME_BUFFER_N_1 (zext             ) [ 00111111111111111111]
p_BASE_ADDRESS_flag    (or               ) [ 01000000000000000000]
tmp_7_base_address     (select           ) [ 00000000000000000000]
frame_buffer_offset_s  (select           ) [ 00000000000000000000]
tmp_7_BASE_ADDRESS_l   (select           ) [ 00000000000000000000]
tmp_s                  (mul              ) [ 00000000000000000000]
tmp_2                  (partselect       ) [ 00000000000000000000]
tmp_9                  (zext             ) [ 00000000000000000000]
offset                 (add              ) [ 01111111111111111111]
StgValue_99            (br               ) [ 00000000000000000000]
StgValue_100           (store            ) [ 00000000000000000000]
StgValue_101           (br               ) [ 00000000000000000000]
StgValue_102           (br               ) [ 00000000000000000000]
StgValue_103           (store            ) [ 00000000000000000000]
StgValue_104           (br               ) [ 00000000000000000000]
StgValue_105           (br               ) [ 00000000000000000000]
StgValue_106           (store            ) [ 00000000000000000000]
StgValue_107           (br               ) [ 00000000000000000000]
StgValue_108           (br               ) [ 00000000000000000000]
StgValue_109           (store            ) [ 00000000000000000000]
StgValue_110           (br               ) [ 00000000000000000000]
tmp_5                  (partselect       ) [ 00111111111111111111]
StgValue_112           (br               ) [ 01111111111111111111]
offset1                (phi              ) [ 00111111111111111111]
i                      (phi              ) [ 00100000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000]
exitcond1              (icmp             ) [ 00111111111111111111]
i_1                    (add              ) [ 01111111111111111111]
StgValue_118           (br               ) [ 00000000000000000000]
tmp_1                  (sext             ) [ 00000000000000000000]
base_ddr_addr_addr     (getelementptr    ) [ 00011111111100000000]
tmp_3                  (icmp             ) [ 00000000000000000000]
tmp_4                  (add              ) [ 00000000000000000000]
storemerge             (select           ) [ 00000000000000000000]
StgValue_125           (store            ) [ 00000000000000000000]
StgValue_126           (ret              ) [ 00000000000000000000]
base_ddr_addr_addr_1   (readreq          ) [ 00000000000000000000]
StgValue_133           (br               ) [ 00111111111111111111]
indvar                 (phi              ) [ 00000000011100000000]
exitcond               (icmp             ) [ 00111111111111111111]
empty_9                (speclooptripcount) [ 00000000000000000000]
indvar_next            (add              ) [ 00111111111111111111]
StgValue_138           (br               ) [ 00000000000000000000]
base_ddr_addr_addr_r   (read             ) [ 00000000010100000000]
burstread_rbegin       (specregionbegin  ) [ 00000000000000000000]
StgValue_141           (specpipeline     ) [ 00000000000000000000]
empty_10               (specloopname     ) [ 00000000000000000000]
indvar1                (zext             ) [ 00000000000000000000]
buffer_addr            (getelementptr    ) [ 00000000000000000000]
StgValue_145           (store            ) [ 00000000000000000000]
burstread_rend         (specregionend    ) [ 00000000000000000000]
StgValue_147           (br               ) [ 00111111111111111111]
StgValue_148           (br               ) [ 00000000000000000000]
StgValue_149           (br               ) [ 00111111111111111111]
StgValue_150           (br               ) [ 00111111111111111111]
j                      (phi              ) [ 00000000000001110000]
tmp_6                  (bitselect        ) [ 00111111111111111111]
StgValue_153           (br               ) [ 00000000000000000000]
tmp_14                 (specregionbegin  ) [ 00000000000000000000]
StgValue_155           (specpipeline     ) [ 00000000000000000000]
luma_chroma_switch_l   (load             ) [ 00000000000000000000]
tmp_16                 (icmp             ) [ 00111111111111111111]
StgValue_158           (br               ) [ 00000000000000000000]
tmp_18                 (add              ) [ 00000000000000000000]
StgValue_160           (store            ) [ 00000000000000000000]
tmp_70                 (trunc            ) [ 00000000000001100000]
gepindex62_cast        (partselect       ) [ 00000000000000000000]
gepindex264_cast       (zext             ) [ 00000000000000000000]
buffer_addr_3          (getelementptr    ) [ 00000000000001100000]
StgValue_166           (br               ) [ 00000000000000000000]
StgValue_167           (store            ) [ 00000000000000000000]
j_3                    (add              ) [ 00000000000000000000]
tmp_51                 (trunc            ) [ 00000000000001100000]
tmp_52                 (partselect       ) [ 00000000000000000000]
adjSize                (sext             ) [ 00000000000000000000]
mem_index_gep          (add              ) [ 00000000000000000000]
adjSize55_cast         (zext             ) [ 00000000000000000000]
addrCmp                (icmp             ) [ 00000000000000000000]
addrCmp1               (icmp             ) [ 00000000000000000000]
gepindex               (add              ) [ 00000000000000000000]
gepindex1              (select           ) [ 00000000000000000000]
gepindex2              (select           ) [ 00000000000000000000]
gepindex2_cast         (sext             ) [ 00000000000000000000]
buffer_addr_2          (getelementptr    ) [ 00000000000001100000]
StgValue_182           (br               ) [ 00000000000000000000]
j_1                    (phi              ) [ 00000000000000000000]
empty_11               (specregionend    ) [ 00000000000000000000]
j_4                    (add              ) [ 00111111111111111111]
StgValue_186           (br               ) [ 00111111111111111111]
buffer_load_3          (load             ) [ 00000000000000000000]
start_pos3             (bitconcatenate   ) [ 00000000000000000000]
end_pos3               (or               ) [ 00000000000000000000]
tmp_71                 (icmp             ) [ 00000000000000000000]
tmp_72                 (zext             ) [ 00000000000000000000]
tmp_73                 (zext             ) [ 00000000000000000000]
tmp_74                 (partselect       ) [ 00000000000000000000]
tmp_75                 (sub              ) [ 00000000000000000000]
tmp_76                 (xor              ) [ 00000000000000000000]
tmp_77                 (sub              ) [ 00000000000000000000]
tmp_78                 (select           ) [ 00000000000000000000]
tmp_79                 (select           ) [ 00000000000000000000]
tmp_80                 (select           ) [ 00000000000000000000]
tmp_81                 (sub              ) [ 00000000000000000000]
tmp_82                 (zext             ) [ 00000000000000000000]
tmp_83                 (zext             ) [ 00000000000000000000]
tmp_84                 (lshr             ) [ 00000000000000000000]
tmp_85                 (lshr             ) [ 00000000000000000000]
tmp_86                 (and              ) [ 00000000000000000000]
tmp_87                 (trunc            ) [ 00000000000001010000]
buffer_load_2          (load             ) [ 00000000000000000000]
start_pos              (bitconcatenate   ) [ 00000000000000000000]
end_pos2               (or               ) [ 00000000000000000000]
tmp_53                 (icmp             ) [ 00000000000000000000]
tmp_54                 (zext             ) [ 00000000000000000000]
tmp_55                 (zext             ) [ 00000000000000000000]
tmp_56                 (partselect       ) [ 00000000000000000000]
tmp_57                 (sub              ) [ 00000000000000000000]
tmp_58                 (xor              ) [ 00000000000000000000]
tmp_59                 (sub              ) [ 00000000000000000000]
tmp_60                 (select           ) [ 00000000000000000000]
tmp_61                 (select           ) [ 00000000000000000000]
tmp_62                 (select           ) [ 00000000000000000000]
tmp_63                 (sub              ) [ 00000000000000000000]
tmp_64                 (zext             ) [ 00000000000000000000]
tmp_65                 (zext             ) [ 00000000000000000000]
tmp_66                 (lshr             ) [ 00000000000000000000]
tmp_67                 (lshr             ) [ 00000000000000000000]
tmp_68                 (and              ) [ 00000000000000000000]
tmp_69                 (trunc            ) [ 00000000000001010000]
StgValue_229           (write            ) [ 00000000000000000000]
StgValue_230           (write            ) [ 00000000000000000000]
StgValue_231           (br               ) [ 00000000000000000000]
StgValue_232           (br               ) [ 00000000000000000000]
offset_1               (add              ) [ 01111111111111111111]
StgValue_234           (br               ) [ 01111111111111111111]
j1                     (phi              ) [ 00000000000000000100]
tmp                    (bitselect        ) [ 00111111111111111111]
empty_12               (speclooptripcount) [ 00000000000000000000]
StgValue_238           (br               ) [ 00000000000000000000]
tmp_11                 (trunc            ) [ 00000000000000000110]
gepindex74_cast        (partselect       ) [ 00000000000000000000]
gepindex276_cast       (zext             ) [ 00000000000000000000]
buffer_addr_1          (getelementptr    ) [ 00000000000000000110]
tmp_13                 (partselect       ) [ 00000000000000000110]
j_2                    (add              ) [ 00111111111111111111]
buffer_load            (load             ) [ 00000000000000000000]
start_pos1             (bitconcatenate   ) [ 00000000000000000000]
end_pos                (or               ) [ 00000000000000000000]
tmp_15                 (icmp             ) [ 00000000000000000000]
tmp_17                 (zext             ) [ 00000000000000000000]
tmp_19                 (zext             ) [ 00000000000000000000]
tmp_20                 (partselect       ) [ 00000000000000000000]
tmp_21                 (sub              ) [ 00000000000000000000]
tmp_22                 (xor              ) [ 00000000000000000000]
tmp_23                 (sub              ) [ 00000000000000000000]
tmp_24                 (select           ) [ 00000000000000000000]
tmp_25                 (select           ) [ 00000000000000000000]
tmp_26                 (select           ) [ 00000000000000000000]
tmp_27                 (sub              ) [ 00000000000000000000]
tmp_28                 (zext             ) [ 00000000000000000000]
tmp_29                 (zext             ) [ 00000000000000000000]
tmp_30                 (lshr             ) [ 00000000000000000000]
tmp_31                 (lshr             ) [ 00000000000000000000]
tmp_32                 (and              ) [ 00000000000000000000]
tmp_33                 (trunc            ) [ 00000000000000000101]
tmp_12                 (or               ) [ 00000000000000000000]
buffer_load_1          (load             ) [ 00000000000000000000]
start_pos2             (bitconcatenate   ) [ 00000000000000000000]
end_pos1               (or               ) [ 00000000000000000000]
tmp_34                 (icmp             ) [ 00000000000000000000]
tmp_35                 (zext             ) [ 00000000000000000000]
tmp_36                 (zext             ) [ 00000000000000000000]
tmp_37                 (partselect       ) [ 00000000000000000000]
tmp_38                 (sub              ) [ 00000000000000000000]
tmp_39                 (xor              ) [ 00000000000000000000]
tmp_40                 (sub              ) [ 00000000000000000000]
tmp_41                 (select           ) [ 00000000000000000000]
tmp_42                 (select           ) [ 00000000000000000000]
tmp_43                 (select           ) [ 00000000000000000000]
tmp_44                 (sub              ) [ 00000000000000000000]
tmp_45                 (zext             ) [ 00000000000000000000]
tmp_46                 (zext             ) [ 00000000000000000000]
tmp_47                 (lshr             ) [ 00000000000000000000]
tmp_48                 (lshr             ) [ 00000000000000000000]
tmp_49                 (and              ) [ 00000000000000000000]
tmp_50                 (trunc            ) [ 00000000000000000101]
tmp_10                 (specregionbegin  ) [ 00000000000000000000]
StgValue_291           (specpipeline     ) [ 00000000000000000000]
StgValue_292           (write            ) [ 00000000000000000000]
StgValue_293           (write            ) [ 00000000000000000000]
empty_13               (specregionend    ) [ 00000000000000000000]
StgValue_295           (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outStream_channel_1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_channel_1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outstream_channel_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outstream_channel_2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="base_address">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update_intr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stereo_enabler">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stereo_enabler"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inner_index">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="guard_variable_for_d_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_d_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="guard_variable_for_d">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_d"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="guard_variable_for_d_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_d_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="guard_variable_for_d_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_d_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="luma_chroma_switch">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="luma_chroma_switch"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_to_axis_reader_S"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buffer_OC_s"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="buffer_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="stereo_enabler_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stereo_enabler_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="update_intr_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="frame_buffer_number_s_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_s/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="frame_buffer_offset_1_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="frame_buffer_dim_rea_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_rea/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="base_address_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_readreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="11" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="base_ddr_addr_addr_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="base_ddr_addr_addr_r_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="8"/>
<pin id="240" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_ddr_addr_addr_r/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_207/14 StgValue_228/14 StgValue_267/18 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_289/18 "/>
</bind>
</comp>

<comp id="256" class="1004" name="buffer_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="266" dir="0" index="3" bw="9" slack="0"/>
<pin id="267" dir="0" index="4" bw="64" slack="1"/>
<pin id="265" dir="1" index="2" bw="64" slack="0"/>
<pin id="268" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_145/11 buffer_load_3/13 buffer_load_2/13 buffer_load/17 buffer_load_1/17 "/>
</bind>
</comp>

<comp id="270" class="1004" name="buffer_addr_3_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="9" slack="0"/>
<pin id="274" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="buffer_addr_2_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="15" slack="0"/>
<pin id="281" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_2/13 "/>
</bind>
</comp>

<comp id="284" class="1004" name="buffer_addr_1_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="9" slack="0"/>
<pin id="288" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/17 "/>
</bind>
</comp>

<comp id="292" class="1005" name="FRAME_BUFFER_DIM_fla_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_DIM_fla (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="FRAME_BUFFER_DIM_fla_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_BUFFER_DIM_fla/1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="FRAME_BUFFER_DIM_loc_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="305" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_DIM_loc (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="FRAME_BUFFER_DIM_loc_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_BUFFER_DIM_loc/1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="FRAME_OFFSET_flag_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_OFFSET_flag (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="FRAME_OFFSET_flag_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_OFFSET_flag/1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="FRAME_OFFSET_loc_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_OFFSET_loc (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="FRAME_OFFSET_loc_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_OFFSET_loc/1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="FRAME_BUFFER_NUMBER_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_NUMBER_1 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="FRAME_BUFFER_NUMBER_1_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_BUFFER_NUMBER_1/1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="FRAME_BUFFER_NUMBER_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_NUMBER_2 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="FRAME_BUFFER_NUMBER_2_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_BUFFER_NUMBER_2/1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="BASE_ADDRESS_flag_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="BASE_ADDRESS_flag (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="BASE_ADDRESS_flag_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="BASE_ADDRESS_flag/1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="BASE_ADDRESS_loc_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="BASE_ADDRESS_loc (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="BASE_ADDRESS_loc_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="32" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="BASE_ADDRESS_loc/1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="offset1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="10"/>
<pin id="378" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="offset1_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="20" slack="1"/>
<pin id="388" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="20" slack="0"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="indvar_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="1"/>
<pin id="399" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="indvar_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="10" slack="0"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="409" class="1005" name="j_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="1"/>
<pin id="411" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="j_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="420" class="1005" name="j_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="422" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="j_1_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="13" slack="0"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="430" class="1005" name="j1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="1"/>
<pin id="432" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="j1_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/17 "/>
</bind>
</comp>

<comp id="441" class="1004" name="inner_index_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_index_load/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="guard_variable_for_d_4_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_d_4/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="FRAME_BUFFER_DIM_loa_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_loa/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="StgValue_54_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="guard_variable_for_d_5_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_d_5/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="FRAME_OFFSET_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="StgValue_62_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="guard_variable_for_d_6_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_d_6/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="FRAME_BUFFER_NUMBER_s_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_s/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="StgValue_70_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="guard_variable_for_d_7_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_d_7/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="BASE_ADDRESS_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="StgValue_78_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="29" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="3" slack="0"/>
<pin id="509" dir="0" index="3" bw="6" slack="0"/>
<pin id="510" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_8_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="29" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_FRAME_BUFFER_DIM_fl_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_FRAME_BUFFER_DIM_fl/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="frame_buffer_dim_FRA_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="32" slack="0"/>
<pin id="529" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="frame_buffer_dim_FRA/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_FRAME_OFFSET_flag_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_FRAME_OFFSET_flag/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_FRAME_BUFFER_NUMBER_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_FRAME_BUFFER_NUMBER/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_1_FRAME_BUFFER_N_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="0" index="2" bw="8" slack="0"/>
<pin id="549" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_FRAME_BUFFER_N/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_1_FRAME_BUFFER_N_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_FRAME_BUFFER_N_1/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_BASE_ADDRESS_flag_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_BASE_ADDRESS_flag/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_7_base_address_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="29" slack="0"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_base_address/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="frame_buffer_offset_s_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="frame_buffer_offset_s/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_7_BASE_ADDRESS_l_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="29" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_BASE_ADDRESS_l/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="29" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="3" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_9_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="29" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="offset_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="29" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="StgValue_100_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="StgValue_103_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="StgValue_106_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="StgValue_109_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_5_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="20" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="exitcond1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="20" slack="0"/>
<pin id="649" dir="0" index="1" bw="20" slack="1"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="i_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="20" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="base_ddr_addr_addr_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="8" slack="1"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_4_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="storemerge_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="StgValue_125_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="exitcond_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="0" index="1" bw="10" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="indvar_next_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="indvar1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="2"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/11 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_6_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="13" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="luma_chroma_switch_l_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="luma_chroma_switch_l/13 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_16_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_18_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="733" class="1004" name="StgValue_160_store_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_70_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="13" slack="0"/>
<pin id="741" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="gepindex62_cast_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="0"/>
<pin id="745" dir="0" index="1" bw="13" slack="0"/>
<pin id="746" dir="0" index="2" bw="3" slack="0"/>
<pin id="747" dir="0" index="3" bw="5" slack="0"/>
<pin id="748" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex62_cast/13 "/>
</bind>
</comp>

<comp id="753" class="1004" name="gepindex264_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="9" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex264_cast/13 "/>
</bind>
</comp>

<comp id="758" class="1004" name="StgValue_167_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="j_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="13" slack="0"/>
<pin id="767" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/13 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_51_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="13" slack="0"/>
<pin id="773" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_52_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="13" slack="0"/>
<pin id="778" dir="0" index="2" bw="3" slack="0"/>
<pin id="779" dir="0" index="3" bw="5" slack="0"/>
<pin id="780" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/13 "/>
</bind>
</comp>

<comp id="785" class="1004" name="adjSize_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="0"/>
<pin id="787" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="adjSize/13 "/>
</bind>
</comp>

<comp id="789" class="1004" name="mem_index_gep_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="0"/>
<pin id="791" dir="0" index="1" bw="10" slack="0"/>
<pin id="792" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mem_index_gep/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="adjSize55_cast_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="11" slack="0"/>
<pin id="797" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adjSize55_cast/13 "/>
</bind>
</comp>

<comp id="799" class="1004" name="addrCmp_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="0" index="1" bw="10" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="addrCmp1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="0"/>
<pin id="807" dir="0" index="1" bw="11" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp1/13 "/>
</bind>
</comp>

<comp id="811" class="1004" name="gepindex_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="0"/>
<pin id="813" dir="0" index="1" bw="11" slack="0"/>
<pin id="814" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gepindex/13 "/>
</bind>
</comp>

<comp id="817" class="1004" name="gepindex1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="15" slack="0"/>
<pin id="820" dir="0" index="2" bw="10" slack="0"/>
<pin id="821" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex1/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="gepindex2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="15" slack="0"/>
<pin id="828" dir="0" index="2" bw="10" slack="0"/>
<pin id="829" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex2/13 "/>
</bind>
</comp>

<comp id="833" class="1004" name="gepindex2_cast_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="15" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gepindex2_cast/13 "/>
</bind>
</comp>

<comp id="838" class="1004" name="j_4_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="13" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/13 "/>
</bind>
</comp>

<comp id="844" class="1004" name="start_pos3_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="6" slack="0"/>
<pin id="846" dir="0" index="1" bw="3" slack="1"/>
<pin id="847" dir="0" index="2" bw="1" slack="0"/>
<pin id="848" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos3/14 "/>
</bind>
</comp>

<comp id="851" class="1004" name="end_pos3_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="6" slack="0"/>
<pin id="853" dir="0" index="1" bw="4" slack="0"/>
<pin id="854" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos3/14 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_71_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="0"/>
<pin id="859" dir="0" index="1" bw="6" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_71/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_72_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="6" slack="0"/>
<pin id="865" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72/14 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_73_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="6" slack="0"/>
<pin id="869" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/14 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_74_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="0"/>
<pin id="873" dir="0" index="1" bw="64" slack="0"/>
<pin id="874" dir="0" index="2" bw="7" slack="0"/>
<pin id="875" dir="0" index="3" bw="1" slack="0"/>
<pin id="876" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/14 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_75_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="0" index="1" bw="6" slack="0"/>
<pin id="884" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_75/14 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_76_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="6" slack="0"/>
<pin id="889" dir="0" index="1" bw="7" slack="0"/>
<pin id="890" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_76/14 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_77_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="6" slack="0"/>
<pin id="895" dir="0" index="1" bw="6" slack="0"/>
<pin id="896" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_77/14 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_78_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="7" slack="0"/>
<pin id="902" dir="0" index="2" bw="7" slack="0"/>
<pin id="903" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_78/14 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_79_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="64" slack="0"/>
<pin id="910" dir="0" index="2" bw="64" slack="0"/>
<pin id="911" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_79/14 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_80_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="7" slack="0"/>
<pin id="918" dir="0" index="2" bw="6" slack="0"/>
<pin id="919" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_80/14 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_81_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="0"/>
<pin id="925" dir="0" index="1" bw="7" slack="0"/>
<pin id="926" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_81/14 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_82_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="7" slack="0"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82/14 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_83_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="7" slack="0"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_84_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="0"/>
<pin id="939" dir="0" index="1" bw="7" slack="0"/>
<pin id="940" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_84/14 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_85_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="7" slack="0"/>
<pin id="946" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_85/14 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_86_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="0"/>
<pin id="951" dir="0" index="1" bw="64" slack="0"/>
<pin id="952" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_86/14 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_87_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="0"/>
<pin id="957" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/14 "/>
</bind>
</comp>

<comp id="960" class="1004" name="start_pos_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="0"/>
<pin id="962" dir="0" index="1" bw="3" slack="1"/>
<pin id="963" dir="0" index="2" bw="1" slack="0"/>
<pin id="964" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/14 "/>
</bind>
</comp>

<comp id="967" class="1004" name="end_pos2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="6" slack="0"/>
<pin id="969" dir="0" index="1" bw="4" slack="0"/>
<pin id="970" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos2/14 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_53_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="6" slack="0"/>
<pin id="975" dir="0" index="1" bw="6" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/14 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_54_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="0"/>
<pin id="981" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/14 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_55_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="6" slack="0"/>
<pin id="985" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/14 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_56_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="0"/>
<pin id="989" dir="0" index="1" bw="64" slack="0"/>
<pin id="990" dir="0" index="2" bw="7" slack="0"/>
<pin id="991" dir="0" index="3" bw="1" slack="0"/>
<pin id="992" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/14 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_57_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="6" slack="0"/>
<pin id="999" dir="0" index="1" bw="6" slack="0"/>
<pin id="1000" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_57/14 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_58_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="6" slack="0"/>
<pin id="1005" dir="0" index="1" bw="7" slack="0"/>
<pin id="1006" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_58/14 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_59_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="0"/>
<pin id="1011" dir="0" index="1" bw="6" slack="0"/>
<pin id="1012" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_60_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="7" slack="0"/>
<pin id="1018" dir="0" index="2" bw="7" slack="0"/>
<pin id="1019" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_60/14 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_61_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="64" slack="0"/>
<pin id="1026" dir="0" index="2" bw="64" slack="0"/>
<pin id="1027" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_61/14 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_62_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="7" slack="0"/>
<pin id="1034" dir="0" index="2" bw="6" slack="0"/>
<pin id="1035" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62/14 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_63_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="0"/>
<pin id="1041" dir="0" index="1" bw="7" slack="0"/>
<pin id="1042" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_63/14 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_64_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="7" slack="0"/>
<pin id="1047" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/14 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_65_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="7" slack="0"/>
<pin id="1051" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/14 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_66_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="0"/>
<pin id="1055" dir="0" index="1" bw="7" slack="0"/>
<pin id="1056" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_66/14 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_67_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="7" slack="0"/>
<pin id="1062" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_67/14 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_68_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="0"/>
<pin id="1067" dir="0" index="1" bw="64" slack="0"/>
<pin id="1068" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_68/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_69_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="64" slack="0"/>
<pin id="1073" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/14 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="offset_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="10"/>
<pin id="1078" dir="0" index="1" bw="11" slack="0"/>
<pin id="1079" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/16 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="13" slack="0"/>
<pin id="1085" dir="0" index="2" bw="5" slack="0"/>
<pin id="1086" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_11_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="13" slack="0"/>
<pin id="1092" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="gepindex74_cast_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="9" slack="0"/>
<pin id="1096" dir="0" index="1" bw="13" slack="0"/>
<pin id="1097" dir="0" index="2" bw="3" slack="0"/>
<pin id="1098" dir="0" index="3" bw="5" slack="0"/>
<pin id="1099" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex74_cast/17 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="gepindex276_cast_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="9" slack="0"/>
<pin id="1106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex276_cast/17 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_13_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="2" slack="0"/>
<pin id="1111" dir="0" index="1" bw="13" slack="0"/>
<pin id="1112" dir="0" index="2" bw="1" slack="0"/>
<pin id="1113" dir="0" index="3" bw="3" slack="0"/>
<pin id="1114" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/17 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="j_2_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="3" slack="0"/>
<pin id="1121" dir="0" index="1" bw="13" slack="0"/>
<pin id="1122" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/17 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="start_pos1_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="0"/>
<pin id="1127" dir="0" index="1" bw="2" slack="1"/>
<pin id="1128" dir="0" index="2" bw="1" slack="0"/>
<pin id="1129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos1/18 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="end_pos_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="6" slack="0"/>
<pin id="1134" dir="0" index="1" bw="4" slack="0"/>
<pin id="1135" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/18 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp_15_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="6" slack="0"/>
<pin id="1140" dir="0" index="1" bw="6" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/18 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_17_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="6" slack="0"/>
<pin id="1146" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/18 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp_19_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="6" slack="0"/>
<pin id="1150" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/18 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_20_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="64" slack="0"/>
<pin id="1154" dir="0" index="1" bw="64" slack="0"/>
<pin id="1155" dir="0" index="2" bw="7" slack="0"/>
<pin id="1156" dir="0" index="3" bw="1" slack="0"/>
<pin id="1157" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_21_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="6" slack="0"/>
<pin id="1164" dir="0" index="1" bw="6" slack="0"/>
<pin id="1165" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21/18 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_22_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="6" slack="0"/>
<pin id="1170" dir="0" index="1" bw="7" slack="0"/>
<pin id="1171" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_22/18 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_23_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="6" slack="0"/>
<pin id="1176" dir="0" index="1" bw="6" slack="0"/>
<pin id="1177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/18 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp_24_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="7" slack="0"/>
<pin id="1183" dir="0" index="2" bw="7" slack="0"/>
<pin id="1184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/18 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_25_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="64" slack="0"/>
<pin id="1191" dir="0" index="2" bw="64" slack="0"/>
<pin id="1192" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/18 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_26_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="7" slack="0"/>
<pin id="1199" dir="0" index="2" bw="6" slack="0"/>
<pin id="1200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/18 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_27_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="7" slack="0"/>
<pin id="1206" dir="0" index="1" bw="7" slack="0"/>
<pin id="1207" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27/18 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_28_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="7" slack="0"/>
<pin id="1212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/18 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_29_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="7" slack="0"/>
<pin id="1216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/18 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="tmp_30_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="64" slack="0"/>
<pin id="1220" dir="0" index="1" bw="7" slack="0"/>
<pin id="1221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_30/18 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_31_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="7" slack="0"/>
<pin id="1227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_31/18 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_32_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="64" slack="0"/>
<pin id="1232" dir="0" index="1" bw="64" slack="0"/>
<pin id="1233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_32/18 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_33_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="64" slack="0"/>
<pin id="1238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/18 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_12_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="3" slack="1"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="start_pos2_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="6" slack="0"/>
<pin id="1248" dir="0" index="1" bw="3" slack="0"/>
<pin id="1249" dir="0" index="2" bw="1" slack="0"/>
<pin id="1250" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos2/18 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="end_pos1_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="6" slack="0"/>
<pin id="1256" dir="0" index="1" bw="4" slack="0"/>
<pin id="1257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos1/18 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="tmp_34_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="6" slack="0"/>
<pin id="1262" dir="0" index="1" bw="6" slack="0"/>
<pin id="1263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/18 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_35_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="6" slack="0"/>
<pin id="1268" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/18 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="tmp_36_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="6" slack="0"/>
<pin id="1272" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/18 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_37_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="64" slack="0"/>
<pin id="1276" dir="0" index="1" bw="64" slack="0"/>
<pin id="1277" dir="0" index="2" bw="7" slack="0"/>
<pin id="1278" dir="0" index="3" bw="1" slack="0"/>
<pin id="1279" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/18 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_38_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="6" slack="0"/>
<pin id="1286" dir="0" index="1" bw="6" slack="0"/>
<pin id="1287" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_38/18 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_39_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="6" slack="0"/>
<pin id="1292" dir="0" index="1" bw="7" slack="0"/>
<pin id="1293" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_39/18 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_40_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="6" slack="0"/>
<pin id="1298" dir="0" index="1" bw="6" slack="0"/>
<pin id="1299" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_40/18 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_41_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1304" dir="0" index="1" bw="7" slack="0"/>
<pin id="1305" dir="0" index="2" bw="7" slack="0"/>
<pin id="1306" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_41/18 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_42_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="0"/>
<pin id="1312" dir="0" index="1" bw="64" slack="0"/>
<pin id="1313" dir="0" index="2" bw="64" slack="0"/>
<pin id="1314" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/18 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="tmp_43_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="0" index="1" bw="7" slack="0"/>
<pin id="1321" dir="0" index="2" bw="6" slack="0"/>
<pin id="1322" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/18 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="tmp_44_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="7" slack="0"/>
<pin id="1328" dir="0" index="1" bw="7" slack="0"/>
<pin id="1329" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_44/18 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="tmp_45_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="7" slack="0"/>
<pin id="1334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/18 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="tmp_46_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="7" slack="0"/>
<pin id="1338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/18 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_47_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="64" slack="0"/>
<pin id="1342" dir="0" index="1" bw="7" slack="0"/>
<pin id="1343" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_47/18 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="tmp_48_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="0"/>
<pin id="1348" dir="0" index="1" bw="7" slack="0"/>
<pin id="1349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_48/18 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp_49_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="64" slack="0"/>
<pin id="1354" dir="0" index="1" bw="64" slack="0"/>
<pin id="1355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_49/18 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="tmp_50_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="64" slack="0"/>
<pin id="1360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/18 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="stereo_enabler_read_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="9"/>
<pin id="1365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="stereo_enabler_read "/>
</bind>
</comp>

<comp id="1367" class="1005" name="inner_index_load_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="1"/>
<pin id="1369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inner_index_load "/>
</bind>
</comp>

<comp id="1394" class="1005" name="tmp_1_FRAME_BUFFER_N_1_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_FRAME_BUFFER_N_1 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="offset_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="1"/>
<pin id="1404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_5_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="20" slack="1"/>
<pin id="1409" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="i_1_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="20" slack="0"/>
<pin id="1417" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="base_ddr_addr_addr_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="64" slack="1"/>
<pin id="1422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="1426" class="1005" name="exitcond_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="1"/>
<pin id="1428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1430" class="1005" name="indvar_next_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="10" slack="0"/>
<pin id="1432" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1435" class="1005" name="base_ddr_addr_addr_r_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="1"/>
<pin id="1437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr_r "/>
</bind>
</comp>

<comp id="1440" class="1005" name="tmp_6_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_16_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="1"/>
<pin id="1446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="tmp_70_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="3" slack="1"/>
<pin id="1450" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="buffer_addr_3_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="9" slack="1"/>
<pin id="1455" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="tmp_51_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="3" slack="1"/>
<pin id="1460" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="buffer_addr_2_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="9" slack="1"/>
<pin id="1465" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_2 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="j_4_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="13" slack="0"/>
<pin id="1470" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="tmp_87_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="8" slack="1"/>
<pin id="1475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp_69_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="1"/>
<pin id="1480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="offset_1_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="1"/>
<pin id="1485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="tmp_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="1"/>
<pin id="1490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1492" class="1005" name="tmp_11_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="3" slack="1"/>
<pin id="1494" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="buffer_addr_1_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="9" slack="1"/>
<pin id="1499" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="tmp_13_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="2" slack="1"/>
<pin id="1505" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="j_2_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="13" slack="0"/>
<pin id="1510" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="tmp_33_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="8" slack="1"/>
<pin id="1515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="tmp_50_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="8" slack="1"/>
<pin id="1520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="104" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="106" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="116" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="172" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="172" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="98" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="256" pin="3"/><net_sink comp="262" pin=3"/></net>

<net id="275"><net_src comp="98" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="282"><net_src comp="98" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="262" pin=3"/></net>

<net id="301"><net_src comp="80" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="82" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="312"><net_src comp="218" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="333"><net_src comp="212" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="82" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="354"><net_src comp="206" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="364"><net_src comp="80" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="82" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="375"><net_src comp="224" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="385"><net_src comp="379" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="94" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="108" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="401" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="412"><net_src comp="132" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="429"><net_src comp="413" pin="4"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="132" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="20" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="22" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="458"><net_src comp="80" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="20" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="24" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="24" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="28" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="30" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="488"><net_src comp="80" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="28" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="32" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="34" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="32" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="84" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="224" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="86" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="88" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="505" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="295" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="200" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="200" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="218" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="306" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="316" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="200" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="337" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="200" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="200" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="206" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="348" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="358" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="200" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="200" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="515" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="224" pin="2"/><net_sink comp="563" pin=2"/></net>

<net id="576"><net_src comp="200" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="212" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="327" pin="4"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="200" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="515" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="369" pin="4"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="441" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="571" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="84" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="88" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="606"><net_src comp="593" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="579" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="563" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="34" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="206" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="30" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="212" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="26" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="218" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="22" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="90" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="525" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="88" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="651"><net_src comp="390" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="390" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="102" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="379" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="4" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="668"><net_src comp="662" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="677"><net_src comp="62" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="669" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="54" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="673" pin="2"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="18" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="401" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="110" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="401" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="114" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="397" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="714"><net_src comp="134" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="413" pin="4"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="92" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="36" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="62" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="62" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="717" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="36" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="413" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="749"><net_src comp="138" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="413" pin="4"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="86" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="140" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="743" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="762"><net_src comp="54" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="36" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="142" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="413" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="764" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="781"><net_src comp="144" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="764" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="86" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="92" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="788"><net_src comp="775" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="146" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="775" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="148" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="789" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="150" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="152" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="795" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="799" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="154" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="830"><net_src comp="805" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="817" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="154" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="836"><net_src comp="825" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="842"><net_src comp="423" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="156" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="849"><net_src comp="158" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="160" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="855"><net_src comp="844" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="162" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="844" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="851" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="844" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="851" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="877"><net_src comp="164" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="262" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="166" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="880"><net_src comp="54" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="885"><net_src comp="863" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="867" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="863" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="168" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="867" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="863" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="857" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="881" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="893" pin="2"/><net_sink comp="899" pin=2"/></net>

<net id="912"><net_src comp="857" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="871" pin="4"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="262" pin="2"/><net_sink comp="907" pin=2"/></net>

<net id="920"><net_src comp="857" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="887" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="863" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="168" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="899" pin="3"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="915" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="923" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="907" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="929" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="170" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="933" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="937" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="943" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="949" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="965"><net_src comp="158" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="160" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="971"><net_src comp="960" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="162" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="960" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="967" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="960" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="967" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="993"><net_src comp="164" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="262" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="166" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="54" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1001"><net_src comp="979" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="983" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="979" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="168" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="983" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="979" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1020"><net_src comp="973" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="997" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=2"/></net>

<net id="1028"><net_src comp="973" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="987" pin="4"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="262" pin="2"/><net_sink comp="1023" pin=2"/></net>

<net id="1036"><net_src comp="973" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="1003" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="979" pin="1"/><net_sink comp="1031" pin=2"/></net>

<net id="1043"><net_src comp="168" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1015" pin="3"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1031" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1039" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1023" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1045" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="170" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1049" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1053" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1080"><net_src comp="376" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="106" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1087"><net_src comp="134" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="434" pin="4"/><net_sink comp="1082" pin=1"/></net>

<net id="1089"><net_src comp="92" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1093"><net_src comp="434" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1100"><net_src comp="138" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="434" pin="4"/><net_sink comp="1094" pin=1"/></net>

<net id="1102"><net_src comp="86" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1103"><net_src comp="140" pin="0"/><net_sink comp="1094" pin=3"/></net>

<net id="1107"><net_src comp="1094" pin="4"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1115"><net_src comp="176" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="434" pin="4"/><net_sink comp="1109" pin=1"/></net>

<net id="1117"><net_src comp="62" pin="0"/><net_sink comp="1109" pin=2"/></net>

<net id="1118"><net_src comp="178" pin="0"/><net_sink comp="1109" pin=3"/></net>

<net id="1123"><net_src comp="180" pin="0"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="434" pin="4"/><net_sink comp="1119" pin=1"/></net>

<net id="1130"><net_src comp="182" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="184" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1136"><net_src comp="1125" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="162" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="1125" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1132" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1147"><net_src comp="1125" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="1132" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1158"><net_src comp="164" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1159"><net_src comp="262" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1160"><net_src comp="166" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1161"><net_src comp="54" pin="0"/><net_sink comp="1152" pin=3"/></net>

<net id="1166"><net_src comp="1144" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1148" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="1144" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="168" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="1148" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1144" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1185"><net_src comp="1138" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="1162" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1187"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=2"/></net>

<net id="1193"><net_src comp="1138" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1194"><net_src comp="1152" pin="4"/><net_sink comp="1188" pin=1"/></net>

<net id="1195"><net_src comp="262" pin="2"/><net_sink comp="1188" pin=2"/></net>

<net id="1201"><net_src comp="1138" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="1168" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="1144" pin="1"/><net_sink comp="1196" pin=2"/></net>

<net id="1208"><net_src comp="168" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1180" pin="3"/><net_sink comp="1204" pin=1"/></net>

<net id="1213"><net_src comp="1196" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1217"><net_src comp="1204" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1222"><net_src comp="1188" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1210" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="170" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1214" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1218" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=1"/></net>

<net id="1239"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1245"><net_src comp="186" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="158" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1252"><net_src comp="1241" pin="2"/><net_sink comp="1246" pin=1"/></net>

<net id="1253"><net_src comp="160" pin="0"/><net_sink comp="1246" pin=2"/></net>

<net id="1258"><net_src comp="1246" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="162" pin="0"/><net_sink comp="1254" pin=1"/></net>

<net id="1264"><net_src comp="1246" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="1254" pin="2"/><net_sink comp="1260" pin=1"/></net>

<net id="1269"><net_src comp="1246" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="1254" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1280"><net_src comp="164" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="262" pin="5"/><net_sink comp="1274" pin=1"/></net>

<net id="1282"><net_src comp="166" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1283"><net_src comp="54" pin="0"/><net_sink comp="1274" pin=3"/></net>

<net id="1288"><net_src comp="1266" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1270" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1294"><net_src comp="1266" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="168" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1300"><net_src comp="1270" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="1266" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1307"><net_src comp="1260" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1308"><net_src comp="1284" pin="2"/><net_sink comp="1302" pin=1"/></net>

<net id="1309"><net_src comp="1296" pin="2"/><net_sink comp="1302" pin=2"/></net>

<net id="1315"><net_src comp="1260" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1316"><net_src comp="1274" pin="4"/><net_sink comp="1310" pin=1"/></net>

<net id="1317"><net_src comp="262" pin="5"/><net_sink comp="1310" pin=2"/></net>

<net id="1323"><net_src comp="1260" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1324"><net_src comp="1290" pin="2"/><net_sink comp="1318" pin=1"/></net>

<net id="1325"><net_src comp="1266" pin="1"/><net_sink comp="1318" pin=2"/></net>

<net id="1330"><net_src comp="168" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1302" pin="3"/><net_sink comp="1326" pin=1"/></net>

<net id="1335"><net_src comp="1318" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1339"><net_src comp="1326" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1344"><net_src comp="1310" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="1332" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1350"><net_src comp="170" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1336" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1356"><net_src comp="1340" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="1346" pin="2"/><net_sink comp="1352" pin=1"/></net>

<net id="1361"><net_src comp="1352" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1366"><net_src comp="194" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="441" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1397"><net_src comp="553" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1405"><net_src comp="607" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1410"><net_src comp="637" pin="4"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1418"><net_src comp="652" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1423"><net_src comp="662" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1429"><net_src comp="692" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1433"><net_src comp="698" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1438"><net_src comp="237" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="1443"><net_src comp="709" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1447"><net_src comp="721" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="739" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="1456"><net_src comp="270" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1461"><net_src comp="771" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1466"><net_src comp="277" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1471"><net_src comp="838" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1476"><net_src comp="955" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1481"><net_src comp="1071" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1486"><net_src comp="1076" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1491"><net_src comp="1082" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="1090" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1500"><net_src comp="284" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="1506"><net_src comp="1109" pin="4"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1511"><net_src comp="1119" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1516"><net_src comp="1236" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1521"><net_src comp="1358" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="249" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_channel_1_V | {15 19 }
	Port: outstream_channel_2_V | {19 }
	Port: inner_index | {2 }
	Port: guard_variable_for_d_2 | {1 }
	Port: FRAME_BUFFER_DIM_r | {1 }
	Port: guard_variable_for_d | {1 }
	Port: FRAME_OFFSET | {1 }
	Port: guard_variable_for_d_1 | {1 }
	Port: FRAME_BUFFER_NUMBER_r | {1 }
	Port: guard_variable_for_d_3 | {1 }
	Port: BASE_ADDRESS_r | {1 }
	Port: luma_chroma_switch | {13 }
 - Input state : 
	Port: ddr_to_axis_reader_SD : base_ddr_addr | {2 3 4 5 6 7 8 10 }
	Port: ddr_to_axis_reader_SD : base_address | {1 }
	Port: ddr_to_axis_reader_SD : frame_buffer_dim | {1 }
	Port: ddr_to_axis_reader_SD : frame_buffer_offset | {1 }
	Port: ddr_to_axis_reader_SD : frame_buffer_number | {1 }
	Port: ddr_to_axis_reader_SD : update_intr | {1 }
	Port: ddr_to_axis_reader_SD : stereo_enabler | {1 }
	Port: ddr_to_axis_reader_SD : inner_index | {1 }
	Port: ddr_to_axis_reader_SD : guard_variable_for_d_2 | {1 }
	Port: ddr_to_axis_reader_SD : FRAME_BUFFER_DIM_r | {1 }
	Port: ddr_to_axis_reader_SD : guard_variable_for_d | {1 }
	Port: ddr_to_axis_reader_SD : FRAME_OFFSET | {1 }
	Port: ddr_to_axis_reader_SD : guard_variable_for_d_1 | {1 }
	Port: ddr_to_axis_reader_SD : FRAME_BUFFER_NUMBER_r | {1 }
	Port: ddr_to_axis_reader_SD : guard_variable_for_d_3 | {1 }
	Port: ddr_to_axis_reader_SD : BASE_ADDRESS_r | {1 }
	Port: ddr_to_axis_reader_SD : luma_chroma_switch | {13 }
  - Chain level:
	State 1
		StgValue_47 : 1
		StgValue_53 : 1
		FRAME_BUFFER_DIM_fla : 2
		FRAME_BUFFER_DIM_loc : 2
		StgValue_61 : 1
		FRAME_OFFSET_flag : 2
		FRAME_OFFSET_loc : 2
		StgValue_69 : 1
		FRAME_BUFFER_NUMBER_1 : 2
		FRAME_BUFFER_NUMBER_2 : 2
		StgValue_77 : 1
		BASE_ADDRESS_flag : 2
		BASE_ADDRESS_loc : 2
		tmp_8 : 1
		p_FRAME_BUFFER_DIM_fl : 3
		frame_buffer_dim_FRA : 3
		p_FRAME_OFFSET_flag : 3
		p_FRAME_BUFFER_NUMBER : 3
		tmp_1_FRAME_BUFFER_N : 3
		tmp_1_FRAME_BUFFER_N_1 : 4
		p_BASE_ADDRESS_flag : 3
		tmp_7_base_address : 2
		frame_buffer_offset_s : 3
		tmp_7_BASE_ADDRESS_l : 3
		tmp_s : 4
		tmp_2 : 5
		tmp_9 : 6
		offset : 7
		StgValue_99 : 3
		StgValue_100 : 3
		StgValue_102 : 3
		StgValue_105 : 3
		StgValue_108 : 3
		tmp_5 : 4
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_118 : 2
		tmp_1 : 1
		base_ddr_addr_addr : 2
		base_ddr_addr_addr_1 : 3
		storemerge : 1
		StgValue_125 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond : 1
		indvar_next : 1
		StgValue_138 : 2
	State 10
	State 11
		buffer_addr : 1
		StgValue_145 : 2
		burstread_rend : 1
	State 12
	State 13
		tmp_6 : 1
		StgValue_153 : 2
		tmp_16 : 1
		StgValue_158 : 2
		tmp_18 : 1
		StgValue_160 : 2
		tmp_70 : 1
		gepindex62_cast : 1
		gepindex264_cast : 2
		buffer_addr_3 : 3
		buffer_load_3 : 4
		j_3 : 1
		tmp_51 : 2
		tmp_52 : 2
		adjSize : 3
		mem_index_gep : 4
		adjSize55_cast : 5
		addrCmp : 3
		addrCmp1 : 5
		gepindex : 6
		gepindex1 : 7
		gepindex2 : 8
		gepindex2_cast : 9
		buffer_addr_2 : 10
		buffer_load_2 : 11
		j_1 : 2
		empty_11 : 1
		j_4 : 3
	State 14
		end_pos3 : 1
		tmp_71 : 1
		tmp_72 : 1
		tmp_73 : 1
		tmp_74 : 1
		tmp_75 : 2
		tmp_76 : 2
		tmp_77 : 2
		tmp_78 : 3
		tmp_79 : 2
		tmp_80 : 2
		tmp_81 : 4
		tmp_82 : 3
		tmp_83 : 5
		tmp_84 : 4
		tmp_85 : 6
		tmp_86 : 7
		tmp_87 : 7
		StgValue_207 : 8
		end_pos2 : 1
		tmp_53 : 1
		tmp_54 : 1
		tmp_55 : 1
		tmp_56 : 1
		tmp_57 : 2
		tmp_58 : 2
		tmp_59 : 2
		tmp_60 : 3
		tmp_61 : 2
		tmp_62 : 2
		tmp_63 : 4
		tmp_64 : 3
		tmp_65 : 5
		tmp_66 : 4
		tmp_67 : 6
		tmp_68 : 7
		tmp_69 : 7
		StgValue_228 : 8
	State 15
	State 16
	State 17
		tmp : 1
		StgValue_238 : 2
		tmp_11 : 1
		gepindex74_cast : 1
		gepindex276_cast : 2
		buffer_addr_1 : 3
		buffer_load : 4
		tmp_13 : 1
		buffer_load_1 : 4
		j_2 : 1
	State 18
		end_pos : 1
		tmp_15 : 1
		tmp_17 : 1
		tmp_19 : 1
		tmp_20 : 1
		tmp_21 : 2
		tmp_22 : 2
		tmp_23 : 2
		tmp_24 : 3
		tmp_25 : 2
		tmp_26 : 2
		tmp_27 : 4
		tmp_28 : 3
		tmp_29 : 5
		tmp_30 : 4
		tmp_31 : 6
		tmp_32 : 7
		tmp_33 : 7
		StgValue_267 : 8
		end_pos1 : 1
		tmp_34 : 1
		tmp_35 : 1
		tmp_36 : 1
		tmp_37 : 1
		tmp_38 : 2
		tmp_39 : 2
		tmp_40 : 2
		tmp_41 : 3
		tmp_42 : 2
		tmp_43 : 2
		tmp_44 : 4
		tmp_45 : 3
		tmp_46 : 5
		tmp_47 : 4
		tmp_48 : 6
		tmp_49 : 7
		tmp_50 : 7
		StgValue_289 : 8
	State 19
		empty_13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_84_fu_937           |    0    |    0    |   179   |
|          |           tmp_85_fu_943           |    0    |    0    |    15   |
|          |           tmp_66_fu_1053          |    0    |    0    |   179   |
|   lshr   |           tmp_67_fu_1059          |    0    |    0    |    15   |
|          |           tmp_30_fu_1218          |    0    |    0    |   179   |
|          |           tmp_31_fu_1224          |    0    |    0    |    15   |
|          |           tmp_47_fu_1340          |    0    |    0    |   179   |
|          |           tmp_48_fu_1346          |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |    frame_buffer_dim_FRA_fu_525    |    0    |    0    |    32   |
|          |    tmp_1_FRAME_BUFFER_N_fu_545    |    0    |    0    |    8    |
|          |     tmp_7_base_address_fu_563     |    0    |    0    |    32   |
|          |    frame_buffer_offset_s_fu_571   |    0    |    0    |    32   |
|          |    tmp_7_BASE_ADDRESS_l_fu_579    |    0    |    0    |    32   |
|          |         storemerge_fu_678         |    0    |    0    |    32   |
|          |          gepindex1_fu_817         |    0    |    0    |    15   |
|          |          gepindex2_fu_825         |    0    |    0    |    15   |
|          |           tmp_78_fu_899           |    0    |    0    |    7    |
|  select  |           tmp_79_fu_907           |    0    |    0    |    64   |
|          |           tmp_80_fu_915           |    0    |    0    |    7    |
|          |           tmp_60_fu_1015          |    0    |    0    |    7    |
|          |           tmp_61_fu_1023          |    0    |    0    |    64   |
|          |           tmp_62_fu_1031          |    0    |    0    |    7    |
|          |           tmp_24_fu_1180          |    0    |    0    |    7    |
|          |           tmp_25_fu_1188          |    0    |    0    |    64   |
|          |           tmp_26_fu_1196          |    0    |    0    |    7    |
|          |           tmp_41_fu_1302          |    0    |    0    |    7    |
|          |           tmp_42_fu_1310          |    0    |    0    |    64   |
|          |           tmp_43_fu_1318          |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|          |           offset_fu_607           |    0    |    0    |    39   |
|          |             i_1_fu_652            |    0    |    0    |    27   |
|          |            tmp_4_fu_673           |    0    |    0    |    39   |
|          |         indvar_next_fu_698        |    0    |    0    |    17   |
|          |           tmp_18_fu_727           |    0    |    0    |    39   |
|    add   |             j_3_fu_764            |    0    |    0    |    20   |
|          |        mem_index_gep_fu_789       |    0    |    0    |    17   |
|          |          gepindex_fu_811          |    0    |    0    |    18   |
|          |             j_4_fu_838            |    0    |    0    |    20   |
|          |          offset_1_fu_1076         |    0    |    0    |    39   |
|          |            j_2_fu_1119            |    0    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_86_fu_949           |    0    |    0    |    64   |
|    and   |           tmp_68_fu_1065          |    0    |    0    |    64   |
|          |           tmp_32_fu_1230          |    0    |    0    |    64   |
|          |           tmp_49_fu_1352          |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_75_fu_881           |    0    |    0    |    15   |
|          |           tmp_77_fu_893           |    0    |    0    |    15   |
|          |           tmp_81_fu_923           |    0    |    0    |    15   |
|          |           tmp_57_fu_997           |    0    |    0    |    15   |
|          |           tmp_59_fu_1009          |    0    |    0    |    15   |
|    sub   |           tmp_63_fu_1039          |    0    |    0    |    15   |
|          |           tmp_21_fu_1162          |    0    |    0    |    15   |
|          |           tmp_23_fu_1174          |    0    |    0    |    15   |
|          |           tmp_27_fu_1204          |    0    |    0    |    15   |
|          |           tmp_38_fu_1284          |    0    |    0    |    15   |
|          |           tmp_40_fu_1296          |    0    |    0    |    15   |
|          |           tmp_44_fu_1326          |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|          |          exitcond1_fu_647         |    0    |    0    |    20   |
|          |            tmp_3_fu_669           |    0    |    0    |    20   |
|          |          exitcond_fu_692          |    0    |    0    |    13   |
|          |           tmp_16_fu_721           |    0    |    0    |    20   |
|   icmp   |           addrCmp_fu_799          |    0    |    0    |    13   |
|          |          addrCmp1_fu_805          |    0    |    0    |    13   |
|          |           tmp_71_fu_857           |    0    |    0    |    11   |
|          |           tmp_53_fu_973           |    0    |    0    |    11   |
|          |           tmp_15_fu_1138          |    0    |    0    |    11   |
|          |           tmp_34_fu_1260          |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_76_fu_887           |    0    |    0    |    7    |
|    xor   |           tmp_58_fu_1003          |    0    |    0    |    7    |
|          |           tmp_22_fu_1168          |    0    |    0    |    7    |
|          |           tmp_39_fu_1290          |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |            tmp_s_fu_587           |    3    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|          |    p_FRAME_BUFFER_DIM_fl_fu_519   |    0    |    0    |    2    |
|          |     p_FRAME_OFFSET_flag_fu_533    |    0    |    0    |    2    |
|          |    p_FRAME_BUFFER_NUMBER_fu_539   |    0    |    0    |    2    |
|          |     p_BASE_ADDRESS_flag_fu_557    |    0    |    0    |    2    |
|    or    |          end_pos3_fu_851          |    0    |    0    |    0    |
|          |          end_pos2_fu_967          |    0    |    0    |    0    |
|          |          end_pos_fu_1132          |    0    |    0    |    0    |
|          |           tmp_12_fu_1241          |    0    |    0    |    0    |
|          |          end_pos1_fu_1254         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |  stereo_enabler_read_read_fu_194  |    0    |    0    |    0    |
|          |    update_intr_read_read_fu_200   |    0    |    0    |    0    |
|          | frame_buffer_number_s_read_fu_206 |    0    |    0    |    0    |
|   read   | frame_buffer_offset_1_read_fu_212 |    0    |    0    |    0    |
|          |  frame_buffer_dim_rea_read_fu_218 |    0    |    0    |    0    |
|          |   base_address_read_read_fu_224   |    0    |    0    |    0    |
|          |  base_ddr_addr_addr_r_read_fu_237 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_230        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |          grp_write_fu_242         |    0    |    0    |    0    |
|          |          grp_write_fu_249         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_7_fu_505           |    0    |    0    |    0    |
|          |            tmp_2_fu_593           |    0    |    0    |    0    |
|          |            tmp_5_fu_637           |    0    |    0    |    0    |
|          |       gepindex62_cast_fu_743      |    0    |    0    |    0    |
|          |           tmp_52_fu_775           |    0    |    0    |    0    |
|partselect|           tmp_74_fu_871           |    0    |    0    |    0    |
|          |           tmp_56_fu_987           |    0    |    0    |    0    |
|          |      gepindex74_cast_fu_1094      |    0    |    0    |    0    |
|          |           tmp_13_fu_1109          |    0    |    0    |    0    |
|          |           tmp_20_fu_1152          |    0    |    0    |    0    |
|          |           tmp_37_fu_1274          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_8_fu_515           |    0    |    0    |    0    |
|          |   tmp_1_FRAME_BUFFER_N_1_fu_553   |    0    |    0    |    0    |
|          |            tmp_9_fu_603           |    0    |    0    |    0    |
|          |           indvar1_fu_704          |    0    |    0    |    0    |
|          |      gepindex264_cast_fu_753      |    0    |    0    |    0    |
|          |       adjSize55_cast_fu_795       |    0    |    0    |    0    |
|          |           tmp_72_fu_863           |    0    |    0    |    0    |
|          |           tmp_73_fu_867           |    0    |    0    |    0    |
|          |           tmp_82_fu_929           |    0    |    0    |    0    |
|          |           tmp_83_fu_933           |    0    |    0    |    0    |
|          |           tmp_54_fu_979           |    0    |    0    |    0    |
|   zext   |           tmp_55_fu_983           |    0    |    0    |    0    |
|          |           tmp_64_fu_1045          |    0    |    0    |    0    |
|          |           tmp_65_fu_1049          |    0    |    0    |    0    |
|          |      gepindex276_cast_fu_1104     |    0    |    0    |    0    |
|          |           tmp_17_fu_1144          |    0    |    0    |    0    |
|          |           tmp_19_fu_1148          |    0    |    0    |    0    |
|          |           tmp_28_fu_1210          |    0    |    0    |    0    |
|          |           tmp_29_fu_1214          |    0    |    0    |    0    |
|          |           tmp_35_fu_1266          |    0    |    0    |    0    |
|          |           tmp_36_fu_1270          |    0    |    0    |    0    |
|          |           tmp_45_fu_1332          |    0    |    0    |    0    |
|          |           tmp_46_fu_1336          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_1_fu_658           |    0    |    0    |    0    |
|   sext   |           adjSize_fu_785          |    0    |    0    |    0    |
|          |       gepindex2_cast_fu_833       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|            tmp_6_fu_709           |    0    |    0    |    0    |
|          |            tmp_fu_1082            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_70_fu_739           |    0    |    0    |    0    |
|          |           tmp_51_fu_771           |    0    |    0    |    0    |
|          |           tmp_87_fu_955           |    0    |    0    |    0    |
|   trunc  |           tmp_69_fu_1071          |    0    |    0    |    0    |
|          |           tmp_11_fu_1090          |    0    |    0    |    0    |
|          |           tmp_33_fu_1236          |    0    |    0    |    0    |
|          |           tmp_50_fu_1358          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         start_pos3_fu_844         |    0    |    0    |    0    |
|bitconcatenate|          start_pos_fu_960         |    0    |    0    |    0    |
|          |         start_pos1_fu_1125        |    0    |    0    |    0    |
|          |         start_pos2_fu_1246        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    3    |    0    |   2216  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   BASE_ADDRESS_flag_reg_355   |    1   |
|    BASE_ADDRESS_loc_reg_366   |   32   |
|  FRAME_BUFFER_DIM_fla_reg_292 |    1   |
|  FRAME_BUFFER_DIM_loc_reg_303 |   32   |
| FRAME_BUFFER_NUMBER_1_reg_334 |    1   |
| FRAME_BUFFER_NUMBER_2_reg_345 |    8   |
|   FRAME_OFFSET_flag_reg_313   |    1   |
|    FRAME_OFFSET_loc_reg_324   |   32   |
| base_ddr_addr_addr_r_reg_1435 |   64   |
|  base_ddr_addr_addr_reg_1420  |   64   |
|     buffer_addr_1_reg_1497    |    9   |
|     buffer_addr_2_reg_1463    |    9   |
|     buffer_addr_3_reg_1453    |    9   |
|       exitcond_reg_1426       |    1   |
|          i_1_reg_1415         |   20   |
|           i_reg_386           |   20   |
|      indvar_next_reg_1430     |   10   |
|         indvar_reg_397        |   10   |
|   inner_index_load_reg_1367   |   32   |
|           j1_reg_430          |   13   |
|          j_1_reg_420          |   13   |
|          j_2_reg_1508         |   13   |
|          j_4_reg_1468         |   13   |
|           j_reg_409           |   13   |
|        offset1_reg_376        |   32   |
|       offset_1_reg_1483       |   32   |
|        offset_reg_1402        |   32   |
|  stereo_enabler_read_reg_1363 |    1   |
|        tmp_11_reg_1492        |    3   |
|        tmp_13_reg_1503        |    2   |
|        tmp_16_reg_1444        |    1   |
|tmp_1_FRAME_BUFFER_N_1_reg_1394|   32   |
|        tmp_33_reg_1513        |    8   |
|        tmp_50_reg_1518        |    8   |
|        tmp_51_reg_1458        |    3   |
|         tmp_5_reg_1407        |   20   |
|        tmp_69_reg_1478        |    8   |
|         tmp_6_reg_1440        |    1   |
|        tmp_70_reg_1448        |    3   |
|        tmp_87_reg_1473        |    8   |
|          tmp_reg_1488         |    1   |
+-------------------------------+--------+
|             Total             |   616  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_230 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_242  |  p2  |   6  |   8  |   48   ||    33   |
|  grp_write_fu_249  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_262 |  p0  |   6  |   9  |   54   ||    33   |
|  grp_access_fu_262 |  p3  |   3  |   9  |   27   ||    15   |
|   indvar_reg_397   |  p0  |   2  |  10  |   20   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   293  || 4.10475 ||   108   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |  2216  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   108  |
|  Register |    -   |    -   |    -   |   616  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |    4   |   616  |  2324  |
+-----------+--------+--------+--------+--------+--------+
