
---------- Begin Simulation Statistics ----------
final_tick                                76534880500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45061                       # Simulator instruction rate (inst/s)
host_mem_usage                                 970088                       # Number of bytes of host memory used
host_op_rate                                    90662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2219.24                       # Real time elapsed on the host
host_tick_rate                               34487016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076535                       # Number of seconds simulated
sim_ticks                                 76534880500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  97972167                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57143536                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.530698                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.530698                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3214665                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1601213                       # number of floating regfile writes
system.cpu.idleCycles                         9213578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1393752                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22678668                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.470550                       # Inst execution rate
system.cpu.iew.exec_refs                     49727311                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18320769                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5221500                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              32825435                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4649                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             64601                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19239976                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           235877319                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31406542                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1808793                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             225096751                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  43171                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1978759                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1235783                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2035518                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26100                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1046943                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         346809                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 245068766                       # num instructions consuming a value
system.cpu.iew.wb_count                     223985662                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636118                       # average fanout of values written-back
system.cpu.iew.wb_producers                 155892664                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.463291                       # insts written-back per cycle
system.cpu.iew.wb_sent                      224438057                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                347778687                       # number of integer regfile reads
system.cpu.int_regfile_writes               179576961                       # number of integer regfile writes
system.cpu.ipc                               0.653297                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.653297                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3000664      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             172149065     75.87%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               280583      0.12%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                149494      0.07%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              116584      0.05%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23206      0.01%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               389466      0.17%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               121298      0.05%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              366953      0.16%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               9579      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             113      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             55      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31131661     13.72%     91.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17243462      7.60%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          637843      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1285346      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              226905551                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3188013                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6238718                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2944793                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3937173                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3014385                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013285                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2604871     86.41%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     14      0.00%     86.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28187      0.94%     87.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    467      0.02%     87.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   935      0.03%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  301      0.01%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 159337      5.29%     92.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                103973      3.45%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             48527      1.61%     97.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            67773      2.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              223731259                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          594610393                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    221040869                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         266642228                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  235854583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 226905551                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22736                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        34676642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            167447                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          14909                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     37070592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     143856184                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.204011                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80653615     56.07%     56.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10869682      7.56%     63.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11436725      7.95%     71.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10864444      7.55%     79.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9618795      6.69%     85.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7580848      5.27%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7318768      5.09%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3829397      2.66%     98.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1683910      1.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       143856184                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.482367                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1032451                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1724118                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             32825435                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19239976                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                97242167                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        153069762                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1532086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       182711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        373602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        46610                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          103                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4419736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2728                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8840979                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2831                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                26346927                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18323602                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1611268                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11185363                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9965356                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.092826                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2455900                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38003                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1096275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             589140                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           507135                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       264710                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        34275156                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1200795                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    138774440                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.449839                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.427178                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        85556548     61.65%     61.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12240015      8.82%     70.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8016483      5.78%     76.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12778385      9.21%     85.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3594816      2.59%     88.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2324771      1.68%     89.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2109349      1.52%     91.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1299284      0.94%     92.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10854789      7.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    138774440                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10854789                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43660935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43660935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43697622                       # number of overall hits
system.cpu.dcache.overall_hits::total        43697622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1330965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1330965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1333562                       # number of overall misses
system.cpu.dcache.overall_misses::total       1333562                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34260668479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34260668479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34260668479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34260668479                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44991900                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44991900                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45031184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45031184                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25741.224209                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25741.224209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25691.095336                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25691.095336                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       216624                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8005                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.061087                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   113.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       503253                       # number of writebacks
system.cpu.dcache.writebacks::total            503253                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       468094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       468094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       468094                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       468094                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       862871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       862871                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       864108                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       864108                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20479213485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20479213485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20531487485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20531487485                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019178                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019189                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019189                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23733.806658                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23733.806658                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23760.325660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23760.325660                       # average overall mshr miss latency
system.cpu.dcache.replacements                 863215                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27233311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27233311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1088705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1088705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24965271000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24965271000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28322016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28322016                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22931.162252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22931.162252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       465683                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       465683                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       623022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       623022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11480078500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11480078500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18426.441602                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18426.441602                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16427624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16427624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9295397479                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9295397479                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38369.509944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38369.509944                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       239849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       239849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8999134985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8999134985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37520.002105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37520.002105                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2597                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        39284                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        39284                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.066108                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.066108                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1237                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1237                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     52274000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     52274000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031489                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031489                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42258.690380                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42258.690380                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.791517                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44561842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            863727                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.592508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.791517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          90926095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         90926095                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86598188                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              18017510                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36593952                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1410751                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1235783                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10041555                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                417982                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              244397624                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2039676                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31403013                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18325498                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        283745                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         44766                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89650355                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      125708345                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26346927                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13010396                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52523983                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3298678                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4609                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         26739                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           51                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1041                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19338985                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                971626                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          143856184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.756531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.084567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                104074354     72.35%     72.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2095586      1.46%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2317253      1.61%     75.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1867886      1.30%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2706732      1.88%     78.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2870135      2.00%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2726919      1.90%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2763526      1.92%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22433793     15.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            143856184                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.172124                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.821249                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15580943                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15580943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15580943                       # number of overall hits
system.cpu.icache.overall_hits::total        15580943                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3758035                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3758035                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3758035                       # number of overall misses
system.cpu.icache.overall_misses::total       3758035                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  51016358967                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  51016358967                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  51016358967                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  51016358967                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19338978                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19338978                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19338978                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19338978                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.194324                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.194324                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.194324                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.194324                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13575.275102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13575.275102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13575.275102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13575.275102                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16526                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               971                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.019567                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3556374                       # number of writebacks
system.cpu.icache.writebacks::total           3556374                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       200756                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       200756                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       200756                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       200756                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3557279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3557279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3557279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3557279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45713536973                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45713536973                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45713536973                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45713536973                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.183943                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.183943                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.183943                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.183943                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12850.703297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12850.703297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12850.703297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12850.703297                       # average overall mshr miss latency
system.cpu.icache.replacements                3556374                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15580943                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15580943                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3758035                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3758035                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  51016358967                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  51016358967                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19338978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19338978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.194324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.194324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13575.275102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13575.275102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       200756                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       200756                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3557279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3557279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45713536973                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45713536973                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.183943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.183943                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12850.703297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12850.703297                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.598477                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19138221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3557278                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.380018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.598477                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42235234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42235234                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19343686                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        367119                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2970255                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4763150                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                14141                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26100                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2574407                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                56120                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  76534880500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1235783                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87688091                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9194720                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4110                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  36801105                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8932375                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              241517975                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                141994                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 711730                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 614364                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7312213                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              31                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           257565685                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   595503784                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                377896787                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3545695                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 42985437                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     103                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5274853                       # count of insts added to the skid buffer
system.cpu.rob.reads                        363222621                       # The number of ROB reads
system.cpu.rob.writes                       476066984                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3517282                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               712220                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4229502                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3517282                       # number of overall hits
system.l2.overall_hits::.cpu.data              712220                       # number of overall hits
system.l2.overall_hits::total                 4229502                       # number of overall hits
system.l2.demand_misses::.cpu.inst              39408                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             151507                       # number of demand (read+write) misses
system.l2.demand_misses::total                 190915                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             39408                       # number of overall misses
system.l2.overall_misses::.cpu.data            151507                       # number of overall misses
system.l2.overall_misses::total                190915                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3066919500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11560057500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14626977000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3066919500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11560057500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14626977000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3556690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           863727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4420417                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3556690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          863727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4420417                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.011080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.175411                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043189                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.011080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.175411                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043189                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77824.794458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76300.484466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76615.127151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77824.794458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76300.484466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76615.127151                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107364                       # number of writebacks
system.l2.writebacks::total                    107364                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         39393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        151507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            190900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        39393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       151507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           190900                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2664544250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10018897750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12683442000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2664544250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10018897750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12683442000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.175411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.175411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67640.043916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66128.282852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66440.240964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67640.043916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66128.282852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66440.240964                       # average overall mshr miss latency
system.l2.replacements                         184682                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       503253                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           503253                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       503253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       503253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3554428                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3554428                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3554428                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3554428                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          543                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           543                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              380                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  380                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          384                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              384                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.010417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.010417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.010417                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.010417                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            144687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144687                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95287                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7029095500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7029095500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        239974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            239974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.397072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.397072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73767.623076                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73767.623076                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6058510750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6058510750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.397072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.397072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63581.713665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63581.713665                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3517282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3517282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        39408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3066919500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3066919500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3556690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3556690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77824.794458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77824.794458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        39393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2664544250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2664544250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67640.043916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67640.043916                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        567533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            567533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4530962000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4530962000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       623753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        623753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.090132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.090132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80593.418712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80593.418712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56220                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3960387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3960387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.090132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090132                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70444.450374                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70444.450374                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.701588                       # Cycle average of tags in use
system.l2.tags.total_refs                     8835394                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    192874                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.809150                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.784682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3056.427705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4920.489202                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.373099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.600646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997644                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3266                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70880522                       # Number of tag accesses
system.l2.tags.data_accesses                 70880522                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    151198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000439171750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              498944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      190900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107364                       # Number of write requests accepted
system.mem_ctrls.readBursts                    190900                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107364                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    309                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                190900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.074799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.019421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.963830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6335     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.939404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.907236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3437     54.24%     54.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      1.31%     55.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2607     41.14%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      2.97%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.28%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   19776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12217600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6871296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   76533225000                       # Total gap between requests
system.mem_ctrls.avgGap                     256595.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2521152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9676672                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6870080                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32941215.606915332377                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 126434795.962084248662                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 89764039.025317355990                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        39393                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       151507                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107364                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1364532500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5021910000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1815626883250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34638.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33146.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16910946.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2521152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9696448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12217600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2521152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2521152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6871296                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6871296                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        39393                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       151507                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         190900                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107364                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107364                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32941216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    126693188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159634404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32941216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32941216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     89779927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        89779927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     89779927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32941216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    126693188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       249414331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               190591                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107345                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7623                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2812861250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             952955000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6386442500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14758.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33508.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109381                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55734                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       132820                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.561512                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.214774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.463295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        75525     56.86%     56.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38359     28.88%     85.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10037      7.56%     93.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3528      2.66%     95.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1533      1.15%     97.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          797      0.60%     97.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          474      0.36%     98.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          351      0.26%     98.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2216      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       132820                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12197824                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6870080                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.376012                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               89.764039                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       478572780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       254367465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      690652200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276320700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6041296560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25944716790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7541211840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41227138335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.671232                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19355213250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2555540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54624127250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       469769160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       249684435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      670167540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     284020200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6041296560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26134861950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7381089600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41230889445                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.720243                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18934361000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2555540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55044979500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              95613                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107364                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75334                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95287                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95287                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         95613                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       564502                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       564502                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 564502                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19088896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19088896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19088896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            190904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  190904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              190904                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           200764500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          238625000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4181031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       610617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3556374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          437280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           239974                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          239974                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3557279                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       623753                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10670342                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2591437                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13261779                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    455236032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     87486720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              542722752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          185271                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6908992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4606072                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4556572     98.93%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49397      1.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    103      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4606072                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  76534880500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8480116999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5337415497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1296824911                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
