

================================================================
== Vitis HLS Report for 'pool2'
================================================================
* Date:           Tue Feb 27 17:37:31 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SoC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.439 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1571|     1571|  15.710 us|  15.710 us|  1571|  1571|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sp_pool_ap_fixed_32_6_5_3_0_1_fu_466  |sp_pool_ap_fixed_32_6_5_3_0_1  |     1570|     1570|  15.700 us|  15.700 us|  1570|  1570|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     814|    5817|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      50|    -|
|Register         |        -|     -|    3589|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    4403|    5869|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |grp_sp_pool_ap_fixed_32_6_5_3_0_1_fu_466  |sp_pool_ap_fixed_32_6_5_3_0_1  |        0|   0|  814|  5817|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                     |                               |        0|   0|  814|  5817|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |conv2_out19_read   |   9|          2|    1|          2|
    |pool2_out20_write  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  50|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   2|   0|    2|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |grp_sp_pool_ap_fixed_32_6_5_3_0_1_fu_466_ap_start_reg  |   1|   0|    1|          0|
    |pool_buf2_V_100_fu_418                                 |  32|   0|   32|          0|
    |pool_buf2_V_101_fu_422                                 |  32|   0|   32|          0|
    |pool_buf2_V_102_fu_426                                 |  32|   0|   32|          0|
    |pool_buf2_V_103_fu_430                                 |  32|   0|   32|          0|
    |pool_buf2_V_104_fu_434                                 |  32|   0|   32|          0|
    |pool_buf2_V_105_fu_438                                 |  32|   0|   32|          0|
    |pool_buf2_V_106_fu_442                                 |  32|   0|   32|          0|
    |pool_buf2_V_107_fu_446                                 |  32|   0|   32|          0|
    |pool_buf2_V_108_fu_450                                 |  32|   0|   32|          0|
    |pool_buf2_V_109_fu_454                                 |  32|   0|   32|          0|
    |pool_buf2_V_10_fu_58                                   |  32|   0|   32|          0|
    |pool_buf2_V_110_fu_458                                 |  32|   0|   32|          0|
    |pool_buf2_V_111_fu_462                                 |  32|   0|   32|          0|
    |pool_buf2_V_11_fu_62                                   |  32|   0|   32|          0|
    |pool_buf2_V_12_fu_66                                   |  32|   0|   32|          0|
    |pool_buf2_V_13_fu_70                                   |  32|   0|   32|          0|
    |pool_buf2_V_14_fu_74                                   |  32|   0|   32|          0|
    |pool_buf2_V_15_fu_78                                   |  32|   0|   32|          0|
    |pool_buf2_V_16_fu_82                                   |  32|   0|   32|          0|
    |pool_buf2_V_17_fu_86                                   |  32|   0|   32|          0|
    |pool_buf2_V_18_fu_90                                   |  32|   0|   32|          0|
    |pool_buf2_V_19_fu_94                                   |  32|   0|   32|          0|
    |pool_buf2_V_1_fu_22                                    |  32|   0|   32|          0|
    |pool_buf2_V_20_fu_98                                   |  32|   0|   32|          0|
    |pool_buf2_V_21_fu_102                                  |  32|   0|   32|          0|
    |pool_buf2_V_22_fu_106                                  |  32|   0|   32|          0|
    |pool_buf2_V_23_fu_110                                  |  32|   0|   32|          0|
    |pool_buf2_V_24_fu_114                                  |  32|   0|   32|          0|
    |pool_buf2_V_25_fu_118                                  |  32|   0|   32|          0|
    |pool_buf2_V_26_fu_122                                  |  32|   0|   32|          0|
    |pool_buf2_V_27_fu_126                                  |  32|   0|   32|          0|
    |pool_buf2_V_28_fu_130                                  |  32|   0|   32|          0|
    |pool_buf2_V_29_fu_134                                  |  32|   0|   32|          0|
    |pool_buf2_V_2_fu_26                                    |  32|   0|   32|          0|
    |pool_buf2_V_30_fu_138                                  |  32|   0|   32|          0|
    |pool_buf2_V_31_fu_142                                  |  32|   0|   32|          0|
    |pool_buf2_V_32_fu_146                                  |  32|   0|   32|          0|
    |pool_buf2_V_33_fu_150                                  |  32|   0|   32|          0|
    |pool_buf2_V_34_fu_154                                  |  32|   0|   32|          0|
    |pool_buf2_V_35_fu_158                                  |  32|   0|   32|          0|
    |pool_buf2_V_36_fu_162                                  |  32|   0|   32|          0|
    |pool_buf2_V_37_fu_166                                  |  32|   0|   32|          0|
    |pool_buf2_V_38_fu_170                                  |  32|   0|   32|          0|
    |pool_buf2_V_39_fu_174                                  |  32|   0|   32|          0|
    |pool_buf2_V_3_fu_30                                    |  32|   0|   32|          0|
    |pool_buf2_V_40_fu_178                                  |  32|   0|   32|          0|
    |pool_buf2_V_41_fu_182                                  |  32|   0|   32|          0|
    |pool_buf2_V_42_fu_186                                  |  32|   0|   32|          0|
    |pool_buf2_V_43_fu_190                                  |  32|   0|   32|          0|
    |pool_buf2_V_44_fu_194                                  |  32|   0|   32|          0|
    |pool_buf2_V_45_fu_198                                  |  32|   0|   32|          0|
    |pool_buf2_V_46_fu_202                                  |  32|   0|   32|          0|
    |pool_buf2_V_47_fu_206                                  |  32|   0|   32|          0|
    |pool_buf2_V_48_fu_210                                  |  32|   0|   32|          0|
    |pool_buf2_V_49_fu_214                                  |  32|   0|   32|          0|
    |pool_buf2_V_4_fu_34                                    |  32|   0|   32|          0|
    |pool_buf2_V_50_fu_218                                  |  32|   0|   32|          0|
    |pool_buf2_V_51_fu_222                                  |  32|   0|   32|          0|
    |pool_buf2_V_52_fu_226                                  |  32|   0|   32|          0|
    |pool_buf2_V_53_fu_230                                  |  32|   0|   32|          0|
    |pool_buf2_V_54_fu_234                                  |  32|   0|   32|          0|
    |pool_buf2_V_55_fu_238                                  |  32|   0|   32|          0|
    |pool_buf2_V_56_fu_242                                  |  32|   0|   32|          0|
    |pool_buf2_V_57_fu_246                                  |  32|   0|   32|          0|
    |pool_buf2_V_58_fu_250                                  |  32|   0|   32|          0|
    |pool_buf2_V_59_fu_254                                  |  32|   0|   32|          0|
    |pool_buf2_V_5_fu_38                                    |  32|   0|   32|          0|
    |pool_buf2_V_60_fu_258                                  |  32|   0|   32|          0|
    |pool_buf2_V_61_fu_262                                  |  32|   0|   32|          0|
    |pool_buf2_V_62_fu_266                                  |  32|   0|   32|          0|
    |pool_buf2_V_63_fu_270                                  |  32|   0|   32|          0|
    |pool_buf2_V_64_fu_274                                  |  32|   0|   32|          0|
    |pool_buf2_V_65_fu_278                                  |  32|   0|   32|          0|
    |pool_buf2_V_66_fu_282                                  |  32|   0|   32|          0|
    |pool_buf2_V_67_fu_286                                  |  32|   0|   32|          0|
    |pool_buf2_V_68_fu_290                                  |  32|   0|   32|          0|
    |pool_buf2_V_69_fu_294                                  |  32|   0|   32|          0|
    |pool_buf2_V_6_fu_42                                    |  32|   0|   32|          0|
    |pool_buf2_V_70_fu_298                                  |  32|   0|   32|          0|
    |pool_buf2_V_71_fu_302                                  |  32|   0|   32|          0|
    |pool_buf2_V_72_fu_306                                  |  32|   0|   32|          0|
    |pool_buf2_V_73_fu_310                                  |  32|   0|   32|          0|
    |pool_buf2_V_74_fu_314                                  |  32|   0|   32|          0|
    |pool_buf2_V_75_fu_318                                  |  32|   0|   32|          0|
    |pool_buf2_V_76_fu_322                                  |  32|   0|   32|          0|
    |pool_buf2_V_77_fu_326                                  |  32|   0|   32|          0|
    |pool_buf2_V_78_fu_330                                  |  32|   0|   32|          0|
    |pool_buf2_V_79_fu_334                                  |  32|   0|   32|          0|
    |pool_buf2_V_7_fu_46                                    |  32|   0|   32|          0|
    |pool_buf2_V_80_fu_338                                  |  32|   0|   32|          0|
    |pool_buf2_V_81_fu_342                                  |  32|   0|   32|          0|
    |pool_buf2_V_82_fu_346                                  |  32|   0|   32|          0|
    |pool_buf2_V_83_fu_350                                  |  32|   0|   32|          0|
    |pool_buf2_V_84_fu_354                                  |  32|   0|   32|          0|
    |pool_buf2_V_85_fu_358                                  |  32|   0|   32|          0|
    |pool_buf2_V_86_fu_362                                  |  32|   0|   32|          0|
    |pool_buf2_V_87_fu_366                                  |  32|   0|   32|          0|
    |pool_buf2_V_88_fu_370                                  |  32|   0|   32|          0|
    |pool_buf2_V_89_fu_374                                  |  32|   0|   32|          0|
    |pool_buf2_V_8_fu_50                                    |  32|   0|   32|          0|
    |pool_buf2_V_90_fu_378                                  |  32|   0|   32|          0|
    |pool_buf2_V_91_fu_382                                  |  32|   0|   32|          0|
    |pool_buf2_V_92_fu_386                                  |  32|   0|   32|          0|
    |pool_buf2_V_93_fu_390                                  |  32|   0|   32|          0|
    |pool_buf2_V_94_fu_394                                  |  32|   0|   32|          0|
    |pool_buf2_V_95_fu_398                                  |  32|   0|   32|          0|
    |pool_buf2_V_96_fu_402                                  |  32|   0|   32|          0|
    |pool_buf2_V_97_fu_406                                  |  32|   0|   32|          0|
    |pool_buf2_V_98_fu_410                                  |  32|   0|   32|          0|
    |pool_buf2_V_99_fu_414                                  |  32|   0|   32|          0|
    |pool_buf2_V_9_fu_54                                    |  32|   0|   32|          0|
    |pool_buf2_V_fu_18                                      |  32|   0|   32|          0|
    |start_once_reg                                         |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |3589|   0| 3589|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|         pool2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|         pool2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|         pool2|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|         pool2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|         pool2|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|         pool2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|         pool2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|         pool2|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|         pool2|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|         pool2|  return value|
|conv2_out19_dout            |   in|   32|     ap_fifo|   conv2_out19|       pointer|
|conv2_out19_num_data_valid  |   in|    2|     ap_fifo|   conv2_out19|       pointer|
|conv2_out19_fifo_cap        |   in|    2|     ap_fifo|   conv2_out19|       pointer|
|conv2_out19_empty_n         |   in|    1|     ap_fifo|   conv2_out19|       pointer|
|conv2_out19_read            |  out|    1|     ap_fifo|   conv2_out19|       pointer|
|pool2_out20_din             |  out|   32|     ap_fifo|   pool2_out20|       pointer|
|pool2_out20_num_data_valid  |   in|    2|     ap_fifo|   pool2_out20|       pointer|
|pool2_out20_fifo_cap        |   in|    2|     ap_fifo|   pool2_out20|       pointer|
|pool2_out20_full_n          |   in|    1|     ap_fifo|   pool2_out20|       pointer|
|pool2_out20_write           |  out|    1|     ap_fifo|   pool2_out20|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

