[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of IS42S16320F-7BLI production of ISSI from the text:IS42R86400F/16320F, IS45R86400F/16320F\nIS42S86400F/16320F, IS45S86400F/16320F \nIntegrated Silicon Solution, Inc. — www.issi.com 1\nRev. B1\n07/17/2017Copyright © 2017 Integrated Silicon Solution, Inc.  All rights reserved.  ISSI reserves the right to make changes to this specification and its products at any time with-out notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.  \nIntegrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such ap-plications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:a.) the risk of injury or damage has been minimized;b.) the user assume all such risks; andc.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstancesFEATURES\n•\t Clock frequency: 200, 166, 143  MHz\n•\t Fully\tsynchronous; \tall\tsignals\treferenced\tto\ta\t\npositive clock edge\n•\t Internal \tbank\tfor\thiding\trow\taccess/precharge\n•\t Power\tsupply: \tVdd/Vddq = 2.3V-3.6V\n\t IS42/45SxxxxxF\t-\t Vdd/Vddq = 3.3V\t\n\t IS42/45RxxxxxF\t-\t Vdd/Vddq = 2.5   \n•\t LVTTL\tinterface\n•\t Programmable\tburst\tlength\t \n– (1, 2, 4, 8, full page)\n•\t Programmable\tburst\tsequence: \t \nSequential/Interleave \n•\t Auto\tRefresh\t(CBR)\n•\t Self\tRefresh•\t 8K\trefresh\tcycles\tevery\t64\tms\n•\t Random\tcolumn\taddress\tevery\tclock\tcycle\n•\t Programmable\tCAS latency (2, 3 clocks)•\t Burst\tread/write\tand\tburst\tread/single\twrite\t \noperations capability\n•\t Burst\ttermination\tby\tburst\tstop\tand\tprecharge\t\ncommand\n•\t Packages: \t \nx8/x16:\t54-pin\tTSOP-II,\t54-ball\t TF-BGA\t(x16\tonly)\n•\t Temperature\tRange:  \nCommercial (0oC to +70oC) \nIndustrial (-40oC to +85oC) \nAutomotive, A1 (-40oC to +85oC) \nAutomotive, A2 (-40oC to +105oC)32Mx16, 64Mx8 \n512Mb SDRAMJULY 2017\nKEY TIMING PARAMETERS\nParameter -5 -6 -7 Unit\nClk\tCycle\t Time\t \t\t \t \t \t\n CAS\tLatency\t=\t3\t 5\t 6\t 7\t ns\t\n CAS\tLatency\t=\t2\t 10\t 10\t 7.5\t ns\nClk\tFrequency\t \t\t \t \t \t\n CAS\tLatency\t=\t3\t 200\t 167\t 143\t Mhz\t\n  CAS\tLatency\t=\t2\t 100\t 100\t 133\t Mhz\nAccess\tTime\t\tfrom\tClock\t \t \t \t \t\n CAS\tLatency\t=\t3\t 5\t 5.4\t 5.4\t ns\t\n CAS\tLatency\t=\t2\t 6\t 6\t 5.4 ns\nADDRESS TABLE\nParameter 32M x 16 64M x 8\nConfiguration 8M x 16 x 4  \nbanks16M x 8 x 4  banks\nBank Address Pins/Balls BA0, BA1 BA0, BA1\nAutoprecharge Pins/Ball A10/AP A10/AP\nRow Address 8K(A0\t–\tA12) 8K(A0\t–\tA12)\nColumn Address 1K(A0\t–\tA9) 2K(A0\t–\tA9,\tA11)\nRefresh Count Com./Ind./A1 \nA2 \n8K\t/\t64ms \n8K\t/\t16ms \n8K\t/\t64ms \n8K\t/\t16msDEvIcE O vERvIEW\nISSI\'s 512Mb Synchronous DRAM  achieves high-speed \ndata transfer using pipeline architecture.  All inputs and \noutputs signals refer  to the rising edge of the clock input. The\t512Mb\tSDRAM\tis\torganized\tas\tfollows. \t\nIS42/45S16320F IS42/45S86400F\nIS42/45R16320F IS42/45R86400F\n8M x 16 x 4 banks 16M x 8 x 4 banks\n54-pin\tTSOP-II 54-pin\tTSOP-II\n54-ball\tTF-BGAPAcKAGE INFORMATION\n2 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDEvIcE O vERvIEW\nThe\t512Mb\tSDRAM\t is\ta\thigh\tspeed\tCMOS,\tdynamic\t\nrandom-access\t memory\t designed\t to\toperate\tin\teither\t3.3V\t\nVdd/Vddq or\t2.5V\tVdd/Vddq memory systems, depending \non the DRAM option.  Internally configured as a quad-bank \nDRAM with a synchronous interface.   \nThe\t512Mb\tSDRAM\t (536,870,912\t bits)\tincludes\t an\tAUTO\t\nREFRESH\t MODE,\t and\ta\tpower-saving,\t power-down \t\nmode. All signals are registered on the positive edge of \nthe\tclock\tsignal,\tCLK.\t\tAll\tinputs\tand\toutputs\tare\tLVTTL\t\ncompatible.\nThe\t512Mb\tSDRAM\t has\tthe\tability\tto\tsynchronously\t burst\t\ndata at a high data rate with automatic column-address \ngeneration, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access.\nA self-timed row precharge initiated at the end of the burst sequence\t is\tavailable\t with\tthe\tAUTO\tPRECHARGE\t function\t\nenabled. \nPrecharge  one bank while accessing one of the \nother three banks will hide the precharge  cycles and provide \nseamless, high-speed, random-access operation.\nSDRAM  read and write accesses are burst oriented starting \nat a selected location and continuing for a programmed \nnumber\t of\tlocations\t in\ta\tprogrammed\t sequence. \t\tThe\t\nregistration\t of\tan\tACTIVE\t command\t begins\taccesses,\t\nfollowed\t by\ta\tREAD\tor\tWRITE\tcommand. \tThe\tACTIVE\t\ncommand in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1\tselect\tthe\tbank;\tA0-A12\tselect\tthe\trow).\t\tThe\tREAD\t\nor\tWRITE\tcommands\t in\tconjunction\t with\taddress\t bits\t\nregistered are used to select the starting column location for the burst access.\nProgrammable\t READ\tor\tWRITE\tburst\tlengths\tconsist\tof\t\n1, 2, 4 and 8 locations or full page, with a burst terminate \noption. \nCLK\nCKE\nCS\nRAS\nCAS\nWE\nA9\nA8\nA7\nA6A5A4A3A2A1\nA0\nBA0\nBA1A10\nA12COMMAND\nDECODER\n&\nCLOCK\nGENERA TORMODE\nREGISTERREFRESH\nCONTR OLLER\nREFRESH\nCOUNTER SELF\nREFRESH\nCONTRO LLER\nROW\nADDRESS\nLATCH\nMULTIPLEXER\nCOLUMN\nADDRESS LA TCH\nBURST COUNTER\nCOLUMN\nADDRESS BUFFERCOLUMN DECODERDATA IN\nBUFFER\nDATA OUT\nBUFFERDQML \nDQMH\nDQ 0-15\nVDD/VDDQ\nVss/VssQ13\n13\n101313 \n1016\n16 1616\n1024\n(x 16)81928192\n8192ROW DECODER8192\nMEMOR Y CELL\nARRA Y\nBANK 0\nSENSE AMP I/O GA TE\nBANK CONTR OL LOGICROW\nADDRESS\nBUFFERA112FUNCTIONAL BLOCK DIAGRAM (FOR 8MX16X4 B ANKS SHOWN)\nIntegrated Silicon Solution, Inc. — www.issi.com 3\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nVDD\nDQ0\nVDDQ\nNC\nDQ1\nVSSQ\nNC\nDQ2\nVDDQ\nNC\nDQ3\nVSSQ\nNC\nVDD\nNC\nWE\nCAS\nRAS\nCS\nBA0\nBA1\nA10\nA0\nA1A2\nA3\nV\nDD1\n2\n34\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n1516\n17\n18\n19\n20\n2122\n23\n24\n25\n26275453\n5251\n50\n49\n48\n47\n46\n45\n44\n43\n42\n41\n4039\n38\n37\n36\n35\n3433\n32\n31\n30\n2928VSS\nDQ7\nVSSQ \nNCDQ6\nV\nDDQ\nNC\nDQ5\nVSSQ\nNC\nDQ4V\nDDQ\nNCV\nSS\nNCDQM\nCLK\nCKEA12A11 \nA9 A8\nA7 \nA6A5\nA4\nV\nSSPIN CONFIGURATIONS\n54 pin TSOP - Type II  for x8\nPIN DEScRIPTIONS \nA0-A12  Row Address Input\nA0-A9,\tA11\t Column\tAddress\tInput\nBA0, BA1 Bank Select Address\nDQ0\tto\tDQ7\t Data\tI/OCLK\t \t System\tClock\tInputCKE\t \t Clock\tEnableCS  Chip Select\nRAS  Row Address Strobe Command\nCAS  Column Address Strobe CommandWE Write Enable\nDQM\t Data\tInput/Output\tMask\nVdd Power\nVss\t GroundV\nddq\t Power\tSupply\tfor\tI/O\tPin\nVss q\t Ground\tfor\tI/O\tPin\nNC No Connection\n4 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nPIN CONFIGURATIONS\n54 pin TSOP - Type II  for x16\nPIN DEScRIPTIONS\nA0-A12  Row Address Input\nA0-A9\t \t Column\tAddress\tInput\nBA0, BA1 Bank Select Address\nDQ0\tto\tDQ15\t Data\tI/OCLK\t \t System\tClock\tInputCKE\t \t Clock\tEnableCS  Chip Select\nRAS  Row Address Strobe Command\nCAS  Column Address Strobe CommandVDD\nDQ0\nVDDQ\nDQ1\nDQ2\nVSSQ\nDQ3\nDQ4\nVDDQ\nDQ5\nDQ6\nVSSQ\nDQ7\nVDD\nDQML\nWE\nCASRAS\nCS\nBA0\nBA1\nA10\nA0\nA1\nA2\nA3\nV\nDD1\n23\n4\n5\n6\n7\n8\n9\n10\n11\n1213\n14\n1516\n17\n18\n19\n2021\n22\n23\n24\n25\n2627545352\n51\n50\n49\n48\n47\n46\n45\n44\n4342\n41\n4039\n38\n37\n36\n3534\n33\n32\n31\n30\n2928VSS\nDQ15\nVSSQ \nDQ14 \nDQ13 \nVDDQ\nDQ12\nDQ11\nVSSQ\nDQ10\nDQ9V\nDDQ\nDQ8 \nVSS\nNC\nDQMH\nCLK\nCKE\nA12\nA11 \nA9 A8\nA7 \nA6\nA5\nA4V\nSS\nWE Write Enable\nDQML\t x16\tLower\tByte,\tInput/Output\tMaskDQMH\t x16\tUpper\tByte,\tInput/Output\tMask\nVdd Power\nVss\t GroundV\nddq\t Power\tSupply\tfor\tI/O\tPin\nVss q\t Ground\tfor\tI/O\tPin\nNC No Connection\nIntegrated Silicon Solution, Inc. — www.issi.com 5\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nPIN cONFIGURATION54-ball TF-BGA for x16 (Top\t View)\t(8.00\tmm\tx\t13.00\tmm\tBody,\t0.8\tmm\tBall\tPitch)\npackage code: B  \n  1 2 3 4 5 6 7 8 9\nA\nB\nC\nD\nE\nF\nG\nH\nJVSS\nDQ14\nDQ12DQ10\nDQ8\nDQMH\nA12\nA8\nVSSDQ15DQ13DQ11\nDQ9\nNC\nCLK\nA11\nA7\nA5VSSQ\nVDDQ\nVSSQ\nVDDQ\nVSS\nCKE\nA9\nA6\nA4VDDQ\nVSSQ\nVDDQ\nVSSQ\nVDD\nCAS\nBA0\nA0A3DQ0\nDQ2DQ4DQ6\nDQML\nRAS\nBA1\nA1\nA2VDD\nDQ1\nDQ3DQ5DQ7\nWE\nCS\nA10\nVDD\nPIN DEScRIPTIONS\nA0-A12 Row Address Input\nA0-A9\t Column\tAddress\tInput\nBA0, BA1 Bank Select Address\nDQ0\tto\tDQ15\t\t\t\t Data\tI/O\nCLK\t System\tClock\tInput\nCKE\t Clock\tEnable\nCS Chip Select\nRAS Row Address Strobe Command\nCAS Column Address Strobe CommandWE Write Enable\nDQML\t x16\tLower\tByte\tInput/Output\tMaskDQMH\t\t\t x16\tUpper\tByte\tInput/Output\tMaskV\ndd Power\nVss\t GroundV\nddq\t Power\tSupply\tfor\tI/O\tPin\nVssq\t Ground\tfor\tI/O\tPin\nNC No Connection\n6 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nPIN FUNcTIONS\n Symbol  Type Function (In Detail)\n A0-A12  Input Pin/Ball \t Address\tInputs: \tA0-A12\tare\tsampled\tduring\tthe\tACTIVE\tcommand\t(row-address\t\nA0-A12)\tand\tREAD/WRITE\tcommand\t(column\taddress\tA0-A9,\tA11\t(x8); \tA0-A9\t\n(x16),  with A10 defining auto precharge) to select one location out of the memory \narray\tin\tthe\trespective\tbank. \tA10\tis\tsampled\tduring\ta\tPRECHARGE\tcommand\tto\t\ndetermine\tif\tall\tbanks\tare\tto\tbe\tprecharged\t(A10\tHIGH)\tor\tbank\tselected\tby\tBA0,\tBA1\t(LOW). \tThe\taddress\tinputs\talso\tprovide\tthe\top-code\tduring\ta\tLOAD\tMODE\t\nREGISTER\tcommand.\n \nBA0, BA1   Input Pin/Ball \t Bank\tSelect\tAddress: \tBA0\tand\tBA1\tdefines\twhich\tbank\tthe\tACTIVE,\tREAD,\t WRITE\t\nor\tPRECHARGE\tcommand\tis\tbeing\tapplied.\n CAS  Input Pin/Ball  CAS, in conjunction with the RAS and  WE, forms the device command. See the "Command\t Truth\tTable"\tfor\tdetails\ton\tdevice\tcommands. \t\n\t CKE\t\n Input Pin/Ball \t The\tCKE\tinput\tdetermines\twhether\tthe\tCLK\tinput\tis\tenabled. \tThe\tnext\trising\tedge\t\nof\tthe\tCLK\tsignal\twill\tbe\tvalid\twhen\tis\tCKE\tHIGH\tand\tinvalid\twhen\tLOW. \tWhen\tCKE\t\nis\tLOW,\tthe\tdevice\twill\tbe\tin\teither\tpower-down\tmode,\tclock\tsuspend\tmode,\tor\tself\trefresh mode. \nCKE\tis\tan  asynchronous i nput.\n\t CLK\t  Input Pin/Ball \t CLK\tis\tthe\tmaster\tclock\tinput\tfor\tthis\tdevice. \tExcept\tfor\tCKE,\tall\tinputs\tto\tthis\tdevice\t\nare acquired in synchronization with the rising edge of this pin.\n CS  Input Pin/Ball \t The\tCS input determines whether command input is enabled within the device.  \nCommand input is enabled when CS\tis\tLOW,\tand\tdisabled\twith\tCS\tis\tHIGH. \tThe\t\ndevice remains in the previous state when CS\tis\tHIGH.\n DQM: x8  Input Pin/Ball \t DQx\tpins\tcontrol\tthe\tbytes\tof\tthe\tI/O\tbuffers. \tFor\texample\twith\tx16,\tin\tread\tmode,\n\tDQML,\tDQMH: \tx16\t \t \t DQML\tand\tDQMH\tcontrol\tthe\toutput\tbuffer. \tWhen\tDQML\tor\tDQMH\tis\tLOW,\tthe\n\t \t \t \t corresponding\tbuffer\tbyte\tis\tenabled,\tand\twhen\tHIGH,\tdisabled. \tThe\toutputs\tgo\tto\t\nthe\tHIGH\timpedance\tstate\twhen\tDQML/DQMH\tis\tHIGH. \tThis\tfunction\tcorresponds\t\nto OE\tin\tconventional\tDRAMs. \tIn\twrite\tmode,\tDQML\tand\tDQMH\tcontrol\tthe\tinput\t\nbuffer.\tWhen\tDQML\tor\tDQMH\tis\tLOW,\tthe\tcorresponding\tbuffer\tbyte\tis\tenabled,\t\nand\tdata\tcan\tbe\twritten\tto\tthe\tdevice. \tWhen\tDQML\tor\tDQMH\tis\tHIGH,\tinput\tdata\tis\t\nmasked and cannot be written to the device.\n DQ 0-DQ 7:\tx8\t \t Input/Output\tPin/Ball\t Data\ton\tthe\tData\tBus\tis\tlatched\ton\tDQ\tpins\tduring\t Write\tcommands,\tand\tbuffered\tfor\n DQ 0-DQ 15: x16    output after Read commands.\n \n RAS  Input Pin/Ball  RAS, in conjunction with CAS and WE, forms the device command. See the "Com-mand\tTruth\tTable"\titem\tfor\tdetails\ton\tdevice\tcommands.\n WE \n  Input Pin/Ball  WE, in conjunction with RAS and CAS, forms the device command. See the "Com-mand\tTruth\tTable"\titem\tfor\tdetails\ton\tdevice\tcommands. \t\n\tV\nddq  Power Supply Pin/Ball \tV ddq is the output buffer power supply.\n\tV dd  Power Supply Pin/Ball \tV dd is the device internal power supply.\n\tV ssq  Power Supply Pin/Ball \tV ssq is the output buffer ground.\n\tV ss  Power Supply Pin/Ball \tV ss is the device internal ground.\nIntegrated Silicon Solution, Inc. — www.issi.com 7\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nGENERAL DEScRIPTION\nREAD\nThe\tREAD\tcommand\t selects\tthe\tbank\tfrom\tBA0,\tBA1\tinputs\t\nand starts a burst read access to an active row.  Inputs \nA0-An\t(For\tcolumn\taddresses,\t n=A9\tfor\tx16,\tn=A11\tfor\t\nx8),  provides the starting column location.  When A10 is HIGH,\tthis\tcommand\t functions\t as\tan\tAUTO\tPRECHARGE\t\ncommand.  When the auto precharge is selected, the row being accessed will be precharged at the end of the READ burst.\tThe\trow\twill\tremain\topen\tfor\tsubsequent\t accesses\t\nwhen\tAUTO\tPRECHARGE\t is\tnot\tselected. \t\tDQ’s\tread\t\ndata is subject to the logic level on the DQM inputs two clocks earlier. When a given DQM signal was registered HIGH,\tthe\tcorresponding\t DQ’s\twill\tbe\tHigh-Z\ttwo\tclocks\t\nlater.\tDQ’s\twill\tprovide\tvalid\tdata\twhen\tthe\tDQM\tsignal\t\nwas\tregistered\tLOW.\nWRITE\nA burst write access to an active row is initiated with the WRITE\tcommand. \t\tBA0,\tBA1\tinputs\tselects\tthe\tbank,\t\nand the starting column location is provided by inputs A0-An\t(For\tcolumn\taddresses,\t n=A9\tfor\tx16,\tn=A11\tfor\tx8).\t\nAUTO-PRECHARGE\tis\tdetermined\tby\tA10.\nThe\trow\tbeing\taccessed\t will\tbe\tprecharged\t at\tthe\tend\tof\t\nthe\tWRITE\tburst,\tif\tAUTO\tPRECHARGE\t is\tselected. \tIf\t\nAUTO\tPRECHARGE\t is\tnot\tselected,\t the\trow\twill\tremain\t\nopen for subsequent accesses.A memory array is written with corresponding input data \non\tDQ’s\tand\tDQM\tinput\tlogic\tlevel\tappearing\t at\tthe\tsame\t\ntime.  Data will be written to memory when DQM signal is LOW.\t\tWhen\tDQM\tis\tHIGH,\tthe\tcorresponding\t data\tinputs\t\nwill\tbe\tignored,\t and\ta\tWRITE\twill\tnot\tbe\texecuted\t to\tthat\t\nbyte/column location.\nPREcHARGE\nThe\tPRECHARGE\t command\t is\tused\tto\tdeactivate\t the\t\nopen row in a particular bank or the open row in all banks.  BA0, BA1 can be used to select which bank is precharged or\tthey\tare\ttreated\tas\t“Don’t\tCare”.\t\tA10\tdetermined\t\nwhether one or all banks are precharged. After execut-ing this command, the next command for the selected bank(s) is executed after passage of the period t\nRP, which \nis\tthe\tperiod\trequired\t for\tbank\tprecharging. \t\t\tOnce\ta\tbank\t\nhas been precharged, it is in the idle state and must be activated\t prior\tto\tany\tREAD\tor\tWRITE\tcommands\t being\t\nissued to that bank.\nAUTO PREcHARGE\nThe\tAUTO\tPRECHARGE\t function\t ensures\t that\tthe\tpre-\ncharge is initiated at the earliest valid stage within a burst.  This\tfunction\tallows\tfor\tindividual-bank\t precharge\t without\trequiring\t an\texplicit\tcommand. \tA10\tto\tenable\tthe\tAUTO\t\nPRECHARGE\t function\tin\tconjunction\t with\ta\tspecific\tREAD\t\nor\tWRITE\tcommand. \t\tFor\teach\tindividual\t READ\tor\tWRITE\t\ncommand, auto precharge is either enabled or disabled. AUTO\tPRECHARGE\t does\tnot\tapply\texcept\tin\tfull-page\t\nburst\tmode.\tUpon\tcompletion\t of\tthe\tREAD\tor\tWRITE\t\nburst, a precharge of the bank/row that is addressed is automatically performed.\nAUTO REFRESH cOMMAND\nThis\tcommand\t executes\t the\tAUTO\tREFRESH\t operation. \t \t\nThe\trow\taddress\t and\tbank\tto\tbe\trefreshed\t are\tautomati-\ncally\tgenerated\t during\tthis\toperation.\t The\tstipulated\t period\t\n(trc) is required for a single refresh operation, and no \nother\tcommands\t can\tbe\texecuted\t during\tthis\tperiod.\tThis\t\ncommand\t is\texecuted\t at\tleast\t8192\ttimes\tfor\tevery\tTref \nperiod.\tDuring\tan\tAUTO\tREFRESH\t command,\t address\t\nbits\tare\t“Don’t\tCare”.\t\tThis\tcommand\t corresponds\t to\tCBR\t\nAuto-refresh.\nBURST TERMINATE\nThe\tBURST\tTERMINATE\t command\t forcibly\tterminates\t\nthe burst read and write operations by truncating either fixed-length or full-page bursts and the most recently registered\t READ\tor\tWRITE\tcommand\t prior\tto\tthe\tBURST\t\nTERMINATE.\ncOMMAND INHIBIT\nCOMMAND\t INHIBIT\tprevents\t new\tcommands\t from\tbeing\t\nexecuted. \tOperations\t in\tprogress\t are\tnot\taffected,\t apart\t\nfrom\twhether\tthe\tCLK\tsignal\tis\tenabled\nNO OPERATION \nWhen CS\tis\tlow,\tthe\tNOP\tcommand\t prevents\t unwanted\t\ncommands from being registered during idle or wait states.\nLOAD MODE REGISTER\nDuring\tthe\tLOAD\tMODE\tREGISTER\t command\t the\tmode\t\nregister\tis\tloaded\tfrom\tA0-A12.\t\tThis\tcommand\t can\tonly\t\nbe issued when all banks are idle. \nAcTIvE cOMMAND\nWhen\tthe\tACTIVE\t COMMAND\t is\tactivated,\t BA0,\tBA1\t\ninputs selects a bank to be accessed, and the address inputs\ton\tA0-A12\tselects\tthe\trow.\t\t\tUntil\ta\tPRECHARGE\t\ncommand is issued to the bank, the row remains open for accesses.\n8 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\n   cKE   \nFunction    n-1  n  DQMH  DQML    \nData\twrite\t/\toutput\tenable\t\t\t \t \t H\t\t \t ×\t\t \t L\t\t \t L\nData mask / output disable      H   ×   H   H\nUpper\tbyte\twrite\tenable\t/\toutput\tenable\t\t\t\t \t H\t\t \t ×\t\t \t L\t\t \t ×Lower\tbyte\twrite\tenable\t/\toutput\tenable\t\t\t\t \t H\t\t \t ×\t\t \t ×\t\t \t LUpper\tbyte\twrite\tinhibit\t/\toutput\tdisable\t\t\t\t \t H\t\t \t ×\t\t \t H\t\t \t ×Lower\tbyte\twrite\tinhibit\t/\toutput\tdisable\t\t\t\t \t H\t\t \t ×\t \t \t×\t\t \t H     cKE         A12, A11\nFunction    n – 1  n  CS  RAS  CAS  WE  BA1  BA0  A10  A9 - A0\nDevice\tdeselect\t(DESL)\t\t H\t\t ×\t\t H\t\t ×\t\t ×\t\t ×\t\t ×\t\t ×\t\t ×\t\t ×No\toperation\t(NOP)\t \t H\t\t ×\t\t L\t\t H\t\t H\t\t H\t ×\t\t ×\t ×\t ×Burst\tstop\t(BST)\t\t \t H\t\t ×\t\t L\t\t H\t\t H\t\t L\t\t ×\t\t ×\t\t ×\t\t ×Read\t\t \t \t H\t\t ×\t\t L\t\t H\t\t L\t\t H\t V\t\t V\t\t L\t\t V\tRead\twith\tauto\tprecharge\t\t H\t\t ×\t\t L\t\t H\t\t L\t\t H\t\t V\t\t V\t\t H\t V\tWrite\t\t \t\t \t H\t\t ×\t\t L\t H\t L\t\t L\t\t V\t\t V\t L\t V\nWrite\twith\tauto\tprecharge\t\t H\t ×\t L\t\t H\t L\t L\t\t V\t\t V\t H\t\t VBank\tactivate\t(ACT)\t\t\t H\t\t ×\t L\t L\t\t H\t H\t\t V\t \tV\t\t V\t\t V\nPrecharge\tselect\tbank\t(PRE)\tH\t\t ×\t\t L\t L\t\t H\t\t L\t\t V\t\t V\t L\t\t ×Precharge\tall\tbanks\t(PALL)\t H\t\t ×\t\t L\t L\t H\t L\t ×\t\t ×\t H\t ×CBR\tAuto-Refresh\t(REF)\t H\t\t H\t\t L\t L\t L\t H\t ×\t\t ×\t ×\t ×Self-Refresh\t(SELF)\t\t H\t\t L\t\t L\t L\t L\t H\t ×\t\t ×\t ×\t ×Mode\tregister\tset\t(MRS)\t\t H\t \t×\t\t L\t\t L\t\t L\t\t L\t\t L\t\t L\t\t L\t V\tcOMMAND TRUTH TABLE\nDQM TRUTH TABLENote:\t\tH=V ih,\tL=V il\tx=\tVih\tor\tVil,\tV\t=\tValid\tData.\nNote:  \n1.\tH=V ih,\tL=V il\tx=\tVih\tor\tVil,\tV\t=\tValid\tData.\n2. x16 options shown. \nIntegrated Silicon Solution, Inc. — www.issi.com \t9\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\n\t \t CKE\nCurrent\tState\t/Function\t\t \t n\t–\t1\t\tn\t\t CS  RAS  CAS  WE   Address\nActivating\tClock\tsuspend\tmode\tentry\t\t \t H\t\t L\t\t ×\t ×\t\t ×\t\t ×\t\t ×\nAny\tClock\tsuspend\tmode\t\t \t L\t\t L\t ×\t\t ×\t\t ×\t ×\t\t ×\nClock\tsuspend\tmode\texit\t\t \t L\t\t H\t\t ×\t\t ×\t ×\t\t ×\t\t ×\nAuto\trefresh\tcommand\tIdle\t(REF)\t\t \t H\t\t H\t L\t L\t L\t\t H\t ×Self\trefresh\tentry\tIdle\t(SELF)\t\t \t H\t\t L\t L\t\t L\t\t L\t\t H\t\t ×\nPower\tdown\tentry\tIdle\t\t \t H\t\t L\t\t ×\t\t ×\t\t ×\t\t ×\t\t ×\t \t\nSelf\trefresh\texit\t\t \t L\t\t H\t\t L\t\t H\t\t H\t\t H\t\t ×\t \t \t\n\t \t L\t\t H\t\t H\t\t ×\t\t ×\t\t ×\t\t ×\nPower\tdown\texit\t \t L\t\t H\t\t ×\t\t ×\t ×\t\t ×\t\t ×\t \t\nNote:\t\tH=V ih,\tL=V il\tx=\tVih\tor\tVil,\tV\t=\tValid\tData.cKE TRUTH TABLE\n10 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\ncurrent State CS  RAS  CAS WE  Address  command   Action   \nIdle\t H\t\t X\t X\t X\t X\t DESL\t\t \t Nop\tor\tPower\tDown(2)\n\t L\t\t H\t\t H\t\t H\t\t X\t NOP\t\t \t Nop\tor\tPower\tDown(2)\n\t L\t\t H\t\t H\t\t L\t\t X\t BST\t \t Nop\tor\tPower\tDown\n\t L\t\t H\t L\t\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t \t ILLEGAL\t(3)\n\t L\t\t H\t\t L\t\t L\t\t A,\tCA,\tA10\t\t WRIT/\t WRITA\t\t \t ILLEGAL(3)\n\t L\t L\t\t H\t\t H\t\t BA,\tRA\t\t ACT\t\t \t Row\tactivating\n\t L\t\t L\t\t H\t\t L\t\t BA,\tA10\t\t PRE/PALL\t\t \t Nop\n L\tL\t L\t H\t\t X\t REF/SELF\t\t \t Auto\trefresh\tor\tSelf-refresh(4)\n\t L\t L\t L\t L\t\t OC,\tBA1=L\t\t MRS\t\t \t Mode\tregister\tset\nRow\tActive\t H\t\t X\t X\t X\t X\t DESL\t\t \t Nop\n\t\t L\t\t H\t\t H\t H\t\t X\t NOP\t\t \t Nop\n\t\t L\t\t H\t\t H\t L\t\t X\t BST\t \t Nop\n\t L\t\t H\t L\t\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t \t Begin\tread\t(5)\n\t L\t H\t\t L\t L\t\t BA,\tCA,\tA10\t\t WRIT/\t WRITA\t\t \t Begin\twrite\t(5)\n\t L\t L\t H\t\t H\t BA,\tRA\t\t ACT\t\t \t ILLEGAL\t(3)\n\t L\t L\t\t H\t L\t\t BA,\tA10\t\t PRE/PALL\t\t \t Precharge   \n        Precharge all banks(6) \n\t L\t L\t L\t\t H\t\t X\t REF/SELF\t\t \t ILLEGAL\n\t L\t L\t L\t\t L\t\t OC,\tBA\t\t MRS\t\t \t ILLEGAL\nRead\t H\t\t X\t X\t X\t X\t DESL\t\t \t Continue\tburst\tto\tend\tto\t\t \t\n        Row active\n\t L\t H\t\t H\t H\t\t X\t NOP\t\t \t Continue\tburst\tto\tend\t\tRow\t\t\n        Row  active\n\t L\t H\t\t H\t L\t\t X\t BST\t\t \t Burst\tstop,\t\tRow\tactive\n\t L\t H  L\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t \t Terminate\tburst,\t\t \t \t\n        begin new read (7)\n\t L\t H\t\t L\t L\t\t BA,\tCA,\tA10\t\t WRIT/WRITA\t\t \t Terminate\t\tburst,\t\t\t \t\n        begin write (7,8)\n\t L\t L\t\t H\t\t H\t BA,\tRA\t\t ACT\t\t \t ILLEGAL\t(3)\n\t L\t L\t H\t L\t\t BA,\tA10\t\t PRE/PALL\t\t \t Terminate\tburst\t\t\t \t \t\n        Precharging\n\t L\t L\t\t L\t\t H\t\t X\t REF/SELF\t\t \t ILLEGAL\n\t L\t L\t L\t L\t\t OC,\tBA\t\t MRS\t\t \t ILLEGAL\nWrite\t H\t X\t X\t X\t X\t DESL\t\t \t Continue\tburst\tto\tend\t\t\t \t\n         Write recovering\n\t L\t\t H\t\t H\t H\t\t X\t NOP\t\t \t Continue\tburst\tto\tend\t\t\t \t\n        Write recovering\n\t L\t H\t\t H\t L\t\t X\t BST\t\t \t Burst\tstop,\t\tRow\tactive\n\t L\t H\t\t L\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t \t Terminate\tburst,\tstart\tread\t: \t\t\n        Determine AP (7,8)\n\t L\t H\t\t L\t L\t\t BA,\tCA,\tA10\t\t WRIT/WRITA\t\t \t Terminate\tburst,\tnew\twrite\t: \t\t\n        Determine AP (7)  \n\t L\t\t L\t\t H\t\t H\t BA,\tRA\t RA\tACT\t\t \t ILLEGAL\t(3)\n\t L\t L\t\t H\t L\t\t BA,\tA10\t\t PRE/PALL\t\t \t Terminate\tburst\tPrecharging\t(9)\n\t L\t L\t\t L\t\t H\t\t X\t REF/SELF\t\t \t ILLEGAL\n\t L\t L\t\t L\t L\t\t OC,\tBA\t\t MRS\t\t \t ILLEGALFUNcTIONAL TRUTH TABLE \nNote:\tH=V ih,\tL=V il\tx=\tVih\tor\tVil,\tV\t=\tValid\tData,\tBA=\tBank\tAddress,\tCA+Column\tAddress,\tRA=Row\tAddress,\tOC=\tOp-Code\nIntegrated Silicon Solution, Inc. — www.issi.com 11\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\ncurrent State CS  RAS  CAS  WE  Address  command  Action   \nRead\twith\tauto\t H\t \t×\t\t ×\t\t ×\t\t\t ×\t\t DESL\t Continue\tburst\tto\tend,\tPrecharge\t\t\nPrecharging\n\t L\t H\t H\t H\t x\t NOP\t\t Continue\tburst\tto\tend,\tPrecharge\n\t L\t H\t\t H\t L\t\t ×\t\t BST\t\t ILLEGAL\n L\tH\t L\t\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t ILLEGAL\t(11)\n\t L\t H\t\t L\t L\t\t BA,\tCA,\tA10\t\t WRIT/\t WRITA\t\t ILLEGAL\t(11)\n\t L\t L\t\t H\t\t H\t BA,\tRA\t\t ACT\t\t ILLEGAL\t(3)\n\t L\t L\t\t H\t L\t\t BA,\tA10\t\t PRE/PALL\t\t ILLEGAL\t(11)\n\t L\t L\t\t L\t\t H\t\t ×\t\t REF/SELF\t\t ILLEGAL\n L\tL\t\t L\t L\t\t OC,\tBA\t\t MRS\t\t ILLEGAL\nWrite with Auto H  ×\t\t×\t\t ×\t\t ×\t\t DESL\t\t Continue\tburst\tto\tend,\t Write\t\t \t\nPrecharge       recovering with auto precharge\n\t L\t H\t\t H\t H\t\t ×\t\t NOP\t\t Continue\tburst\tto\tend,\t Write\t\t \t\n       recovering with auto precharge\n\t L\t H\t\t H\t L\t\t ×  BST\t\t ILLEGAL\n\t L\t\t H\t\t L\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t ILLEGAL(11)\n\t L\t\t H\t\t L\t L\t\t BA,\tCA,\tA10\t\t WRIT/\t WRITA\t\t ILLEGAL\t(11)\n\t L\t L\t H\t\t H\t BA,\tRA\t\t ACT\t ILLEGAL\t(3,11)\n\t L\t L\t\t H\t L\t\t BA,\tA10\t\t PRE/PALL\t\t ILLEGAL\t(3,11)\n\t L\t L\t\t L\t H\t\t ×\t\t REF/SELF\t\t ILLEGAL\n\t L\t\t L\t L\t\t L\t\t OC,\tBA\t\t MRS\t\t ILLEGAL\nPrecharging\t H\t\t ×\t\t ×\t ×\t\t ×\t\t DESL\t\t Nop,\tEnter\tidle\tafter\ttRP\n\t L\t\t H\t\t H\t H\t\t ×\t\t NOP\t\t Nop,\tEnter\tidle\tafter\ttRP\n\t L\t\t H\t\t H\t L\t\t ×\t\t BST\t\t Nop, Enter idle after tRP\n L\t\t H\t\t L\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t ILLEGAL\t(3)\n\t L\t\t H\t\t L\t\t L\t\t BA,\tCA,\tA10\t\t WRIT/WRITA\t\t ILLEGAL\t(3)\n L\tL\tH\t\t H\t BA,\tRA\t\t ACT\t\t ILLEGAL(3)\n\t L\t L\t H\t\t L\t\t BA, A10  PRE/PALL\t\t Nop\t\tEnter\tidle\tafter\ttRP\n\t L\t L\t\t L\t H\t\t ×\t\t REF/SELF\t\t ILLEGAL\n\t L\t L\t\t L\t L\t\t OC,\tBA\t\t MRS\t\t ILLEGAL\nRow Activating H  ×  ×  ×  ×\t\t DESL\t\t Nop,\tEnter\tbank\tactive\tafter\ttRCD\n\t L\t\t H\t\t H\t H  ×\t\t NOP\t\t Nop,\tEnter\tbank\tactive\tafter\ttRCD\n\t L\t\t H\t\t H L\t\t ×\t\t BST\t\t Nop,\tEnter\tbank\tactive\tafter\ttRCD\n\t L\t H\t L\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t ILLEGAL\t(3)\n\t L\t H\t\t L\t\t L\t\t BA,\tCA,\tA10\t\t WRIT/WRITA\t\t ILLEGAL\t(3)\n\t L\t L\t\t H\t\t H\t BA,\tRA\t\t ACT\t\t ILLEGAL\t(3,9)\n\t L\t L\t\t H\t L\t\t BA,\tA10\t\t PRE/PALL\t\t ILLEGAL\t(3)\n\t L\t L\t\t L\t\t H\t\t ×\t\t REF/SELF\t\t ILLEGAL\n\t L\tL\t L\t\t L\t\t OC,\tBA\t\t MRS\t\t ILLEGALFUNcTIONAL TRUTH TABLE continued:\nNote:\tH=V ih,\tL=V il\tx=\tVih\tor\tVil,\tV\t=\tValid\tData,\tBA=\tBank\tAddress,\tCA+Column\tAddress,\tRA=Row\tAddress,\tOC=\tOp-Code\n12 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\ncurrent State CS  RAS  CAS  WE  Address  command  Action   \nWrite Recovering H \t×\t\t×\t\t ×\t\t ×\t\t DESL\t\t Nop,\tEnter\trow\tactive\tafter\ttDPL\n\t L\t\t H\t\t H\t H\t\t ×\t\t NOP\t\t Nop,\tEnter\trow\tactive\tafter\ttDPL\n\t L\t H\t\t H\t L\t\t ×\t\t BST\t\t Nop,\tEnter\trow\tactive\tafter\ttDPL\n\t L\t H\t L\t H\t\t BA,\tCA,\tA10\t READ/READA\t\t Begin\tread (8)\n\t L\t\t H\t L\t L\t\t BA,\tCA,\tA10\t WRIT/\t WRITA\t\t Begin\tnew\twrite\n\t L\t L\t\t H\t\t H\t BA, RA  ACT\t\t ILLEGAL\t(3)\n\t L\t L\t\t H\t L\t\t BA, A10  PRE/PALL\t\t ILLEGAL\t(3)\n\t L\t L\t L\t\t H\t\t ×\t\t REF/SELF\t\t ILLEGAL\n\t L\t L\t\t L\t L\t\t OC,\tBA\t\t MRS\t\t ILLEGAL\nWrite\tRecovering\t H\t ×\t\t ×\t\t ×\t\t ×\t\t DESL\t\t Nop,\tEnter\tprecharge\tafter\ttDPL\nwith\tAuto\t L\t\t H\t\t H\t H\t\t ×\t\t NOP\t\t Nop,\tEnter\tprecharge\tafter\ttDPL\nPrecharge\t L\t\t H\t\t H\t L\t\t ×\t\t BST\t\t Nop,\tEnter\trow\tactive\tafter\ttDPL\n\t L\t\t H\t L\t\t H\t BA,\tCA,\tA10\t\t READ/READA\t\t ILLEGAL(3,8,11)\n\t L\t\t H\t\t L\t\t L\t\t BA,\tCA,\tA10\t\t WRIT/WRITA\t\t ILLEGAL\t(3,11)\n\t L\t\t L\t H\t\t H\t BA,\tRA\t\t ACT\t\t ILLEGAL\t(3,11)\n\t L\t\t L\t H\t L\t\t BA,\tA10\t\t PRE/PALL\t\t ILLEGAL\t(3,11)\n\t L\t\t L\t L\t\t H\t \t×\t\t REF/SELF\t\t ILLEGAL\n\t L\t\t L\t L\t L\t\t OC,\tBA\t\t MRS\t\t ILLEGAL\nRefresh H\t\t ×\t\t ×\t \t×\t\t ×\t\t DESL\t\t\t\t Nop,\tEnter\tidle\tafter\ttRC\n\t L\t\t H\t\t H\t \t×\t \t×\t\t NOP/BST\t Nop,\tEnter\tidle\tafter\ttRC\n\t L\t\t H\t\t L\t H\t\t BA,\tCA,\tA10\t\t READ/READA\t\t ILLEGAL\n\t L\t H\t L\t L\t\t BA,\tCA,\tA10\t\t WRIT/WRITA\t\t ILLEGAL\n\t L\t\t L\t\t H\t\t H\t BA,\tRA\t\t ACT\t\t ILLEGAL\n\t L\t\t L\t H\t L\t\t BA,\tA10\t\t PRE/PALL\t\t ILLEGAL\n\t L\t L\t L\t\t H\t\t ×\t\t REF/SELF\t\t ILLEGAL\n\t L\t L\t\t L\t L\t\t OC,\tBA\t\t MRS\t\t ILLEGAL\nMode\tRegister\t H\t \t×\t\t×\t\t ×\t \t×\t\t DESL\t\t Nop,\tEnter\tidle\tafter\t2\tclocks\nAccessing\t L\t H\t\t H\t H\t\t ×\t\t NOP\t Nop,\tEnter\tidle\tafter\t2\tclocks\n L\t H\t\t H\t L\t\t ×\t\t BST\t\t ILLEGAL\n\t L\t\t H\t L\t\t ×\t\t\t BA,\tCA,\tA10\t\t READ/WRITE\t\t ILLEGAL\n\t L\t L\t ×\t\t\t ×\t\t BA,\tRA\t\t ACT/PRE/PALL\t\t ILLEGAL\t \t \t \t\n\t \t \t \t \t \t REF/MRS\tFUNcTIONAL TRUTH TABLE continued:\nNote:\tH=V ih,\tL=V il\tx=\tVih\tor\tVil,\tV\t=\tValid\tData,\tBA=\tBank\tAddress,\tCA+Column\tAddress,\tRA=Row\tAddress,\tOC=\tOp-Code\nNotes: \n1.\tAll\tentries\tassume\tthat\tCKE\tis\tactive\t(CKEn-1=CKEn=H).\n2.\tIf\tboth\tbanks\tare\tidle,\tand\tCKE\tis\tinactive\t(Low),\tthe\tdevice\twill\tenter\tPower\tDown\tmode. \tAll\tinput\tbuffers\texcept\tCKE\twill\tbe\t\ndisabled.\n3.\tIllegal\tto\tbank\tin\tspecified\tstates; \tFunction\tmay\tbe\tlegal\tin\tthe\tbank\tindicated\tby\tBank\tAddress\t(BA),\tdepending\ton\tthe\tstate\tof\t\nthat bank.\n4.\tIf\tboth\tbanks\tare\tidle,\tand\tCKE\tis\tinactive\t(Low),\tthe\tdevice\twill\tenter\tSelf-Refresh\tmode. \tAll\tinput\tbuffers\texcept\tCKE\twill\tbe\t\ndisabled.\n5. Illegal if tRCD is not satisfied.6. Illegal if tRAS is not satisfied.7. Must satisfy burst interrupt condition.8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.9.\tMust\tmask\tpreceding\tdata\twhich\tdon’t\tsatisfy\ttDPL.\n10. Illegal if tRRD is not satisfied.\n11. Illegal for single bank, but legal for other banks.\nIntegrated Silicon Solution, Inc. — www.issi.com 13\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\ncKE RELATED cOMMAND TRUTH TABLE(1)        \n                    cKE      \ncurrent State Operation n-1 n CS RAS CAS WE Address\nSelf-Refresh\t(S.R.)\t INVALID,\tCLK\t(n\t-\t1)\twould\texit\tS.R.\t H\t X\t X\t X\t X\t X\t X\n Self-Refresh Recovery(2) L\t H\t H\t X\t X\t X\t X\n Self-Refresh Recovery(2) L\t H\t L\t H\t H\t X\t X\n\t Illegal\t L\t H\t L\t H\t L\t X\t X\n\t Illegal\t L\t H\t L\t L\t X\t X\t X\n\t Maintain\tS.R.\t L\t L\t X\t X\t X\t X\t X\nSelf-Refresh Recovery Idle After  t rc H H H X X X X\n Idle After  t rc\t H\t H\t L\t H\t H\t X\t X\n\t Illegal\t H\t H\t L\t H\t L\t X\t X\n\t Illegal\t H\t H\t L\t L\t X\t X\t X\n Begin clock suspend next cycle(5) H\t L\t H\t X\t X\t X\t X\n Begin clock suspend next cycle(5) H\t L\t L\t H\t H\t X\t X\n\t Illegal\t H\t L\t L\t H\t L\t X\t X\n\t Illegal\t H\t L\t L\t L\t X\t X\t X\n Exit clock suspend next cycle(2) L\t H\t X\t X\t X\t X\t X\n\t Maintain\tclock\tsuspend\t L\t L\t X\t X\t X\t X\t X\nPower-Down\t(P.D.)\t INVALID,\tCLK\t(n\t-\t1)\twould\texit\tP.D.\t H\t X\t X\t X\t X\t X\t —\n\t EXIT\tP.D. \t-->\tIdle(2) L\t H\t X\t X\t X\t X\t X\n\t Maintain\tpower\tdown\tmode\t L\t L\t X\t X\t X\t X\t X\nAll\tBanks\tIdle\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t H\t H\t X\t X\t X\t —\n\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t H\t L\t H\t X\t X\t —\n\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t H\t L\t L\t H\t X\t —\n\t Auto-Refresh\t H\t H\t L\t L\t L\t H\t X\n\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t H\t L\t L\t L\t L\t Op\t-\tCode\n\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t L\t H\t X\t X\t X\t —\n\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t L\t L\t H\t X\t X\t —\n\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t L\t L\t L\t H\t X\t —\n Self-Refresh(3) H\t L\t L\t L\t L\t H\t X\n\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t L\t L\t L\t L\t L\t Op\t-\tCode\n Power-Down(3) L\t X\t X\t X\t X\t X\t X\nAny\tstate\t Refer\tto\toperations\tin\tOperative\tCommand\t Table\t H\t H\t X\t X\t X\t X\t X\nother than Begin clock suspend next cycle(4) H\t L\t X\t X\t X\t X\t X\nlisted\tabove\t Exit\tclock\tsuspend\tnext\tcycle\t L\t H\t X\t X\t X\t X\t X\n\t Maintain\tclock\tsuspend\t L\t L\t X\t X\t X\t X\t X\nNotes:\n1.\tH\t:\tHigh\tlevel,\tL\t: \tlow\tlevel,\tX\t: \tHigh\tor\tlow\tlevel\t(Don’t\tcare).\n2.\tCKE\tLow\tto\tHigh\ttransition\twill\tre-enable\tCLK\tand\tother\tinputs\tasynchronously. \tA\tminimum\tsetup\t\ntime\tmust\tbe\tsatisfied\tbefore\tany\tcommand\tother\tthan\tEXIT.\n3. Power down and Self refresh can be entered only from the both banks idle state.\n4.\tMust\tbe\tlegal\tcommand\tas\tdefined\tin\tOperative\tCommand\t Table.\n5. Illegal if t xsr is not satisfied.\n14 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nMode\nRegister\nSetIDLESelf\nRefresh\nCBR (Auto)\nRefresh\nRow\nActiveActive\nPower\nDownPower\nDown\nWRITEWRITE\nSUSPENDREADREAD\nSUSPEND\nWRITEA\nSUSPENDWRITEA READAREADA\nSUSPEND\nPOWER\nON Precharge\nAutomatic sequenc e\nManual InputSELF\nSELF exit\nREFMRS\nACTCKE\nCKE\nCKE\nCKE\nBST\nRead\nWriteWrite\nPrechargeRRE (Prec\nharge termination)\nPRE (Precharge termination)Write with\nAuto PrechargeRead withAuto Prech\nargeReadWriteBST\nCKE\nCKE CKECKE\nCKE\nCKE CKECKEReadSTATE DIAGRAM\nIntegrated Silicon Solution, Inc. — www.issi.com 15\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nABSOLUTE MAXIMUM RATINGS(1)\n Symbol Parameters  Rating Unit\n\tV dd max\t Maximum\tSupply\t Voltage\t \t –0.5\tto\t+4.6\t V\n\tV ddq max Maximum\tSupply\t Voltage\tfor\tOutput\tBuffer\t –0.5\tto\t+4.6\t V\n\tV in\t Input\tVoltage\t \t –0.5\tto\t Vdd\t+\t0.5\t V\n\tV out\t Output\t Voltage\t \t –1.0\tto\t Vddq\t+\t0.5\t V\n P d max Allowable Power Dissipation  1 W\n I cs output Shorted Current  50 mA\n\tT opr operating\t Temperature\t Com.  0 to +70 °C   \n   Ind. -40 to +85    \n   A1 -40 to +85    \n   A2 -40 to +105\n\tT stg\t Storage\t Temperature\t \t –65\tto\t+150\t °C\nNotes:\n1.\tStress\tgreater\tthan\tthose\tlisted\tunder\tABSOLUTE\tMAXIMUM\tRATINGS\tmay\tcause\tpermanent\tdamage\tto\t\nthe\tdevice. \tThis\tis\ta\tstress\trating\tonly\tand\tfunctional\toperation\tof\tthe\tdevice\tat\tthese\tor\tany\tother\tconditions\t\nabove those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.\n2.\tAll\tvoltages\tare\treferenced\tto\t Vss.\nDc REcOMMENDED OPERATING cONDITIONS\nIS42/45S86400F, IS42/45S16320F - 3.3v Operation\nSymbol Parameters Min. Typ. Max. Unit\nVdd Supply\tVoltage 3.0 3.3 3.6 V\nVddq I/O\tSupply\t Voltage 3.0 3.3 3.6 V\nVih(1)Input\tHigh\t Voltage 2.0 –Vddq+0.3 V\nVil(2)Input\tLow\t Voltage -0.3 – 0.8 V\nIil Input\tLeakage\tCurrent\t(0V\t≤ V in ≤\tV dd) -5 – +5 µA \nIol Output\tLeakage\tCurrent\t(Output\tdisabled,\t0V\t≤ V out ≤ V dd) -5 – +5 µA\nVoh Output\tHigh\t Voltage\tCurrent\t(I oh\t=\t-2mA) 2.4 – – V\nVol Output\tLow\t Voltage\tCurrent\t(I ol\t=\t2mA) – – 0.4 V\nNotes:\n1. V ih (overshoot): V ih (max) = V ddq +1.2V (pulse width < 3ns).\n2. V il (undershoot): V il (min) = -1.2V (pulse width < 3ns).\n3. All voltages are referenced to Vss.IS42/45R86400F, IS42/45S16320F - 2.5v Operation\nSymbol Parameters Min. Typ. Max. Unit\nVdd Supply\tVoltage 2.3 2.5 2.7 V\nVddq I/O\tSupply\t Voltage 2.3 2.5 2.7 V\nVih(1)Input\tHigh\t Voltage 2.0 -Vddq+0.3 V\nVil(2)Input\tLow\t Voltage -0.3 - 0.55 V\nIil Input\tLeakage\tCurrent\t(0V\t≤ V in ≤\tV dd) -5 – +5 µA \nIol Output\tLeakage\tCurrent\t(Output\tdisabled,\t0V\t≤ V out ≤ V dd) -5 – +5 µA\nVoh Output\tHigh\t Voltage\tCurrent\t(I oh\t=\t-2mA) Vddq-0.2 – - V\nVol Output\tLow\t Voltage\tCurrent\t(I ol\t=\t2mA) - – 0.2 V\n16 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\ncAPA cITANcE cHARA cTERISTIcS(1) (At\tTa\t=\t0\tto\t+25°C,\t Vdd\t=\tVddq =\t3.3\t±\t0.3V,\tf\t=\t1MHz)\n Symbol Parameter Min. Max.    Unit \n C in1\t Input\tCapacitance: \tCLK\t 2.5\t 3.5\t \t \t pF\n C in2\t Input\tCapacitance:All\tother\tinput\tpins\t 2.5\t 3.8\t \t \t pF\n C i/o\t Data\tInput/Output\tCapacitance: \tDQS\t 4.0\t 6.0\t\t \t pF\nNote:\t1.\tThe\tparameter\tis\tcharacterized.\nPackage Substrate Theta-ja\n(Airflow = 0m/s)Theta-ja\n(Airflow = 1m/s)Theta-ja\n(Airflow = 2m/s)Theta-jc Units\nAlloy42 TSOP2(54) 4-layer 56.1 49.6 46.2 8.1 C/W\nCopper TSOP2(54) 4-layer 37.1 32.1 29.9 7.1 C/W\nBGA(54) 4-layer 38.5 32.8 31.2 4.9 C/WTHERMAL RESISTANcE\nDc ELEcTRIcAL cHARA cTERISTIcS  \n(Recommended\tOperation\tConditions\tunless\totherwise\tnoted.)\n Symbol Parameter Test condition  -5        -6               -7                Unit\n idd1 (1)\t Operating\tCurrent\t One\tbank\tactive,\tCL\t=\t3,\tBL\t=\t1,\t\t\t\t\t\t\t\t\t 140\t \t\t\t\t\t\t120\t\t\t\t\t\t\t\t\t\t\t\t\t\t110\t\t \t mA\n   tclk\t=\ttclk (min), t rc\t=\ttrc (min) \n idd2p\t Precharge\tStandby\tCurrent\t CKE\t≤ Vil  (max), tck\t=\t15ns\t \t 4\t\t\t\t\t\t\t4\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t4\t \t \t mA \n  (In Power-Down Mode)\n idd2ps\t Precharge\tStandby\tCurrent\t CKE\t≤ Vil  (max),\tCLK\t≤ Vil  (max) 4       4                  4   mA \n  (In Power-Down Mode)      \n idd2n (2) Precharge Standby Current CS  ≥ Vcc\t-\t0.2V,\tCKE\t≥  Vih  (min) 25        25                25   mA\n  (In Non Power-Down Mode)  tck\t=\t15ns \n Idd2ns Precharge Standby Current CS  ≥ Vcc\t-\t0.2V,\tCKE\t≥  Vih  (min) or 15        15                15   mA\n  (In Non Power-Down Mode) CKE\t≤ Vil  (max), All inputs stable      \n Idd3p\t Active\tStandby\tCurrent\t CKE\t≤ Vil  (max), tck\t=\t15ns\t \t 8\t\t\t\t\t\t\t\t\t8\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t8\t\t \t mA\n  (Power-Down Mode) \n Idd3ps\t Active\tStandby\tCurrent\t CKE\t≤ Vil  (max),\tCLK\t≤ Vil  (max) 8         8                  8   mA\n  (Power-Down Mode)\n idd3n (2) Active Standby Current CS  ≥ Vcc\t-\t0.2V,\tCKE\t≥  Vih  (min) 35         35                35   mA\n  (In Non Power-Down Mode)  tck\t=\t15ns\n Idd3ns Active Standby Current CS  ≥ Vcc\t-\t0.2V,\tCKE\t≥  Vih  (min) or 20         20                 20  mA\n  (In Non Power-Down Mode) CKE\t≤ Vil  (max), All inputs stable     \n idd4\t Operating\tCurrent\t All\t\tbanks\tactive,\tBL\t=\t4,\tCL\t=\t3,\t\t\t\t\t\t\t\t\t 200\t \t\t\t\t\t\t\t\t\t180\t \t\t\t\t\t\t\t\t\t\t\t\t\t\t150\t \t mA\n   tck\t=\ttck (min)   \n idd5 Auto-Refresh Current trc\t=\ttrc (min), t clk\t=\ttclk (min)        160          145  140  mA\n idd6\t Self-Refresh\tCurrent\t CKE\t≤  0.2V        6           6  6  mA\n Notes:\n1. I dd (max) is specified at the output open condition.\n2. Input signals are changed one time during 30ns.\n3.\t\tAll\tvalues\tapplicable\tfor\toperation\twith\t Ta ≤ 85°C.\n4.\tFor\tA2\ttemperature\tgrade\twith\t Ta > 85°C: IDD2P and IDD2PS are derated to 50% above the values; IDD3P and IDD3PS are \nderated to 30% above the values. \nIntegrated Silicon Solution, Inc. — www.issi.com 17\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nAc ELEcTRIcAL cHARA cTERISTIcS (1,2,3)\n      -5                     -6              -7  \n Symbol Parameter  Min.       Max.  Min.   Max.      Min.     Max.  Units\n tck3\t Clock\tCycle\t Time\t CAS\tLatency\t=\t3\t 5\t \t —\t 6\t\t\t\t\t\t\t\t\t\t—\t \t\t 7\t\t\t\t\t\t\t\t\t\t—\t ns \n tck2  CAS\tLatency\t=\t2\t 10\t \t —\t 10\t\t\t\t\t\t\t\t\t—\t \t\t7.5\t\t\t\t\t\t\t\t—\t ns\n tac3\t Access\t Time\tFrom\tCLK\t CAS\tLatency\t=\t3\t —\t \t 5.0\t —\t\t\t\t\t\t\t\t\t5.4\t \t —\t\t\t\t\t\t\t\t\t5.4\t ns \n tac2  CAS\tLatency\t=\t2\t —\t \t 6\t —\t\t\t\t\t\t\t\t\t\t6\t\t \t —\t\t\t\t\t\t\t\t\t5.4\t ns\n tch\t CLK\tHIGH\tLevel\t Width\t \t 2\t\t\t\t\t\t\t —\t 2.5\t\t\t\t\t\t\t\t—\t \t\t\t\t\t\t 2.5\t\t\t\t\t\t\t\t\t—\t ns\n tcl\t CLK\tLOW\tLevel\t Width\t \t 2\t \t —\t \t2.5\t\t\t\t\t\t\t\t—\t \t 2.5\t\t\t\t\t\t\t\t\t—\t ns\n toh3\t Output\tData\tHold\t Time\t CAS\tLatency\t=\t3\t 2.5\t \t —\t \t2.5\t\t\t\t\t\t\t\t—\t \t 2.5\t\t\t\t\t\t\t\t\t—\t ns \n toh2  CAS Latency\t=\t2\t 2.5\t \t —\t 2.5\t\t\t\t\t\t\t\t—\t \t 2.5\t\t\t\t\t\t\t\t\t—\t ns\n tlz\t Output\tLOW\tImpedance\t Time\t \t 0\t \t —\t 0\t\t\t\t\t\t\t\t\t\t—\t \t 0\t\t\t\t\t\t\t\t\t\t—\t ns\n thz3\t Output\tHIGH\tImpedance\t Time\t \t —\t \t 5\t —\t\t\t\t\t\t\t\t5.4\t \t —\t\t\t\t\t\t\t\t\t5.4\t ns\n thz2\t \t \t —\t \t 6\t —\t\t\t\t\t\t\t\t\t6\t\t \t —\t\t\t\t\t\t\t\t\t5.4\t ns\n tds\t Input\tData\tSetup\t Time(2)\t \t 1.5\t \t —\t \t1.5\t\t\t\t\t\t\t—\t\t 1.5\t\t\t\t\t\t\t\t—\t\t ns\n tdh\t Input\tData\tHold\t Time(2)\t \t 0.8\t \t —\t 0.8\t\t\t\t\t\t\t—\t\t 0.8\t\t\t\t\t\t\t\t—\t\t ns\n tas\t Address\tSetup\t Time(2)\t \t 1.5\t \t —\t 1.5\t\t\t\t\t\t\t—\t\t 1.5\t\t\t\t\t\t\t\t—\t\t ns\n tah\t Address\tHold\t Time(2)\t \t 0.8\t \t —\t 0.8\t\t\t\t\t\t\t—\t\t 0.8\t\t\t\t\t\t\t\t—\t\t ns\n tcks\t CKE\tSetup\t Time(2)\t \t 1.5\t \t —\t 1.5\t\t\t\t\t\t\t—\t\t 1.5\t\t\t\t\t\t\t\t—\t\t ns\n tckh\t CKE\tHold\t Time(2)\t \t 0.8\t \t —\t 0.8\t\t\t\t\t\t\t—\t\t 0.8\t\t\t\t\t\t\t\t—\t\t ns\n tcms\t Command\tSetup\t Time\t(CS, RAS, CAS, WE, DQM)(2) \t 1.5\t \t —\t 1.5\t\t\t\t\t\t\t—\t\t 1.5\t\t\t\t\t\t\t\t—\t\t ns\n tcmh\t Command\tHold\t Time\t(CS, RAS, CAS, WE, DQM)(2) \t 0.8\t \t —\t 0.8\t\t\t\t\t\t\t—\t\t 0.8\t\t\t\t\t\t\t\t—\t\t ns\n trc\t Command\tPeriod\t(REF\tto\tREF\t/\tACT\tto\tACT)\t \t 55\t \t —\t 60\t\t\t\t\t\t\t—\t\t 60\t\t\t\t\t\t\t\t\t—\t ns\n tras\t Command\tPeriod\t(ACT\tto\tPRE)\t \t 40\t \t 100K\t 42\t \t\t\t\t\t100K\t 37       100K ns\n trp\t Command\tPeriod\t(PRE\tto\tACT)\t \t 15\t \t —\t 18\t\t\t\t\t\t\t—\t\t 15\t\t\t\t\t\t\t\t\t—\t ns\n trcd\t Active\tCommand\t To\tRead\t/\t Write\tCommand\tDelay\t Time\t \t 15\t \t —\t 18\t\t\t\t\t\t\t—\t\t 15\t\t\t\t\t\t\t\t\t—\t ns\n trrd\t Command\tPeriod\t(ACT\t[0]\tto\tACT[1])\t \t 10\t \t —\t 12\t\t\t\t\t\t\t—\t\t 14\t\t\t\t\t\t\t\t\t—\t ns\n tdpl\t Input\tData\t To\tPrecharge\t \t 10\t \t —\t 12\t\t\t\t\t\t\t—\t\t 14\t\t\t\t\t\t\t\t\t—\t ns \n   Command Delay time  \n tdal\t Input\tData\t To\tActive\t/\tRefresh\t \t 25\t \t —\t 30       —\t\t 30         —   ns \n   Command Delay time (During Auto-Precharge)   \n tmrd Mode\tRegister\tProgram\t Time\t \t 10\t \t —\t 12\t\t\t\t\t\t—\t\t 14\t\t\t\t\t\t\t\t\t—\t ns\n tdde Power\tDown\tExit\tSetup\t Time\t \t 5\t \t —\t 6\t\t\t\t\t\t—\t\t 7\t\t\t\t\t\t\t\t\t\t—\t ns\n txsr Self-Refresh\tExit\t Time\t \t 60\t \t —\t 70\t\t\t\t\t\t—\t\t 67\t\t\t\t\t\t\t\t\t—\t ns\n tt \t Transition\t Time\t \t 0.3\t \t 1.2\t 0.3\t \t\t\t\t\t1.2\t\t 0.3\t\t\t\t\t\t\t\t1.2\t ns\n tref\t Refresh\tCycle\t Time\t(8192)\t T a ≤ 70oC\tCom,\tInd,\tA1,\tA2\t —\t \t 64\t —\t \t 64\t —\t\t\t\t\t\t\t\t\t64\t ms\t\n\t\t\t \t Ta ≤ 85oC\tInd,\tA1,\tA2\t —\t \t —\t —\t \t 64\t \t—\t\t\t\t\t\t\t\t64\t ms\t\n\t\t\t \t Ta > 85oC\tA2\t —\t \t —\t —\t \t —\t —\t\t\t\t\t\t\t\t\t16\t ms\nNotes:\n1.\tThe\tpower-on\tsequence\tmust\tbe\texecuted\tbefore\tstarting\tmemory\toperation.\n2. measured with t t =\t1\tns.\tIf\tclock\trising\ttime\tis\tlonger\tthan\t1ns,\t(t t /2 - 0.5) ns should be added to the parameter.\n3. \tThe\treference\tlevel\tis\t1.4V\twhen\tmeasuring\tinput\tsignal\ttiming. \tRise\tand\tfall\ttimes\tare\tmeasured\tbetween\t Vih(min.)\tand\t Vil \n(max). \n18 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nOPERATING FREQUENcY / LATENcY RELATIONSHIPS\n SYMBOL PARAMETER  -5 -6 -7 -7 UNITS\n —\t Clock\tCycle\t Time\t \t 5\t 6\t 7\t 7.5\t ns\n\t—\t Operating\tFrequency\t \t 200\t 167\t 143\t 133\t MHz\n tcac CAS\t\tLatency\t \t 3\t 3\t 3\t 2\t cycle\n trcd\t Active\tCommand\t To\tRead/Write\tCommand\tDelay\t Time\t 3\t 3\t 3\t 2\t cycle\n trac RAS\tLatency\t(t rcd + tcac) CAS\t\tLatency\t=\t3\t 6\t 6\t 6\t —\t cycle\t\n   CAS\t\tLatency\t=\t2\t —\t —\t —\t 4\n trc Command\tPeriod\t(REF\tto\tREF\t/\tACT\tto\tACT)\t \t 11\t 10\t 9\t 8\t cycle\n tras\t Command\tPeriod\t(ACT\tto\tPRE)\t \t 8\t 7\t 6\t 5\t cycle\n trp\t Command\tPeriod\t(PRE\tto\tACT)\t \t 3\t 3\t 3\t 2\t cycle\n trrd\t Command\tPeriod\t(ACT[0]\tto\tACT\t[1])\t \t 2\t 2\t 2\t 2\t cycle\n tccd\t Column\tCommand\tDelay\t Time\t \t 1\t 1\t 1\t 1\t cycle \n\t\t (READ,\tREADA,\t WRIT,\tWRITA)\n tdpl\t Input\tData\t To\tPrecharge\tCommand\tDelay\t Time\t \t 2\t 2\t 2\t 2\t cycle\n tdal\t Input\tData\t To\tActive/Refresh\tCommand\tDelay\t Time\t\t 5\t 5\t 5\t 4\t cycle \n  (During Auto-Precharge)\n trbd Burst\tStop\tCommand\t To\tOutput\tin\tHIGH-Z\tDelay\t Time CAS\t\tLatency\t=\t3\t 3\t 3\t 3\t —\t cycle \n  (Read) CAS\t\tLatency\t=\t2\t \t—\t —\t —\t 2\t\n twbd\t Burst\tStop\tCommand\t To\tInput\tin\tInvalid\tDelay\t Time\t\t 0\t 0\t 0\t 0\t cycle \n  (Write) \n trql Precharge\tCommand\t To\tOutput\tin\tHIGH-Z\tDelay\t Time CAS\t\tLatency\t=\t3\t 3\t 3\t 3\t —\t cycle \n  (Read) CAS\t\tLatency\t=\t2\t —\t —\t —\t 2\t\n twdl\t Precharge\tCommand\t To\tInput\tin\tInvalid\tDelay\t Time\t\t 0\t 0\t 0\t 0\t cycle \n  (Write)\n tpql Last\tOutput\t To\tAuto-Precharge\tStart\t Time\t(Read)  CAS\t\tLatency\t=\t3\t -2\t -2\t –2\t —\t cycle\t\n   CAS\t\tLatency\t=\t2\t —\t —\t —\t -1\t\n tqmd\t DQM\t To\tOutput\tDelay\t Time\t(Read)\t \t 2\t 2\t 2\t 2\t cycle\n tdmd\t DQM\t To\tInput\tDelay\t Time\t(Write)\t \t 0\t 0\t 0\t 0\t cycle\n tmrd\t Mode\tRegister\tSet\t To\tCommand\tDelay\t Time\t \t 2\t 2\t 2\t 2\t cycle\nNote: Settings follow AC Electrical Characteristics on previous page.\nIntegrated Silicon Solution, Inc. — www.issi.com\t 19\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nAc TEST cONDITIONS: 3.3v \nInput Load Output Load\nOutput Z = 50Ω\n50 pF1.4V\n50Ω3.0V\n1.4V\n0VCLK\nINPUT\nOUTPUTtCH\ntCMH\ntAC\ntOHtCMStCK\ntCL\n3.0V\n1.4V\n1.4V 1.4V0V\nAc TEST cONDITIONS\n  IS42/45Sxxxxx IS42/45Rxxxxx  \n Parameter Rating Rating\n AC\tInput\tLevels\t\t 0V\tto\t3.0V\t 0V\tto\t2.5V\n\t Input\tRise\tand\tFall\t Times\t 1\tns\t 1\tns\n\t Input\tTiming\tReference\tLevel\t 1.4V\t 1.25V\n\t Output\t Timing\tMeasurement\tReference\tLevel\t 1.4V\t 1.25V\nAc TEST cONDITIONS: 2.5v\nOutput Load Input Load\ntOHtAC\n1.25V 1.25VtCMH tCMStCK\ntCH tCL\n2.5V\n1.25V\n0.0V\n2.5V\n1.25V\n0.0VCLK\nINPUT\nOUTPUTOutput Z = 50Ω\n50 pF1.25V\n50Ω\n20 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nFUNcTIONAL DEScRIPTION\nThe\t512Mb\tSDRAMs\t are\tquad-bank\t DRAMs\twhich\toper-\nate\tat\t3.3V\tor\t2.5V\tand\tinclude\ta\tsynchronous\t interface\t\n(all signals are registered on the positive edge of the clock \nsignal,\tCLK). \t\nRead and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an AC-TIVE\tcommand\t which\tis\tthen\tfollowed\tby\ta\tREAD\tor\tWRITE\t\ncommand. \tThe\taddress\t bits\tregistered\t coincident\t with\tthe\t\nACTIVE\t command\t are\tused\tto\tselect\tthe\tbank\tand\trow\tto\t\nbe accessed \n(BA0 and BA1 select the bank, A0-A12 select the \nrow).\tThe\taddress\tbits\tA0-An;  registered coincident with the \nREAD\tor\tWRITE\tcommand\t are\tused\tto\tselect\tthe\tstarting\t\ncolumn location for the burst access. \nPrior to normal operation, the SDRAM must be initial-\nized.\tThe\tfollowing\t sections\t provide\tdetailed\t information\t\ncovering device initialization, register definition, command  \ndescriptions and device operation. Initialization\nSDRAMs must be powered up and initialized in a  \npredefined manner.\nThe\t512Mb\tSDRAM\t is\tinitialized\t after\tthe\tpower\tis\tapplied\t\nto\tVdd\tand\tVddq (simultaneously) and the clock is stable \nwith\tDQM\tHigh\tand\tCKE\tHigh. \t\nA 100µs delay is required prior to issuing any command \nother than a COMMAND\t INHIBIT  or a NOP.\tThe\tCOMMAND\t\nINHIBIT\tor\tNOP\tmay\tbe\tapplied\tduring\tthe\t100us\tperiod\tand\t\nshould continue at least through the end of the period. \nWith\tat\tleast\tone\tCOMMAND\t INHIBIT\t or\tNOP\tcommand\t\nhaving\tbeen\tapplied,\t a\tPRECHARGE\t command\t should\t\nbe applied once the 100µs delay has been satisfied.  All \nbanks\tmust\tbe\tprecharged. \t\tThis\twill\tleave\tall\tbanks\tin\tan\t\nidle state after which at least two AUTO\tREFRESH  cycles \nmust be performed. After the AUTO\tREFRESH  cycles are \ncomplete, the SDRAM is then ready for mode register programming.\nThe\tmode\tregister\t should\tbe\tloaded\tprior\tto\tapplying\t\nany operational command because it will power up in an \nunknown state.\nIntegrated Silicon Solution, Inc. — www.issi.com 21\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nINITIALIzE AND LOAD MODE REGISTER(1)\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/\nDQML, DQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCH tCL tCK\ntCMS tCMH tCMS tCMH tCMS tCMHtCKS tCKHT0 T1 Tn+1  T o+1  Tp+1 Tp+2 Tp+3\ntMRD tRC tRC tRPROW\nROW\nBANKtAS tAH\ntAS tAHCODE\nCODEALL BANKS\nSINGLE BANK\nALL BANKSAUTO\nREFRESHAUTO\nREFRESHLoad MODE\nREGISTER\nT = 100µs Min.Power-up:  VCC\nand CLK stab lePrecharge\nall banksAUTO REFRESH Program MODE REGISTERNOP PRECHARGE  NOP NOP NOP ACTIVE\nT\n(2, 3, 4)AUTO REFRESH\nAt least 2 A uto-Refresh CommandsCODEtAS tAH\nNotes:\n1.  If CS\tis\tHigh\tat\tclock\tHigh\ttime,\tall\tcommands\tapplied\tare\tNOP.2.\t\tThe\tMode\tregister\tmay\tbe\tloaded\tprior\tto\tthe\tAuto-Refresh\tcycles\tif\tdesired.\n3.  JEDEC and PC100 specify three clocks.4.\t\tOutputs\tare\tguaranteed\tHigh-Z\tafter\tthe\tcommand\tis\tissued.\n22 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nAUTO-REFRESH cYcLE\nNotes:\n1.  CAS\t\tlatency\t=\t2,\t3tRP tRC tRC\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/\nDQML, DQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtAS tAHtCH tCL tCK\ntCMS tCMHtCKS tCKHT0 T1 T2  Tn+1  To+1\nALL BANKS\nSINGLE BANK\nBANK (s)ROW\nROW\nBANK\nHigh-ZPRECHARGE  NOP  NOP NOP ACTIVEAuto\nRefreshAuto\nRefresh\nIntegrated Silicon Solution, Inc. — www.issi.com 23\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nSELF-REFRESH cYcLE\nCLK\nCKE\nCOMMAND\nDQM/\nDQML, DQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtAS tAH\nBANKtCL tCH tCK\ntCMS tCMHtCKS tCKH\nALL BANKS\nSINGLE BANKtCKS\nPrecharge all\nactive banksCLK stab le prior to e xiting\nself refresh modeEnter self\nrefresh  modeExit self refresh  mode\n(Restar t refresh time base)T0 T1 T2 Tn+1 To+1 To+2\nHigh-ZAuto\nRefreshAuto\nRefreshPRECHARGE  NOP  NOP NOP  tCKS≥ tRAS\ntRP tXSR\nDON\'T CARE\nNotes:\n1.\t\tSelf-Refresh\tmode\tis\tnot\tsupported\tfor\tA2\tgrade\twith\t Ta\t>\t+85oC.\n24 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nREGISTER DEFINITION\nMode Register\nThe\tmode\tregister\tis\tused\tto\tdefine\tthe\tspecific\tmode\t\nof\toperation\t of\tthe\tSDRAM. \tThis\tdefinition\t includes\t the\t\nselection of a burst length, a burst type, a CAS latency, \nan operating mode and a write burst mode, as shown in MODE\tREGISTER\tDEFINITION. \t\nThe\tmode\tregister\tis\tprogrammed\t via\tthe\tLOAD\tMODE\t\nREGISTER\t command\t and\twill\tretain\tthe\tstored\tinformation \t\nuntil it is programmed again or the device loses power.Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst \n(sequential or interleaved) , M4- M6 \nspecify the CAS latency, M7 and M8 specify the operating mode,\tM9\tspecifies\t the\tWRITE\tburst\tmode,\tand\tM10,\tM11,\t\nand M12 are reserved for future use.\nThe\tmode\tregister\tmust\tbe\tloaded\twhen\tall\tbanks\tare\t\nidle, and the controller must wait the specified time before \ninitiating\t the\tsubsequent\t operation. \tViolating\t either\tof\tthese\t\nrequirements will result in unspecified operation.\nMODE REGISTER DEFINITION\nLatency Mode\n M6 M5 M4 CAS Latency\n 0 0 0 Reserved\n 0 0 1 Reserved\n 0 1 0 2\n 0 1 1 3\n 1 0 0 Reserved\n 1 0 1 Reserved\n 1 1 0 Reserved\n 1 1 1 Reserved\n1. To ensure compatibility with future devices,\nshould program BA1, BA0, A12, A11, A10 = "0"Write Burst Mode M9 Mode\n 0 Programmed Burst Length\n 1 Single Location AccessOperating Mode\n M8 M7 M6-M0 Mode\n 0 0 Defined Standard Operation\n — — — All Other States ReservedBurst Type\n M3 Type\n 0 Sequential\n 1 Interleaved Burst Length\n M2 M1 M0 M3=0 M3=1\n 0 0 0 1 1\n 0 0 1 2 2\n 0 1 0 4 4\n 0 1 1 8 8\n 1 0 0 Reserved Reserved\n 1 0 1 Reserved Reserved\n 1 1 0 Reserved Reserved\n 1 1 1 Full Page ReservedReservedAddress Bus (Ax)\nMode Register (Mx)\n(1)BA1  BA0  A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0\nIntegrated Silicon Solution, Inc. — www.issi.com 25\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nBURST DEFINITION\n Burst  Starting column    Order of Accesses Within a Burst\n  Length  Address   Type = Sequential  Type = Interleaved\n    A0\n 2   0  0-1  0-1\n    1  1-0  1-0\n   A1 A0\n   0 0  0-1-2-3  0-1-2-3\n 4  0 1  1-2-3-0  1-0-3-2\n   1 0  2-3-0-1  2-3-0-1\n   1 1  3-0-1-2  3-2-1-0\n  A2 A1 A0\n  0 0 0  0-1-2-3-4-5-6-7  0-1-2-3-4-5-6-7\n  0 0 1  1-2-3-4-5-6-7-0   1-0-3-2-5-4-7-6\n  0 1  0   2-3-4-5-6-7-0-1  2-3-0-1-6-7-4-5\n 8 0  1 1   3-4-5-6-7-0-1-2  3-2-1-0-7-6-5-4\n  1 0 0  4-5-6-7-0-1-2-3  4-5-6-7-0-1-2-3\n  1 0 1  5-6-7-0-1-2-3-4  5-4-7-6-1-0-3-2\n  1 1 0  6-7-0-1-2-3-4-5  6-7-4-5-2-3-0-1\n  1 1 1  7-0-1-2-3-4-5-6  7-6-5-4-3-2-1-0\n\t Full\t \t \t \t \t Cn,\tCn\t+\t1,\tCn\t+\t2\t \t Not\tSupported\t \t \t\n\t Page\t n\t=\tA0-A9\t(x16)\t\t \t \t Cn\t+\t3,\tCn\t+\t4...\n (y) n\t=\tA0-A9,\tA11\t(x8)     …Cn - 1,\n  (location 0-y)    Cn…BURST LENGTH\nRead and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE\tREGISTER\t DEFINITION. \tThe\tburst\tlength\tdeter-\nmines the maximum number of column locations that can be\taccessed\t for\ta\tgiven\tREAD\tor\tWRITE\tcommand. \tBurst\t\nlengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst\tis\tavailable\t for\tthe\tsequential\t type.\tThe\tfull-page\t\nburst\tis\tused\tin\tconjunction\t with\tthe\tBURST\tTERMINATE\t\ncommand to generate arbitrary burst lengths.\nReserved states should not be used, as unknown operation \nor incompatibility with future versions may result.\nWhen\ta\tREAD\tor\tWRITE\tcommand\t is\tissued,\ta\tblock\tof\t\ncolumns equal to the burst length is effectively selected. All \naccesses for that burst take place within this block, mean-ing that the burst will wrap within the block if a boundary is reached. \tThe\tblock\tis\tuniquely\t selected\t by\tA1-An\twhen\tthe\t\nburst length is set to two; by A2-An when the burst length is set to four; and by A3-An when the burst length is set to\teight,\twhere\tAn\t=\tA9\tfor\tx16,\tand\tAn\t=\tA11\tfor\tx8.\tThe\t\nremaining (least significant) address bit(s) is (are) used to\tselect\tthe\tstarting\tlocation\t within\tthe\tblock.\tFull-page\t\nbursts wrap within the page if the boundary is reached.\nBurst\tType\nAccesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.\nThe\tordering\t of\taccesses\t within\ta\tburst\tis\tdetermined\t by\t\nthe burst length, the burst type and the starting column \naddress,\tas\tshown\tin\tBURST\tDEFINITION\ttable.\n26 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARE\nUNDEFINEDCLK\nCOMMAND\nDQREAD NOP NOP NOP\nCAS Latency - 3tAC\ntOHDOUTT0 T1 T2 T3 T4\ntLZCLK\nCOMMAND\nDQREAD NOP NOP\nCAS Latency - 2tAC\ntOHDOUTT0 T1 T2 T3\ntLZcAS LATENcYcAS Latency\nThe\tCAS\tlatency\tis\tthe\tdelay,\tin\tclock\tcycles,\tbetween\t\nthe registration of a READ command and the availability of \nthe\tfirst\tpiece\tof\toutput\tdata.\tThe\tlatency\tcan\tbe\tset\tto\ttwo\tor\t\nthree clocks.\nIf a READ command is registered at clock edge n, and \nthe latency is m clocks, the data will be available by clock \nedge n + m.\tThe\tDQs\twill\tstart\tdriving\tas\ta\tresult\tof\tthe\t\nclock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. \tFor\texample,\t assuming\t that\tthe\tclock\t\ncycle time is such that all relevant access times are met, if\ta\tREAD\tcommand\t is\tregistered\t at\tT0\tand\tthe\tlatency\t\nis programmed to two clocks, the DQs will start driving after\tT1\tand\tthe\tdata\twill\tbe\tvalid\tby\tT2,\tas\tshown\tin\tCAS\t\nLatency\t diagrams. \tThe\tAllowable\t Operating\t Frequency\t\ntable indicates the operating frequencies at which each CAS latency setting can be used.\nReserved states should not be used as unknown operation \nor incompatibility with future versions may result. cAS Latency\nAllowable Operating Frequency (MHz)\n Speed cAS Latency = 2 cAS Latency = 3\n -5 100 200\n -6 100 167\n -7 133 143Operating Mode\nThe\tnormal\toperating\t mode\tis\tselected\tby\tsetting\tM7\tand\tM8\t\nto zero; the other combinations of values for M7 and M8 are reserved\t for\tfuture\tuse\tand/or\ttest\tmodes.\tThe\tprogrammed \t\nburst\tlength\tapplies\tto\tboth\tREAD\tand\tWRITE\tbursts.\nTest\tmodes\tand\treserved\t states\tshould\tnot\tbe\tused\tbe-\ncause unknown operation or incompatibility with future \nversions may result.\nWrite Burst Mode\nWhen\tM9\t=\t0,\tthe\tburst\tlength\tprogrammed\t via\tM0-M2\t\napplies\tto\tboth\tREAD\tand\tWRITE\tbursts;\twhen\tM9\t=\t1,\t\nthe programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.\nIntegrated Silicon Solution, Inc. — www.issi.com 27\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nCLK\nCKE\nROW ADDRESS\nBANK ADDRESSCS\nRAS\nCAS\nWE\nA0-A12\nBA0, BA1HIGHAcTIv ATING SPEcIFIc R OW WITHIN SPE-\ncIFIc B ANK\nDON\'T CARECLK\nCOMMAND ACTIVE NOP NOP\ntRCDT0 T1 T2 T3 T4\nREAD or\nWRITEcHIP OPERATION\nBANK/ROW A cTIv ATION\nBefore\tany\tREAD\tor\tWRITE\tcommands\t can\tbe\tissued\t\nto a bank within the SDRAM, a row in that bank must be \n“opened.” \tThis\tis\taccomplished\t via\tthe\tACTIVE\t command,\t\nwhich selects both the bank and the row to be activated \n(see Activating Specific Row Within Specific Bank ).\nAfter opening a row (issuing\tan\tACTIVE\tcommand) , a READ \nor\tWRITE\tcommand\t may\tbe\tissued\tto\tthat\trow,\tsubject\tto\t\nthe t rcd specification. Minimum t rcd should be divided by \nthe clock period and rounded up to the next whole number to\tdetermine\t the\tearliest\tclock\tedge\tafter\tthe\tACTIVE\t\ncommand\t on\twhich\ta\tREAD\tor\tWRITE\tcommand\t can\tbe\t\nentered.\tFor\texample,\t a\tt\nrcd specification of 15ns with a \n143 MHz clock (7ns period) results in 2.14 clocks, rounded to\t3.\tThis\tis\treflected\t in\tthe\tfollowing\t example,\t which\tcov-\ners\tany\tcase\twhere\t2\t<\t[t\nrcd (MIN)/t ck] ≤\t3.\t(The\tsame\t\nprocedure is used to convert other specification limits from time units to clock cycles).\nA\tsubsequent\t ACTIVE\t command\t to\ta\tdifferent\t row\tin\tthe\t\nsame bank can only be issued after the previous active \nrow\thas\tbeen\t“closed”\t(precharged). \tThe\tminimum\t time\t\ninterval\tbetween\t successive\t ACTIVE\t commands\t to\tthe\t\nsame bank is defined by t\nrc.\nA\tsubsequent\t ACTIVE\t command\t to\tanother\tbank\tcan\tbe\t\nissued while the first bank is being accessed, which results in\ta\treduction\t of\ttotal\trow-access\t overhead. \tThe\tminimum\t\ntime\tinterval\tbetween\t successive\t ACTIVE\t commands\t to\t\ndifferent banks is defined by t\nrrd.\nEXAMPLE: MEETING TRcD (MIN) WHEN 2 < [TRcD (MIN)/TcK] ≤ 3\n28 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nCLK\nCKEHIGH\nCOLUMN ADDRESS\nAUTO PRECHARGE\nNO PRECHARGECS\nRAS\nCAS\nWE\nA0-A9, A11\nA10\nBA0, BA1 BANK ADDRESSA12READ cOMMAND READS\nREAD bursts are initiated with a READ command, as \nshown\tin\tthe\tREAD\tCOMMAND\tdiagram.\nThe\tstarting\tcolumn\tand\tbank\taddresses\t are\tprovided\t with\t\nthe READ command, and auto precharge is either enabled or \ndisabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the\tburst.\tFor\tthe\tgeneric\tREAD\tcommands\t used\tin\tthe\tfol-\nlowing illustrations, auto precharge is disabled.\nDuring READ bursts, the valid data-out element from the \nstarting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge.\tThe\tCAS\tLatency\t diagram\t shows\tgeneral\ttiming \nfor each possible CAS latency setting.\nUpon\tcompletion\t of\ta\tburst,\tassuming\t no\tother\tcommands \t\nhave\tbeen\tinitiated,\t the\tDQs\twill\tgo\tHigh-Z.\tA\tfull-page\t burst\t\nwill continue until terminated. (At the end of the page, it will \nwrap to column 0 and continue.)\nData from any READ burst may be truncated with a sub-\nsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ\tcommand. \tIn\teither\tcase,\ta\tcontinuous\t flow\tof\tdata\t\ncan\tbe\tmaintained. \tThe\tfirst\tdata\telement\t from\tthe\tnew\t\nburst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated.\nThe\tnew\tREAD\tcommand\t should\tbe\tissued\t x cycles before \nthe clock edge at which the last desired data element is \nvalid, where x equals\tthe\tCAS\tlatency\tminus\tone.\tThis\tis\t\nshown in Consecutive READ Bursts for CAS latencies of two and three; data element n + 3 is either the last of a \nburst\tof\tfour\tor\tthe\tlast\tdesired\tof\ta\tlonger\tburst.\tThe\t512Mb\t\nSDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architec-\nture. A READ command can be initiated on any clock cycle following\t a\tprevious\t READ\tcommand. \tFull-speed\t random\t\nread accesses can be performed to the same bank, as shown in Random READ Accesses, or each subsequent READ may be performed to a different bank.\nData from any READ burst may be truncated with a sub -\nsequent\t WRITE\tcommand,\t and\tdata\tfrom\ta\tfixed-length \t\nREAD burst may be immediately followed by data from a \nWRITE\tcommand\t (subject\t to\tbus\tturnaround\t limitations). \t\nThe\tWRITE\tburst\tmay\tbe\tinitiated\ton\tthe\tclock\tedge\tim-\nmediately following the last (or last desired) data element from\tthe\tREAD\tburst,\tprovided\t that\tI/O\tcontention\t can\tbe\t\navoided. In a given system design, there may be a pos-sibility\tthat\tthe\tdevice\tdriving\tthe\tinput\tdata\twill\tgo\tLow-Z\t\nbefore\tthe\tSDRAM\t DQs\tgo\tHigh-Z.\tIn\tthis\tcase,\tat\tleast\t\na single-cycle delay should occur between the last read data\tand\tthe\t WRITE\tcommand.The\tDQM\tinput\tis\tused\tto\tavoid\tI/O\tcontention,\t as\tshown\t\nin\tFigures\tRW1\tand\tRW2.\tThe\tDQM\tsignal\tmust\tbe\tas-\nserted\t(HIGH)\tat\tleast\tthree\tclocks\tprior\tto\tthe\tWRITE\t\ncommand (DQM latency is two clocks for output buffers) to\tsuppress\t data-out\t from\tthe\tREAD.\tOnce\tthe\tWRITE\t\ncommand\t is\tregistered,\t the\tDQs\twill\tgo\tHigh-Z\t(or\tremain\t\nHigh-Z),\tregardless\t of\tthe\tstate\tof\tthe\tDQM\tsignal,\tprovided \t\nthe\tDQM\twas\tactive\ton\tthe\tclock\tjust\tprior\tto\tthe\tWRITE\t\ncommand that truncated the READ command. If not, the second\tWRITE\twill\tbe\tan\tinvalid\tWRITE.\tFor\texample,\t if\t\nDQM\twas\tLOW\tduring\tT4\tin\tFigure\tRW2,\tthen\tthe\tWRITEs\t\nat\tT5\tand\tT7\twould\tbe\tvalid,\twhile\tthe\tWRITE\tat\tT6\twould\t\nbe invalid.\nThe\tDQM\tsignal\tmust\tbe\tde-asserted\t prior\tto\tthe\tWRITE\t\ncommand (DQM latency is zero clocks for input buffers) \nto ensure that the written data is not masked. \nA fixed-length READ burst may be followed by, or truncated \nwith, a \nPRECHARGE  command to the same bank (provided \nthat auto precharge was not activated) , and a full-page burst \nmay\tbe\ttruncated\t with\ta\tPRECHARGE\t command\t to\tthe\t\nsame\tbank.\tThe\tPRECHARGE\t command\t should\tbe\tissued\t\nx cycles before the clock edge at which the last desired \ndata element is valid, where x equals the CAS latency \nminus\tone.\tThis\tis\tshown\tin\tthe\tREAD\tto\tPRECHARGE\tNote:\nx16: A11 is "Don\'t Care"\nIntegrated Silicon Solution, Inc. — www.issi.com\t 29\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\ndiagram for each possible CAS latency; data element n + \n3 is either the last of a burst of four or the last desired of a\tlonger\tburst.\tFollowing\t the\tPRECHARGE\t command,\t a\t\nsubsequent command to the same bank cannot be issued until t\nrp is met. Note that part of the row precharge time is \nhidden during the access of the last data element(s).\nIn the case of a fixed-length burst being executed to \ncompletion,\t a\tPRECHARGE\t command\t issued\tat\tthe\t\noptimum time (as described above) provides the same operation that would result from the same fixed-length burst\twith\tauto\tprecharge. \tThe\tdisadvantage\t of\tthe\tPRE-\nCHARGE\t command\t is\tthat\tit\trequires\t that\tthe\tcommand\t\nand address buses be available at the appropriate time to issue\tthe\tcommand; \tthe\tadvantage\t of\tthe\tPRECHARGE\t\ncommand is that it can be used to truncate fixed-length or full-page bursts.\nFull-page\t READ\tbursts\tcan\tbe\ttruncated\t with\tthe\tBURST\t\nTERMINATE\t command,\t and\tfixed-length\t READ\tbursts\t\nmay\tbe\ttruncated\t with\ta\tBURST\tTERMINATE\t command,\t\nprovided\t that\tauto\tprecharge\t was\tnot\tactivated. \tThe\tBURST\t\nTERMINATE\t command\t should\tbe\tissued\t x cycles before \nthe clock edge at which the last desired data element is \nvalid, where x equals\tthe\tCAS\tlatency\tminus\tone.\tThis\tis\t\nshown\tin\tthe\tREAD\tBurst\tTermination\t diagram\t for\teach\t\npossible CAS latency; data element n + 3 is the last desired \ndata element of a longer burst.\n30 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nDQM\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5\nREAD  NOP NOP NOP NOP WRITE\nBANK,\nCOL nBANK,\nCOL b\nDOUT n DIN  b\ntDStHZ\nCAS Latency - 3RW1 - READ to WRITE\nRW2 - READ to WRITEDON\'T CARECLK\nDQM\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6\nREAD  NOP NOP NOP NOP NOP WRITE\nBANK,\nCOL n\nDIN  b\ntDStHZBANK,\nCOL b\nCAS Latency - 2DOUT n DOUT n+1 DOUT n+2\nIntegrated Silicon Solution, Inc. — www.issi.com 31\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6\nREAD  NOP NOP NOP READ NOP NOP\nDOUT n DOUT n+1 DOUT n+2 DOUT n+3 DOUT bBANK,\nCOL nBANK,\nCOL b\nCAS Latency - 2\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6 T7\nREAD  NOP NOP NOP READ NOP NOP NOP\nDOUT n DOUT n+1 DOUT n+2 DOUT n+3 DOUT bBANK,\nCOL nBANK,\nCOL b\nCAS Latency - 3cONSEcUTIvE READ B URSTS\n32 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5\nREAD  READ  READ  READ  NOP NOP\nDOUT n DOUT b DOUT m DOUT xBANK,\nCOL nBANK,\nCOL b\nCAS Latency - 2BANK,\nCOL mBANK,\nCOL x\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6\nREAD  READ  READ  READ  NOP NOP NOP\nDOUT n DOUT b DOUT m DOUT xBANK,\nCOL nBANK,\nCOL b\nCAS Latency - 3BANK,\nCOL mBANK,\nCOL xRANDOM READ AccESSES\nIntegrated Silicon Solution, Inc. — www.issi.com 33\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6\nREAD  NOP NOP NOP  NOP NOP\nDOUT n DOUT n+1 DOUT n+2 DOUT n+3BANK a,\nCOL n\nCAS Latency - 2x = 1 cycleBURST\nTERMINA TE\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6 T7\nREAD  NOP NOP NOP  NOP NOP NOP\nDOUT n DOUT n+1 DOUT n+2 DOUT n+3BANK,\nCOL n\nCAS Latency - 3x = 2 cyclesBURS T\nTERMINA TEREAD B URST TERMINATION\n34 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nALTERNATING BANK READ A ccESSES\nBANK 0 BANK 3 BANK 3 BANK 0\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/\nDQML, DQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMH\ntAS tAH\ntAS tAH\ntAS tAH\ntRCD - BANK 0 CAS Latency - BANK 0 tRCD - BANK 0\ntRAS - BANK 0\ntRC - BANK 0tCH tCL tCK\ntCMS tCMHtCKS tCKH\nACTIVE  NOP READ NOP ACTIVE  NOP READ NOP ACTIVE\nROW\nROW\nBANK 0ROW ROW\ntRRD tRCD - BANK 3tRP - BANK 0COLUMN m(2) ROW COLUMN b(2) ROW\nENABLE AU TO PRECHARGE ENABLE AU TO PRECHARGET0 T1 T2 T3 T4 T5 T6 T7 T8\ntACtOH tOH tOH tOH tOH\nDOUT m DOUT m+1 DOUT m+2 DOUT m+3 DOUT b\ntAC tAC tAC tAC tACtLZ\nCAS Latency - BANK 3\nNotes:\n1) CAS latency = 2, Burst Length = 42) x8: A12 = "Don\'t Care" x16: A11, A12 = "Don\'t Care" \nIntegrated Silicon Solution, Inc. — www.issi.com 35\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nREAD - FULL-PAGE BURST\nDON\'T CARE\nUNDEFINEDCLK\nCKE\nCOMMAND\nDQM/\nDQML, DQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMHACTIVE NOP READ NOP NOP NOP NOP NOP BURST TERM NOP NOP\ntAS tAH\ntAS tAH\ntAS tAHROW\nROW\nBANKCOLUMN m(2)tCH tCL tCK\ntCMS tCMHtCKS tCKH\nBANK\ntRCD CAS LatencytAC tAC tAC tAC tAC tHZ\ntLZtAC\ntOH tOH tOH tOH tOH tOHDOUT m DOUT m+1 DOUT m+2 DOUT m-1 DOUT m DOUT m+1\nFull page\ncompletionFull-page b urst not self-ter minating.\nUse BURST TERMINA TE command.T0 T1 T2 T3 T4 T5 T6 Tn+1 Tn+2 Tn+3 Tn+4\nNotes:1) CAS latency = 2, Burst Length = Full Page2) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\n36 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nREAD - DQM OPERATION\nDON\'T CARE\nUNDEFINEDCLK\nCKE\nCOMMAND\nDQM/\nDQML, DQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMHACTIVE NOP READ NOP NOP NOP NOP NOP NOP\ntAS tAH\ntAS tAH\ntAS tAHENABLE AU TO PRECHARGE\nDISABLE AU TO PRECHARGEROW\nROW\nBANK\ntRCD CAS LatencyDOUT m DOUT m+2 DOUT m+3COLUMN m(2)\nBANKtCH tCL tCK\ntCMS tCMHtCKS tCKH\ntOH tOH tOH tAC tAC\ntAC tHZ tHZtLZ tLZT0 T1 T2 T3 T4 T5 T6 T7 T8\nNotes:\n1) CAS latency = 2, Burst Length = 42) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\nIntegrated Silicon Solution, Inc. — www.issi.com 37\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6 T7\nREAD  NOP NOP NOP  NOP ACTIVE NOP\nDOUT n DOUT n+1 DOUT n+2 DOUT n+3BANK a,\nCOL nBANK a,\nROWBANK\n(a or all)\nCAS Latency - 2tRP\nPRECHARGE\ntRQL High-Z\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6 T7\nREAD  NOP NOP NOP  NOP NOP ACTIVE\nDOUT n DOUT n+1 DOUT n+2 DOUT n+3BANK,\nCOL nBANK,\nCOL b\nCAS Latency - 3tRP\ntRQLBANK a,\nROWPRECHARGE\nHigh-ZREAD to PREcHARGE\n38 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nCLK\nCKEHIGH \nCOLUMN ADDRESS\nAUTO PRECHARGE\nBANK ADDRESSCS\nRAS\nCAS\nWE\nA0-A9, A11\nA10\nBA0, BA1NO PRECHARGEA12WRITE cOMMAND\nThe\tstarting\tcolumn\tand\tbank\taddresses\t are\tprovided\t with\t\nthe\tWRITE\tcommand,\t and\tauto\tprecharge\t is\teither\tenabled\t\nor disabled for that access. If auto precharge is enabled, \nthe row being accessed is precharged at the completion of the\tburst.\tFor\tthe\tgeneric\tWRITE\tcommands\t used\tin\tthe\t\nfollowing illustrations, auto precharge is disabled.\nDuring\tWRITE\tbursts,\tthe\tfirst\tvalid\t\ndata-in  element will be \nregistered coincident  with the WRITE\tcommand.  Subsequent \ndata elements will be registered on each successive posi-\ntive\tclock\tedge.\tUpon\tcompletion\t of\ta\tfixed-length\t burst,\t\nassuming no other commands have been initiated, the DQs\twill\tremain\tHigh-Z\tand\tany\tadditional\t input\tdata\twill\t\nbe\tignored\t(see\tWRITE\tBurst).\tA\tfull-page\t burst\twill\tcon-\ntinue until terminated. (At the end of the page, it will wrap to column 0 and continue.)\nData\tfor\tany\tWRITE\tburst\tmay\tbe\ttruncated\t with\ta\tsubse-\nquent\tWRITE\tcommand,\t and\tdata\tfor\ta\tfixed-length\t WRITE\t\nburst\tmay\tbe\timmediately\t followed\t by\tdata\tfor\ta\tWRITE\t\ncommand.\t The\tnew\tWRITE\tcommand\t can\tbe\tissued\ton\t\nany\tclock\tfollowing\t the\tprevious\t WRITE\tcommand,\t and\tthe\t\ndata provided coincident with the new command applies to \nthe new command.An\texample\t is\tshown\tin\tWRITE\tto\tWRITE\tdiagram. \tData\t\nn + 1 is either the last of a burst of two or the last desired \nof\ta\tlonger\tburst.\tThe\t512Mb\tSDRAM\t uses\ta\tpipelined\t\narchitecture and therefore does not require the 2n rule as-\nsociated\t with\ta\tprefetch\t architecture. \tA\tWRITE\tcommand\t\ncan be initiated on any clock cycle following a previous WRITE\tcommand. \tFull-speed \trandom\twrite\taccesses \twithin\t\na page can be performed to the same bank, as shown in Random\t WRITE\tCycles,\tor\teach\tsubsequent\t WRITE\tmay\t\nbe performed to a different bank.\nData\tfor\tany\tWRITE\tburst\tmay\tbe\ttruncated\t with\ta\tsubse-\nquent\tREAD\tcommand,\t and\tdata\tfor\ta\tfixed-length\t WRITE\t\nburst may be immediately followed by a subsequent READ \ncommand. \tOnce\tthe\tREAD\tcom\tmand\tis\tregistered,\t the\t\ndata\tinputs\twill\tbe\tignored,\t and\tWRITEs\t will\tnot\tbe\tex-\necuted.\tAn\texample\t is\tshown\tin\tWRITE\tto\tREAD.\tData\t n \n+ 1 is either the last of a burst of two or the last desired of a longer burst.\nData\tfor\ta\tfixed-length\t WRITE\tburst\tmay\tbe\tfollowed\t \t\nby,\tor\ttruncated\t with,\ta\tPRECHARGE\t command\t to\tthe\t\nsame bank (provided that auto precharge was not acti-\nvated),\tand\ta\tfull-page\t WRITE\tburst\tmay\tbe\ttruncated\t\nwith\ta\tPRECHARGE\t command\t to\tthe\tsame\tbank.\tThe\t\nPRECHARGE\t command\t should\tbe\tissued\tt\ndpl after the \nclock edge at which the last desired input data element is\tregistered. \tThe\tauto\tprecharge\t mode\trequires\t a\tt\ndpl of \nat least one clock plus time, regardless of frequency. In addition,\t when\ttruncating\t a\tWRITE\tburst,\tthe\tDQM\tsignal\t\nmust be used to mask input data for the clock edge prior to,\tand\tthe\tclock\tedge\tcoincident\t with,\tthe\tPRECHARGE\t\ncommand. \tAn\texample\t is\tshown\tin\tthe\tWRITE\tto\tPRE-\nCHARGE\t diagram. \tData\t n+1 is either the last of a burst \nof\ttwo\tor\tthe\tlast\tdesired\tof\ta\tlonger\tburst.\tFollowing\t the\t\nPRECHARGE\t command,\t a\tsubsequent\t command\t to\tthe\t\nsame bank cannot be issued until t\nrp is met.\nIn the case of a fixed-length burst being executed to comple-tion,\ta\tPRECHARGE\t command\t issued\tat\tthe\toptimum\t\ntime \n(as described above)  provides the same operation that \nwould result from the same fixed-length burst with auto precharge. \tThe\tdisadvantage\t of\tthe\t\nPRECHARGE  command \nis that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage\t of\tthe\tPRECHARGE\t command\t is\tthat\tit\tcan\tbe\t\nused to truncate fixed-length or full-page bursts.\nFixed-length\t or\tfull-page\t WRITE\tbursts\tcan\tbe\ttruncated\t\nwith\tthe\tBURST\tTERMINATE\t command. \tWhen\ttruncat-\ning\ta\tWRITE\tburst,\tthe\tinput\tdata\tapplied\tcoincident\t with\t\nthe\tBURST\tTERMINATE\t command\t will\tbe\tignored.\tThe\t\nlast\tdata\twritten\t(provided\t that\tDQM\tis\tLOW\tat\tthat\ttime)\t\nwill be the input data applied one clock previous to the \nBURST\tTERMINATE\t command. \tThis\tis\tshown\tin\tWRITE\t\nBurst\tTermination,\t where\tdata\t n is the last desired data \nelement of a longer burst.WRITES\nWRITE\tbursts\tare\tinitiated\t with\ta\tWRITE\tcommand,\t as\t\nshown\tin\t WRITE\tCommand\tdiagram.\nNote:\nx16: A11 is "Don\'t Care"\nIntegrated Silicon Solution, Inc. — www.issi.com\t 39\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nCLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3\nWRITE  NOP NOP NOP\nDIN n DIN n+1BANK,\nCOL n\nDON\'T CARE\nCLK\nCOMMAND\nADDRESS\nDQT0 T1 T2\nWRITE  NOP WRITE\nDIN n DIN n+1 DIN bBANK,\nCOL nBANK,\nCOL b\nDON\'T CAREWRITE B URST\nWRITE TO WRITE\nCLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3\nWRITE  WRITE  WRITE  WRITE\nDIN n DIN b DIN m DIN xBANK,\nCOL nBANK,\nCOL bBANK,\nCOL mBANK,\nCOL xRANDOM WRITE cYcLES\n40 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5\nWRITE  NOP READ  NOP NOP NOP\nDIN n DIN n+1 DOUT b DOUT b+1BANK,\nCOL nBANK,\nCOL b\nCAS Latency - 2WRITE to READ\nWP1 - WRITE to PREcHARGE\nDON\'T CARECLK\nDQM\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6\nWRITE  NOP NOP  NOP ACTIVE NOP\nBANK a,\nCOL nBANK a,\nROWBANK\n(a or all)\ntDPLtRP\nPRECHARGE\nDIN n DIN n+1 DIN n+2\nIntegrated Silicon Solution, Inc. — www.issi.com 41\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nCLK\nCOMMAND\nADDRESS\nDQT0 T1 T2\nWRITE\nDIN n  (DATA)BANK,\nCOL n\nDON\'T CARE(ADDRESS)BURS T\nTERMINAT ENEXT\nCOMMANDWRITE Burst TerminationDON\'T CARECLK\nDQM\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6\nWRITE  NOP NOP  NOP NOP ACTIVE\nBANK a,\nCOL nBANK a,\nROWBANK\n(a or all)\ntDPLtRP\nPRECHARGE\nDIN n DIN n+1WP2 - WRITE to PREcHARGE\n42 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMHACTIVE NOP WRITE NOP NOP NOP NOP BURST TERM NOP\ntAS tAH\ntAS tAH\ntAS tAH\ntDS tDH tDS tDH tDS tDHROW\nROW\nBANK\ntRCDDIN m DIN m+1 DIN m+2 DIN m+3 DIN m-1COLUMN m(2)tCH tCL tCK\ntDS tDH tDS tDH tDS tDHtCMS tCMHtCKS tCKH\nBANK\nFull page completedT0 T1 T2 T3 T4 T5 Tn+1 Tn+2WRITE - FULL PAGE BURST\nNotes:\n1) Burst Length = Full Page2) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\nIntegrated Silicon Solution, Inc. — www.issi.com 43\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMHACTIVE NOP WRITE NOP NOP NOP NOP NOP\ntAS tAH\ntAS tAH\ntAS tAH\ntDS tDH tDS tDH tDS tDHENABLE AU TO PRECHARGE\nDISABLE AU TO PRECHARGEROW\nROW\nBANK\ntRCDDIN m DIN m+2 DIN m+3COLUMN m(2)\nBANKtCH tCL tCK\ntCMS tCMHtCKS tCKHT0 T1 T2 T3 T4 T5 T6 T7WRITE - DQM OPERATION\nNotes:1) Burst Length = 42) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\n      \n44 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nALTERNATING BANK WRITE A ccESSES\nNotes:\n1) Burst Length = 42) x8: A12 = "Don\'t Care"   x16: A11, A12 = "Don\'t Care"     \n    BANK 0 BANK 1 BANK 1 BANK 0\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMH\ntAS tAH\ntAS tAH\ntAS tAH\ntDS tDH tDS tDH tDS tDH\ntRCD - BANK 0 tRCD - BANK 0\ntDPL - BANK 1\ntRAS - BANK 0\ntRC - BANK 0tCH tCL tCK\ntDS tDH tDS tDH tDS tDH tDS tDH tDS tDHtCMS tCMHtCKS tCKH\nACTIVE NOP WRITE NOP ACTIVE NOP WRITE NOP NOP ACTIVE\nDIN m DIN m+ 1 DIN m+ 2 DIN m+ 3 DIN b DIN b+1 DIN b+2 DIN b+3ROW\nROW\nBANK 0ROW ROW\ntRRD tRCD - BANK 1tDPL - BANK 0 tRP - BANK 0COLUMN m(2) ROW COLUMN b(2) ROW\nENABLE AU TO PRECHARGE ENABLE AU TO PRECHARGET0 T1 T2 T3 T4 T5 T6 T7 T8 T9\nIntegrated Silicon Solution, Inc. — www.issi.com 45\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCKE\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5\nNOP WRITE  NOP NOP\nBANK a,\nCOL n\nDIN n DIN n+1 DIN n+2INTERNAL\nCLOCK\nDON\'T CARECLK\nCKE\nCOMMAND\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6\nREAD  NOP NOP NOP NOP NOP\nBANK a,\nCOL n\nDOUT n DOUT n+1    DOUT n+2    DOUT n+3INTERNAL\nCLOCKcLOcK SUSPEND\nClock suspend mode occurs when a column access/burst is\tin\tprogress\t and\tCKE\tis\tregistered\t LOW.\tIn\tthe\tclock\t\nsuspend\t mode,\tthe\tinternal\tclock\tis\tdeactivated,\t “freezing” \t\nthe synchronous logic.\nFor\teach\tpositive\tclock\tedge\ton\twhich\tCKE\tis\tsampled\t\nLOW,\tthe\tnext\tinternal\tpositive\tclock\tedge\tis\tsuspended. \t\nAny command or data present on the input pins at the time of a suspended internal clock edge is ignored; any data \npresent on the DQ pins remains driven; and burst counters are not incremented, as long as the clock is suspended. (See following examples.)\nClock\tsuspend\t mode\tis\texited\tby\tregistering\t CKE\tHIGH;\t\nthe internal clock and related operation will resume on the \nsubsequent positive clock edge.\nclock Suspend During WRITE Burst\nclock Suspend During READ Burst\n46 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\ncLOcK SUSPEND MODE\nNotes:\n1) CAS latency = 3, Burst Length = 2, Auto Precharge is disabled.2) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\n     DON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMH\ntAS tAH\ntAS tAH\ntAS tAHtCH tCL tCK\ntCMS tCMHtCKS tCKH\nCOLUMN m(2)T0 T1 T2 T3 T4 T5 T6 T7 T8 T9\nREAD NOP NOP NOP NOP NOP WRITE NOPtCKS tCKH\nBANK BANKCOLUMN n(2)\ntAC tAC\ntOHtHZ\nDOUT m DOUT m+1\ntLZ\nUNDEFINEDDIN e+1tDS tDH\nDIN e\nIntegrated Silicon Solution, Inc. — www.issi.com 47\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nCLK\nCKEHIGH\nALL BANKS\nBANK SELECT\nBANK ADDRESSCS\nRAS\nCAS\nWE\nA0-A9,  A11, A12\nA10\nBA0, BA1\nDON\'T CARECLK\nCKE\nCOMMAND NOP NOP  ACTIVE≥ tCKS tCKS\nAll banks idle\nEnter power-do wn mode Exit po wer-do wn modetRCD\ntRAS\ntRCInput b uffers gated off\nless than 64msPREcHARGE command\nPOWER-DOWNPOWER-DOWN\nPower-down\t occurs\tif\tCKE\tis\tregistered\t LOW\tcoincident\t\nwith\ta\tNOP\tor\tCOMMAND\t INHIBIT\t when\tno\taccesses\t\nare in progress. If power-down occurs when all banks are \nidle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in either bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers,\texcluding\t CKE,\tfor\tmaximum\t power\tsavings\twhile\t\nin\tstandby.\tThe\tdevice\tmay\tnot\tremain\tin\tthe\tpower-down\t\nstate\tlonger\tthan\tthe\trefresh\tperiod\t(TREF)\tsince\tno\trefresh\t\noperations are performed in this mode.\nThe\tpower-down\t state\tis\texited\tby\tregistering\t a\tNOP\tor\t\nCOMMAND\t INHIBIT\t and\tCKE\tHIGH\tat\tthe\tdesired\tclock\t\nedge (meeting t\ncks). See figure "Power-Down".PREcHARGE\nThe\tPRECHARGE\t command\t (see\tfigure)\tis\tused\tto\tdeac-\ntivate the open row in a particular bank or the open row in \nall\tbanks.\tThe\tbank(s)\twill\tbe\tavailable\t for\ta\tsubsequent \trow\t\naccess some specified time (t rp)\tafter\tthe\tPRECHARGE\t\ncommand is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1\tare\ttreated\tas\t“Don’t\tCare.”\tOnce\ta\tbank\thas\tbeen\t\nprecharged, it is in the idle state and must be activated prior\tto\tany\tREAD\tor\tWRITE\tcommands\t being\tissued\tto\t\nthat bank.\n48 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nPOWER-DOWN MODE cYcLE\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtAS tAH\nBANKtCH tCL tCK\ntCMS tCMHtCKS tCKH\nPRECHARGE  NOP NOP NOP  ACTIVE\nALL BANKS\nSINGLE BANKROW\nROW\nBANKtCKS tCKS\nPrecharge all\nactive banksAll banks idle Two cloc k cycles Input b uffers gated\noff while in\npower-do wn mode All banks idle , enter\npower-do wn modeExit po wer-do wn modeT0 T1 T2 Tn+1 Tn+2\nHigh-Z\nIntegrated Silicon Solution, Inc. — www.issi.com\t 49\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCOMMAND\nBANK n\nBANK m\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6 T7\nNOP  NOP  NOP NOP NOP NOP\nDOUT a DOUT a+1 DOUT b DOUT b+1BANK n,\nCOL a\nCAS Latency - 3 (BANK n)\nCAS Latency - 3 (BANK m)tRP - BANK n tRP - BANK mREAD - AP\nBANK nREAD - AP\nBANK m\nPage Activ e READ with Burst of 4 Interr upt Burst, Precharge Idle\nPage Activ e READ with Burst of 4 PrechargeInternal States\nBANK n,\nCOL b\nDON\'T CARECLK\nCOMMAND\nBANK n\nBANK m\nADDRESS\nDQM\nDQT0 T1 T2 T3 T4 T5 T6 T7\n NOP NOP NOP  NOP NOP NOP\nDOUT a DIN b DIN b+1 DIN b+2 DIN b+3BANK n,\nCOL aBANK m,\nCOL b\nCAS Latency - 3 (BANK n)tRP - BANK n tDPL - BANK mREAD - AP\nBANK nWRITE - AP\nBANK m\n READ with Burst of 4 Interr upt Burst, Precharge Idle\nPage Activ e WRITE with Burst of 4 Write-Bac kInternal StatesPage Activ eBURST READ/SINGLE WRITE\nThe\tburst\tread/single\t write\tmode\tis\tentered\tby\tprogramming \t\nthe write burst mode bit (M9) in the mode register to a logic \n1. In this mode, all WRITE  commands result in the access \nof a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence,\t just\tas\tin\tthe\tnormal\tmode\tof\toperation\t (M9\t\n=\t0).\ncONcURRENT AUTO PREcHARGE\nAn\taccess\tcommand\t (READ\tor\tWRITE)\t to\tanother\tbank\t\nwhile an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports\t CONCURRENT\t AUTO\tPRECHARGE. \tISSI SDRAMs\t support\tCONCURRENT\t AUTO\tPRECHARGE. \t\nFour\tcases\twhere\tCONCURRENT\t AUTO\tPRECHARGE\t\noccurs are defined below.\nREAD with Auto Precharge\n1. Interrupted by a READ (with or without auto precharge): \nA READ to bank m will interrupt a READ on bank n, CAS\tlatency\tlater.\tThe\tPRECHARGE\t to\tbank\tn\twill\t\nbegin when the READ to bank m is registered.\n2.\tInterrupted\t by\ta\tWRITE\t(with\tor\twithout\tauto\tprecharge): \t\nA\tWRITE\tto\tbank\tm\twill\tinterrupt\t a\tREAD\ton\tbank\tn\t\nwhen registered. DQM should be used three clocks prior to\tthe\tWRITE\tcommand\t to\tprevent\tbus\tcontention. \tThe\t\nPRECHARGE\t to\tbank\tn\twill\tbegin\twhen\tthe\tWRITE\tto\t\nbank m is registered.\nREAD With Auto Precharge interrupted by a READ\nREAD With Auto Precharge interrupted by a WRITE\n50 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nDON\'T CARECLK\nCOMMAND\nBANK n\nBANK m\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6 T7\nNOP  NOP  NOP NOP NOP NOP\nDIN a DIN a+1 DOUT b DOUT b+1BANK n,\nCOL aBANK m,\nCOL b\nCAS Latency - 3 (BANK m)tRP - BANK n\ntRP - BANK mWRITE - AP\nBANK nREAD - AP\nBANK m\nPage Activ e WRITE with Burst of 4 Interrupt Burst, Write-Bac k Precharge\nPage Activ e READ with Burst of 4 PrechargeInternal StatestDPL - BANK n\nDON\'T CARECLK\nCOMMAND\nBANK n\nBANK m\nADDRESS\nDQT0 T1 T2 T3 T4 T5 T6 T7\nNOP  NOP NOP  NOP NOP NOP\nBANK n,\nCOL aBANK m,\nCOL btRP - BANK n\ntDPL - BANK mWRITE - AP\nBANK nWRITE - AP\nBANK m\nPage Activ e WRITE with Burst of 4 Interrupt Burst, Write-Bac k Precharge\nPage Activ e WRITE with Burst of 4 Write-Bac kInternal StatestDPL - BANK n\nDIN a DIN a+1 DIN a+2 DIN b DIN b+1 DIN b+2 DIN b+3WRITE with Auto Precharge\n3. Interrupted by a READ (with or without auto precharge): \nA\tREAD\tto\tbank\tm\twill\tinterrupt\ta\tWRITE\ton\tbank\tn\twhen\t\nregistered, with the data-out appearing (CAS latency)  \nlater.\tThe\tPRECHARGE\t to\tbank\tn\twill\tbegin\tafter\ttdpl \nis met, where t dpl begins when the READ to bank m is \nregistered. \tThe\tlast\tvalid\tWRITE  to bank n will be data-in \nregistered one clock prior to the READ to bank m.4.\tInterrupted\t by\ta\tWRITE\t(with\tor\twithout\tauto\tprecharge): \t\nAWRITE  to bank m will interrupt a WRITE  on bank n when \nregistered. \tThe\tPRECHARGE\t to\tbank\tn\twill\tbegin\tafter\t\ntdpl is met, where t dpl\tbegins\twhen\tthe\tWRITE\tto\tbank\t\nm\tis\tregistered. \tThe\tlast\tvalid\tdata\tWRITE\tto\tbank\tn\t\nwill\tbe\tdata\tregistered\t one\tclock\tprior\tto\ta\tWRITE\tto\t\nbank m.\nWRITE With Auto Precharge interrupted by a READ\n WRITE With Auto Precharge interrupted by a WRITE\nIntegrated Silicon Solution, Inc. — www.issi.com 51\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nSINGLE READ WITH AUTO PREcHARGE\nDON\'T CARE\nUNDEFINEDCLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMHACTIVE NOP NOP NOP READ NOP NOP ACTIVE NOP\ntAS tAH\ntAS tAH\ntAS tAHROW\nROW\nBANKCOLUMN m(2)tCH tCL tCK\ntCMS tCMHtCKS tCKH\nBANK\ntRCD\ntRAS\ntRCCAS LatencytAC\ntHZtOH\n  DOUT mT0 T1 T2 T3 T4 T5 T6 T7 T8\ntRPENABLE AU TO PRECHARGEROW\nROW\nBANK\nNotes:1) CAS latency = 2, Burst Length = 12) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\n      \n52 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nSINGLE READ WITHOUT AUTO PREcHARGE\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMH\ntAS tAH\ntAS tAH\ntAS tAH\ntDS tDH\ntRCD\ntRAS\ntRCtCH tCL tCK\ntCMS tCMHtCKS tCKH\nACTIVE NOP WRITE NOP NOP PRECHARGE  NOP ACTIVE NOP\ntDPL(3)tRPROWROW\nROW\nBANK\nDIN mCOLUMN m(2) ROW\nBANK BANK BANKALL BANKS\nSINGLE BANKT0 T1 T2 T3 T4 T5 T6 T7 T8\nDISABLE AU TO PRECHARGE\nNotes:\n1) CAS latency = 2, Burst Length = 12) x8: A12 = "Don\'t Care"  x16: A11, A12 = "Don\'t Care"         \nIntegrated Silicon Solution, Inc. — www.issi.com 53\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nREAD WITH AUTO PREcHARGE\nDON\'T CARE\nUNDEFINEDCLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMHACTIVE NOP READ NOP NOP NOP NOP NOP ACTIVE\ntAS tAH\ntAS tAH\ntAS tAHROW\nROW\nBANKCOLUMN m(2)tCH tCL tCK\ntCMS tCMHtCKS tCKH\nBANK\ntRCD\ntRAS\ntRCCAS LatencytAC tAC tAC tAC\ntOHtHZ\ntOHDOUT m\ntOHDOUT m+1\ntOHDOUT m+2 DOUT m+3T0 T1 T2 T3 T4 T5 T6 T7 T8\ntRPENABLE AU TO PRECHARGEROW\nROW\nBANK\ntLZ\nNotes:1) CAS latency = 2, Burst Length = 42) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\n      \n54 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nREAD WITHOUT AUTO PREcHARGE\nDON\'T CARE\nUNDEFINEDCLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMHACTIVE NOP READ NOP NOP NOP PRECHARGE  NOP ACTIVE\ntAS tAH\ntAS tAH\ntAS tAHROW\nROW\nBANKCOLUMN m(2)tCH tCL tCK\ntCMS tCMHtCKS tCKH\nBANK\ntRCD CAS LatencytAC tAC tAC tAC\ntOHtHZ\ntOHDOUT m\ntOHDOUT m+1\ntOHDOUT m+2 DOUT m+3T0 T1 T2 T3 T4 T5 T6 T7 T8\nDISABLE AU TO PRECHARGEROW\nROW\nBANK\ntLZ\ntRAS\ntRCtRPALL BANKS\nSINGLE BANK\nBANK\nNotes:\n1) CAS latency = 2, Burst Length = 42) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\n      \nIntegrated Silicon Solution, Inc. — www.issi.com 55\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nSINGLE WRITE WITH AUTO PREcHARGE\nNotes:1) Burst Length = 12) x8: A12 = "Don\'t Care"  x16: A11, A12 = "Don\'t Care"       DON\'T CARECLK\nCKE\nCOMMAND\nDQM/\nDQML, DQMH\nA0-A9, A11\nA10\nBA0, BA1\nDQtCMS tCMH\ntAS tAH\ntAS tAH\ntAS tAH\ntDS tDH\ntRCD\ntRAS\ntRCtCH tCL tCK\ntCMS tCMHtCKS tCKH\nACTIVE NOP(3) NOP(3) NOP(3) WRITE NOP NOP NOP ACTIVE NOP\ntWR tRPCOLUMN m(2) ROW\nBANK  BANKENABLE AU TO PRECHARGE\nROWROW\nROW\nBANK\nDIN mT0 T1 T2 T3 T4 T5 T6 T7 T8 T9\n56 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nSINGLE WRITE - WITHOUT AUTO PREcHARGE\nNotes:\n1) Burst Length = 12) x8: A12 = "Don\'t Care"  x16: A11, A12 = "Don\'t Care" 3) t\nras must not be violated.DON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMH\ntAS tAH\ntAS tAH\ntAS tAH\ntDS tDH\ntRCD\ntRAS\ntRCtCH tCL tCK\ntCMS tCMHtCKS tCKH\nACTIVE NOP WRITE NOP NOP PRECHARGE  NOP ACTIVE NOP\ntDPL(3) tRPROWROW\nROW\nBANK\nDIN mCOLUMN m(2) ROW\nBANK BANK BANKALL BANKS\nSINGLE BANKT0 T1 T2 T3 T4 T5 T6 T7 T8\nDISABLE AU TO PRECHARGE\nIntegrated Silicon Solution, Inc. — www.issi.com 57\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nWRITE - WITH AUTO PREcHARGE\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMH\ntAS tAH\ntAS tAH\ntAS tAH\ntRCD\ntRAS\ntRCtCH tCL tCK\ntCMS tCMHtCKS tCKH\nACTIVE NOP WRITE NOP NOP NOP NOP NOP NOP ACTIVE\ntDPL tRPCOLUMN m(2) ROW\nBANK BANKENABLE AU TO PRECHARGE\nROWROW\nROW\nBANK\ntDS tDH tDS tDH tDS tDH tDS tDH\nDIN m DIN m+1 DIN m+2 DIN m+3T0 T1 T2 T3 T4 T5 T6 T7 T8 T9\nNotes:1) Burst Length = 42) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\n      \n58 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nWRITE - WITHOUT AUTO PREcHARGE\nDON\'T CARECLK\nCKE\nCOMMAND\nDQM/DQML\nDQMH\nA0-A9, A11, A12\nA10\nBA0, BA1\nDQtCMS tCMH\ntAS tAH\ntAS tAH\ntAS tAH\ntDS tDH\ntRCD\ntRAS\ntRCtCH tCL tCK\ntCMS tCMHtCKS tCKH\nACTIVE NOP WRITE NOP NOP PRECHARGE  NOP ACTIVE NOP\ntDPL(3)tRPROWROW\nROW\nBANK\nDIN mCOLUMN m(2) ROW\nBANK BANK BANKALL BANKS\nSINGLE BANKT0 T1 T2 T3 T4 T5 T6 T7 T8\nDISABLE AU TO PRECHARGE\nNotes:\n1)  Burst Length = 42) x8: A12 = "Don\'t Care"\nx16: A11, A12 = "Don\'t Care"\n3) t\nras must not be violated.\nIntegrated Silicon Solution, Inc. — www.issi.com\t 59\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nORDERING INFORMATION - vDD = 2.5v for x16\nNote:\tFor\t2.5V\tproduct\tsupport,\tplease\tcontact\tISSI.Frequency Speed (ns) Order Part No. Package\n167 MHz 6 IS42R16320F-6TL 54-pin\tTSOPII,\tLead-free\nIS42R16320F-6BL 54-ball\tBGA,\tLead-free\n143 MHz 7 IS42R16320F-7TL 54-pin\tTSOPII,\tLead-free\nIS42R16320F-7BL 54-ball\tBGA,\tLead-free\nFrequency Speed (ns) Order Part No. Package\n143 MHz 7 IS42R16320F-7TLI 54-pin\tTSOPII,\tLead-free\nIS42R16320F-7BLI 54-ball\tBGA,\tLead-freecommercial Range: 0oc to +70oc\nIndustrial Range: -40oc to +85oc\n60 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nORDERING INFORMATION - vDD = 3.3v for x8\nFrequency Speed (ns) Order Part No. Package\n167 MHz 6 IS42S86400F-6TL 54-pin\tTSOPII,\tLead-free\n143 MHz 7 IS42S86400F-7TL 54-pin\tTSOPII,\tLead-free\nFrequency Speed (ns) Order Part No. Package\n200 MHz 5IS42S16320F-5TL \nIS42S16320F-5BL54-pin\tTSOPII,\tLead-free \n54-ball\tBGA,\tLead-free\n167 MHz 6IS42S16320F-6TL 54-pin\tTSOPII,\tLead-free\nIS42S16320F-6BL 54-ball\tBGA,\tLead-free\n143 MHz 7IS42S16320F-7TL 54-pin\tTSOPII,\tLead-free\nIS42S16320F-7BL 54-ball\tBGA,\tLead-free\nFrequency Speed (ns) Order Part No. Package\n167 MHz\n6IS42S16320F-6TLI 54-pin\tTSOPII,\tLead-free\nIS42S16320F-6BLI 54-ball\tBGA,\tLead-free\n143 MHz\n7IS42S16320F-7TLI 54-pin\tTSOPII,\tLead-free\nIS42S16320F-7BLI 54-ball\tBGA,\tLead-freeFrequency Speed (ns) Order Part No. Package\n167 MHz 6 IS42S86400F-6TLI 54-pin\tTSOPII,\tLead-free\n143 MHz 7 IS42S86400F-7TLI 54-pin\tTSOPII,\tLead-freecommercial Range: 0oc to +70oc\ncommercial Range: 0oc to +70oc\nIndustrial Range: -40oc to +85ocIndustrial Range: -40oc to +85oc\nORDERING INFORMATION - vDD = 3.3v for x16\nIntegrated Silicon Solution, Inc. — www.issi.com 61\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\nORDERING INFORMATION - vDD = 3.3v for x16\nFrequency Speed (ns) Order Part No. Package\n167 MHz 6IS45S16320F-6TLA1 54-pin\tTSOPII,\tLead-free\nIS45S16320F-6BLA1 54-ball\tBGA,\tLead-free\n143 MHz 7IS45S16320F-7TLA1 54-pin\tTSOPII,\tLead-free\nIS45S16320F-7CTLA1 54-pin\tTSOPII,\tCopper\tLead\tframe,\tLead-free\nIS45S16320F-7BLA1 54-ball\tBGA,\tLead-free\nFrequency Speed (ns) Order Part No. Package\n143 MHz 7IS45S16320F-7TLA2 54-pin\tTSOPII,\tLead-free\nIS45S16320F-7CTLA2 54-pin\tTSOPII,\tCopper\tLead\tframe,\tLead-free\nIS45S16320F-7BLA2 54-ball\tBGA,\tLead-freeAutomotive Range, A1: -40°c to +85°c\nAutomotive Range, A2: -40°c to +105°c\n*Note:\tFor\tcopper\tleadframe\tsupport,\tplease\tcontact\tISSI.\n62 Integrated Silicon Solution, Inc. — www.issi.com  \nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\n\nIntegrated Silicon Solution, Inc. — www.issi.com 63\nRev. B1\n07/17/2017\nIS42/45R86400F/16320F IS42/45S86400F/16320F\n\n'}]
!==============================================================================!
### Component Summary: IS42S16320F-7BLI

#### Key Specifications:
- **Voltage Ratings**: 
  - Vdd/Vddq = 3.3V
- **Current Ratings**: 
  - Operating Current (IDD1) at 200 MHz: 150 mA (typical)
  - Active Standby Current (IDD3n): 35 mA (typical)
- **Power Consumption**: 
  - Maximum Power Dissipation: 1 W
- **Operating Temperature Range**: 
  - Commercial: 0°C to +70°C
  - Industrial: -40°C to +85°C
  - Automotive A1: -40°C to +85°C
  - Automotive A2: -40°C to +105°C
- **Package Type**: 
  - 54-pin TSOP-II, 54-ball TF-BGA
- **Special Features**: 
  - Fully synchronous operation with all signals referenced to a positive clock edge.
  - Programmable burst length (1, 2, 4, 8, full page).
  - Auto Refresh and Self Refresh modes.
  - Supports LVTTL interface.
- **Moisture Sensitive Level**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The IS42S16320F-7BLI is a 512Mb (536,870,912 bits) Synchronous Dynamic Random Access Memory (SDRAM) device designed for high-speed data transfer using a pipeline architecture. It operates at a voltage of 3.3V and supports various burst lengths and sequences, making it suitable for applications requiring fast and efficient memory access. The device is organized as a quad-bank DRAM, allowing for simultaneous access to multiple banks to enhance performance.

#### Typical Applications:
- **Memory for Consumer Electronics**: Used in devices such as smartphones, tablets, and laptops where high-speed memory access is critical.
- **Networking Equipment**: Employed in routers and switches to manage data packets efficiently.
- **Automotive Applications**: Suitable for automotive electronics that require reliable memory under varying temperature conditions.
- **Industrial Control Systems**: Utilized in systems that require robust memory solutions for data processing and control tasks.

This component is ideal for applications that demand high performance, low power consumption, and reliability across a range of operating conditions.