// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [31:0] data_0_val;
input  [31:0] data_1_val;
input  [31:0] data_2_val;
input  [31:0] data_3_val;
input  [31:0] data_4_val;
input  [31:0] data_5_val;
input  [31:0] data_6_val;
input  [31:0] data_7_val;
input  [31:0] data_8_val;
input  [31:0] data_9_val;
input  [31:0] data_10_val;
input  [31:0] data_11_val;
input  [31:0] data_12_val;
input  [31:0] data_13_val;
input  [31:0] data_14_val;
input  [31:0] data_15_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;

wire   [0:0] icmp_ln45_fu_206_p2;
wire   [30:0] trunc_ln43_15_fu_202_p1;
wire   [30:0] datareg_fu_212_p3;
wire   [0:0] icmp_ln45_1_fu_224_p2;
wire   [30:0] trunc_ln43_14_fu_198_p1;
wire   [30:0] datareg_1_fu_230_p3;
wire   [0:0] icmp_ln45_2_fu_242_p2;
wire   [30:0] trunc_ln43_13_fu_194_p1;
wire   [30:0] datareg_2_fu_248_p3;
wire   [0:0] icmp_ln45_3_fu_260_p2;
wire   [30:0] trunc_ln43_12_fu_190_p1;
wire   [30:0] datareg_3_fu_266_p3;
wire   [0:0] icmp_ln45_4_fu_278_p2;
wire   [30:0] trunc_ln43_11_fu_186_p1;
wire   [30:0] datareg_4_fu_284_p3;
wire   [0:0] icmp_ln45_5_fu_296_p2;
wire   [30:0] trunc_ln43_10_fu_182_p1;
wire   [30:0] datareg_5_fu_302_p3;
wire   [0:0] icmp_ln45_6_fu_314_p2;
wire   [30:0] trunc_ln43_9_fu_178_p1;
wire   [30:0] datareg_6_fu_320_p3;
wire   [0:0] icmp_ln45_7_fu_332_p2;
wire   [30:0] trunc_ln43_8_fu_174_p1;
wire   [30:0] datareg_7_fu_338_p3;
wire   [0:0] icmp_ln45_8_fu_350_p2;
wire   [30:0] trunc_ln43_7_fu_170_p1;
wire   [30:0] datareg_8_fu_356_p3;
wire   [0:0] icmp_ln45_9_fu_368_p2;
wire   [30:0] trunc_ln43_6_fu_166_p1;
wire   [30:0] datareg_9_fu_374_p3;
wire   [0:0] icmp_ln45_10_fu_386_p2;
wire   [30:0] trunc_ln43_5_fu_162_p1;
wire   [30:0] datareg_10_fu_392_p3;
wire   [0:0] icmp_ln45_11_fu_404_p2;
wire   [30:0] trunc_ln43_4_fu_158_p1;
wire   [30:0] datareg_11_fu_410_p3;
wire   [0:0] icmp_ln45_12_fu_422_p2;
wire   [30:0] trunc_ln43_3_fu_154_p1;
wire   [30:0] datareg_12_fu_428_p3;
wire   [0:0] icmp_ln45_13_fu_440_p2;
wire   [30:0] trunc_ln43_2_fu_150_p1;
wire   [30:0] datareg_13_fu_446_p3;
wire   [0:0] icmp_ln45_14_fu_458_p2;
wire   [30:0] trunc_ln43_1_fu_146_p1;
wire   [30:0] datareg_14_fu_464_p3;
wire   [0:0] icmp_ln45_15_fu_476_p2;
wire   [30:0] trunc_ln43_fu_142_p1;
wire   [30:0] datareg_15_fu_482_p3;
wire   [31:0] zext_ln45_fu_220_p1;
wire   [31:0] zext_ln45_1_fu_238_p1;
wire   [31:0] zext_ln45_2_fu_256_p1;
wire   [31:0] zext_ln45_3_fu_274_p1;
wire   [31:0] zext_ln45_4_fu_292_p1;
wire   [31:0] zext_ln45_5_fu_310_p1;
wire   [31:0] zext_ln45_6_fu_328_p1;
wire   [31:0] zext_ln45_7_fu_346_p1;
wire   [31:0] zext_ln45_8_fu_364_p1;
wire   [31:0] zext_ln45_9_fu_382_p1;
wire   [31:0] zext_ln45_10_fu_400_p1;
wire   [31:0] zext_ln45_11_fu_418_p1;
wire   [31:0] zext_ln45_12_fu_436_p1;
wire   [31:0] zext_ln45_13_fu_454_p1;
wire   [31:0] zext_ln45_14_fu_472_p1;
wire   [31:0] zext_ln45_15_fu_490_p1;

assign ap_ready = 1'b1;

assign datareg_10_fu_392_p3 = ((icmp_ln45_10_fu_386_p2[0:0] == 1'b1) ? trunc_ln43_5_fu_162_p1 : 31'd0);

assign datareg_11_fu_410_p3 = ((icmp_ln45_11_fu_404_p2[0:0] == 1'b1) ? trunc_ln43_4_fu_158_p1 : 31'd0);

assign datareg_12_fu_428_p3 = ((icmp_ln45_12_fu_422_p2[0:0] == 1'b1) ? trunc_ln43_3_fu_154_p1 : 31'd0);

assign datareg_13_fu_446_p3 = ((icmp_ln45_13_fu_440_p2[0:0] == 1'b1) ? trunc_ln43_2_fu_150_p1 : 31'd0);

assign datareg_14_fu_464_p3 = ((icmp_ln45_14_fu_458_p2[0:0] == 1'b1) ? trunc_ln43_1_fu_146_p1 : 31'd0);

assign datareg_15_fu_482_p3 = ((icmp_ln45_15_fu_476_p2[0:0] == 1'b1) ? trunc_ln43_fu_142_p1 : 31'd0);

assign datareg_1_fu_230_p3 = ((icmp_ln45_1_fu_224_p2[0:0] == 1'b1) ? trunc_ln43_14_fu_198_p1 : 31'd0);

assign datareg_2_fu_248_p3 = ((icmp_ln45_2_fu_242_p2[0:0] == 1'b1) ? trunc_ln43_13_fu_194_p1 : 31'd0);

assign datareg_3_fu_266_p3 = ((icmp_ln45_3_fu_260_p2[0:0] == 1'b1) ? trunc_ln43_12_fu_190_p1 : 31'd0);

assign datareg_4_fu_284_p3 = ((icmp_ln45_4_fu_278_p2[0:0] == 1'b1) ? trunc_ln43_11_fu_186_p1 : 31'd0);

assign datareg_5_fu_302_p3 = ((icmp_ln45_5_fu_296_p2[0:0] == 1'b1) ? trunc_ln43_10_fu_182_p1 : 31'd0);

assign datareg_6_fu_320_p3 = ((icmp_ln45_6_fu_314_p2[0:0] == 1'b1) ? trunc_ln43_9_fu_178_p1 : 31'd0);

assign datareg_7_fu_338_p3 = ((icmp_ln45_7_fu_332_p2[0:0] == 1'b1) ? trunc_ln43_8_fu_174_p1 : 31'd0);

assign datareg_8_fu_356_p3 = ((icmp_ln45_8_fu_350_p2[0:0] == 1'b1) ? trunc_ln43_7_fu_170_p1 : 31'd0);

assign datareg_9_fu_374_p3 = ((icmp_ln45_9_fu_368_p2[0:0] == 1'b1) ? trunc_ln43_6_fu_166_p1 : 31'd0);

assign datareg_fu_212_p3 = ((icmp_ln45_fu_206_p2[0:0] == 1'b1) ? trunc_ln43_15_fu_202_p1 : 31'd0);

assign trunc_ln43_10_fu_182_p1 = data_5_val[30:0];

assign trunc_ln43_11_fu_186_p1 = data_4_val[30:0];

assign trunc_ln43_12_fu_190_p1 = data_3_val[30:0];

assign trunc_ln43_13_fu_194_p1 = data_2_val[30:0];

assign trunc_ln43_14_fu_198_p1 = data_1_val[30:0];

assign trunc_ln43_15_fu_202_p1 = data_0_val[30:0];

assign trunc_ln43_1_fu_146_p1 = data_14_val[30:0];

assign trunc_ln43_2_fu_150_p1 = data_13_val[30:0];

assign trunc_ln43_3_fu_154_p1 = data_12_val[30:0];

assign trunc_ln43_4_fu_158_p1 = data_11_val[30:0];

assign trunc_ln43_5_fu_162_p1 = data_10_val[30:0];

assign trunc_ln43_6_fu_166_p1 = data_9_val[30:0];

assign trunc_ln43_7_fu_170_p1 = data_8_val[30:0];

assign trunc_ln43_8_fu_174_p1 = data_7_val[30:0];

assign trunc_ln43_9_fu_178_p1 = data_6_val[30:0];

assign trunc_ln43_fu_142_p1 = data_15_val[30:0];

assign zext_ln45_10_fu_400_p1 = datareg_10_fu_392_p3;

assign zext_ln45_11_fu_418_p1 = datareg_11_fu_410_p3;

assign zext_ln45_12_fu_436_p1 = datareg_12_fu_428_p3;

assign zext_ln45_13_fu_454_p1 = datareg_13_fu_446_p3;

assign zext_ln45_14_fu_472_p1 = datareg_14_fu_464_p3;

assign zext_ln45_15_fu_490_p1 = datareg_15_fu_482_p3;

assign zext_ln45_1_fu_238_p1 = datareg_1_fu_230_p3;

assign zext_ln45_2_fu_256_p1 = datareg_2_fu_248_p3;

assign zext_ln45_3_fu_274_p1 = datareg_3_fu_266_p3;

assign zext_ln45_4_fu_292_p1 = datareg_4_fu_284_p3;

assign zext_ln45_5_fu_310_p1 = datareg_5_fu_302_p3;

assign zext_ln45_6_fu_328_p1 = datareg_6_fu_320_p3;

assign zext_ln45_7_fu_346_p1 = datareg_7_fu_338_p3;

assign zext_ln45_8_fu_364_p1 = datareg_8_fu_356_p3;

assign zext_ln45_9_fu_382_p1 = datareg_9_fu_374_p3;

assign zext_ln45_fu_220_p1 = datareg_fu_212_p3;

assign ap_return_0 = zext_ln45_fu_220_p1;

assign ap_return_1 = zext_ln45_1_fu_238_p1;

assign ap_return_10 = zext_ln45_10_fu_400_p1;

assign ap_return_11 = zext_ln45_11_fu_418_p1;

assign ap_return_12 = zext_ln45_12_fu_436_p1;

assign ap_return_13 = zext_ln45_13_fu_454_p1;

assign ap_return_14 = zext_ln45_14_fu_472_p1;

assign ap_return_15 = zext_ln45_15_fu_490_p1;

assign ap_return_2 = zext_ln45_2_fu_256_p1;

assign ap_return_3 = zext_ln45_3_fu_274_p1;

assign ap_return_4 = zext_ln45_4_fu_292_p1;

assign ap_return_5 = zext_ln45_5_fu_310_p1;

assign ap_return_6 = zext_ln45_6_fu_328_p1;

assign ap_return_7 = zext_ln45_7_fu_346_p1;

assign ap_return_8 = zext_ln45_8_fu_364_p1;

assign ap_return_9 = zext_ln45_9_fu_382_p1;

assign icmp_ln45_10_fu_386_p2 = (($signed(data_10_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_11_fu_404_p2 = (($signed(data_11_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_12_fu_422_p2 = (($signed(data_12_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_13_fu_440_p2 = (($signed(data_13_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_14_fu_458_p2 = (($signed(data_14_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_15_fu_476_p2 = (($signed(data_15_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_1_fu_224_p2 = (($signed(data_1_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_2_fu_242_p2 = (($signed(data_2_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_3_fu_260_p2 = (($signed(data_3_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_4_fu_278_p2 = (($signed(data_4_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_5_fu_296_p2 = (($signed(data_5_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_6_fu_314_p2 = (($signed(data_6_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_7_fu_332_p2 = (($signed(data_7_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_8_fu_350_p2 = (($signed(data_8_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_9_fu_368_p2 = (($signed(data_9_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_206_p2 = (($signed(data_0_val) > $signed(32'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
