
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f950  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0801fbe8  0801fbe8  00020be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801fd4c  0801fd4c  00020d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801fd54  0801fd54  00020d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801fd58  0801fd58  00020d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000090  24000000  0801fd5c  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000290  24000090  0801fdec  00021090  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000320  0801fdec  00021320  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00021090  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d531  00000000  00000000  000210be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004123  00000000  00000000  0003e5ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016c0  00000000  00000000  00042718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003aed4  00000000  00000000  00043dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00024e65  00000000  00000000  0007ecac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015fd9e  00000000  00000000  000a3b11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  002038af  2**0
                  CONTENTS, READONLY
 17 .debug_rnglists 00001132  00000000  00000000  002038f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00006174  00000000  00000000  00204a24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  0020ab98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000090 	.word	0x24000090
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0801fba4 	.word	0x0801fba4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000094 	.word	0x24000094
 80002d4:	0801fba4 	.word	0x0801fba4

080002d8 <_stack_init>:
 80002d8:	f5a3 3a80 	sub.w	sl, r3, #65536	@ 0x10000
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <_mainCRTStartup>:
 80002e0:	4b17      	ldr	r3, [pc, #92]	@ (8000340 <_mainCRTStartup+0x60>)
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	bf08      	it	eq
 80002e6:	4b13      	ldreq	r3, [pc, #76]	@ (8000334 <_mainCRTStartup+0x54>)
 80002e8:	469d      	mov	sp, r3
 80002ea:	f7ff fff5 	bl	80002d8 <_stack_init>
 80002ee:	2100      	movs	r1, #0
 80002f0:	468b      	mov	fp, r1
 80002f2:	460f      	mov	r7, r1
 80002f4:	4813      	ldr	r0, [pc, #76]	@ (8000344 <_mainCRTStartup+0x64>)
 80002f6:	4a14      	ldr	r2, [pc, #80]	@ (8000348 <_mainCRTStartup+0x68>)
 80002f8:	1a12      	subs	r2, r2, r0
 80002fa:	f01f f9a8 	bl	801f64e <memset>
 80002fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000338 <_mainCRTStartup+0x58>)
 8000300:	2b00      	cmp	r3, #0
 8000302:	d000      	beq.n	8000306 <_mainCRTStartup+0x26>
 8000304:	4798      	blx	r3
 8000306:	4b0d      	ldr	r3, [pc, #52]	@ (800033c <_mainCRTStartup+0x5c>)
 8000308:	2b00      	cmp	r3, #0
 800030a:	d000      	beq.n	800030e <_mainCRTStartup+0x2e>
 800030c:	4798      	blx	r3
 800030e:	2000      	movs	r0, #0
 8000310:	2100      	movs	r1, #0
 8000312:	0004      	movs	r4, r0
 8000314:	000d      	movs	r5, r1
 8000316:	480d      	ldr	r0, [pc, #52]	@ (800034c <_mainCRTStartup+0x6c>)
 8000318:	2800      	cmp	r0, #0
 800031a:	d002      	beq.n	8000322 <_mainCRTStartup+0x42>
 800031c:	480c      	ldr	r0, [pc, #48]	@ (8000350 <_mainCRTStartup+0x70>)
 800031e:	f3af 8000 	nop.w
 8000322:	f01f fa47 	bl	801f7b4 <__libc_init_array>
 8000326:	0020      	movs	r0, r4
 8000328:	0029      	movs	r1, r5
 800032a:	f000 fc85 	bl	8000c38 <main>
 800032e:	f01e ffdf 	bl	801f2f0 <exit>
 8000332:	bf00      	nop
 8000334:	00080000 	.word	0x00080000
	...
 8000344:	24000090 	.word	0x24000090
 8000348:	24000320 	.word	0x24000320
	...
 8000354:	0801fd5c 	.word	0x0801fd5c
 8000358:	24000000 	.word	0x24000000
 800035c:	24000090 	.word	0x24000090
 8000360:	24000090 	.word	0x24000090
 8000364:	24000320 	.word	0x24000320

08000368 <strlen>:
 8000368:	4603      	mov	r3, r0
 800036a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800036e:	2a00      	cmp	r2, #0
 8000370:	d1fb      	bne.n	800036a <strlen+0x2>
 8000372:	1a18      	subs	r0, r3, r0
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr

08000378 <__aeabi_uldivmod>:
 8000378:	b953      	cbnz	r3, 8000390 <__aeabi_uldivmod+0x18>
 800037a:	b94a      	cbnz	r2, 8000390 <__aeabi_uldivmod+0x18>
 800037c:	2900      	cmp	r1, #0
 800037e:	bf08      	it	eq
 8000380:	2800      	cmpeq	r0, #0
 8000382:	bf1c      	itt	ne
 8000384:	f04f 31ff 	movne.w	r1, #4294967295
 8000388:	f04f 30ff 	movne.w	r0, #4294967295
 800038c:	f000 b988 	b.w	80006a0 <__aeabi_idiv0>
 8000390:	f1ad 0c08 	sub.w	ip, sp, #8
 8000394:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000398:	f000 f806 	bl	80003a8 <__udivmoddi4>
 800039c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a4:	b004      	add	sp, #16
 80003a6:	4770      	bx	lr

080003a8 <__udivmoddi4>:
 80003a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003ac:	9d08      	ldr	r5, [sp, #32]
 80003ae:	468e      	mov	lr, r1
 80003b0:	4604      	mov	r4, r0
 80003b2:	4688      	mov	r8, r1
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d14a      	bne.n	800044e <__udivmoddi4+0xa6>
 80003b8:	428a      	cmp	r2, r1
 80003ba:	4617      	mov	r7, r2
 80003bc:	d962      	bls.n	8000484 <__udivmoddi4+0xdc>
 80003be:	fab2 f682 	clz	r6, r2
 80003c2:	b14e      	cbz	r6, 80003d8 <__udivmoddi4+0x30>
 80003c4:	f1c6 0320 	rsb	r3, r6, #32
 80003c8:	fa01 f806 	lsl.w	r8, r1, r6
 80003cc:	fa20 f303 	lsr.w	r3, r0, r3
 80003d0:	40b7      	lsls	r7, r6
 80003d2:	ea43 0808 	orr.w	r8, r3, r8
 80003d6:	40b4      	lsls	r4, r6
 80003d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003dc:	fa1f fc87 	uxth.w	ip, r7
 80003e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80003e4:	0c23      	lsrs	r3, r4, #16
 80003e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80003ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003ee:	fb01 f20c 	mul.w	r2, r1, ip
 80003f2:	429a      	cmp	r2, r3
 80003f4:	d909      	bls.n	800040a <__udivmoddi4+0x62>
 80003f6:	18fb      	adds	r3, r7, r3
 80003f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80003fc:	f080 80ea 	bcs.w	80005d4 <__udivmoddi4+0x22c>
 8000400:	429a      	cmp	r2, r3
 8000402:	f240 80e7 	bls.w	80005d4 <__udivmoddi4+0x22c>
 8000406:	3902      	subs	r1, #2
 8000408:	443b      	add	r3, r7
 800040a:	1a9a      	subs	r2, r3, r2
 800040c:	b2a3      	uxth	r3, r4
 800040e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000412:	fb0e 2210 	mls	r2, lr, r0, r2
 8000416:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041a:	fb00 fc0c 	mul.w	ip, r0, ip
 800041e:	459c      	cmp	ip, r3
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x8e>
 8000422:	18fb      	adds	r3, r7, r3
 8000424:	f100 32ff 	add.w	r2, r0, #4294967295
 8000428:	f080 80d6 	bcs.w	80005d8 <__udivmoddi4+0x230>
 800042c:	459c      	cmp	ip, r3
 800042e:	f240 80d3 	bls.w	80005d8 <__udivmoddi4+0x230>
 8000432:	443b      	add	r3, r7
 8000434:	3802      	subs	r0, #2
 8000436:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800043a:	eba3 030c 	sub.w	r3, r3, ip
 800043e:	2100      	movs	r1, #0
 8000440:	b11d      	cbz	r5, 800044a <__udivmoddi4+0xa2>
 8000442:	40f3      	lsrs	r3, r6
 8000444:	2200      	movs	r2, #0
 8000446:	e9c5 3200 	strd	r3, r2, [r5]
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	428b      	cmp	r3, r1
 8000450:	d905      	bls.n	800045e <__udivmoddi4+0xb6>
 8000452:	b10d      	cbz	r5, 8000458 <__udivmoddi4+0xb0>
 8000454:	e9c5 0100 	strd	r0, r1, [r5]
 8000458:	2100      	movs	r1, #0
 800045a:	4608      	mov	r0, r1
 800045c:	e7f5      	b.n	800044a <__udivmoddi4+0xa2>
 800045e:	fab3 f183 	clz	r1, r3
 8000462:	2900      	cmp	r1, #0
 8000464:	d146      	bne.n	80004f4 <__udivmoddi4+0x14c>
 8000466:	4573      	cmp	r3, lr
 8000468:	d302      	bcc.n	8000470 <__udivmoddi4+0xc8>
 800046a:	4282      	cmp	r2, r0
 800046c:	f200 8105 	bhi.w	800067a <__udivmoddi4+0x2d2>
 8000470:	1a84      	subs	r4, r0, r2
 8000472:	eb6e 0203 	sbc.w	r2, lr, r3
 8000476:	2001      	movs	r0, #1
 8000478:	4690      	mov	r8, r2
 800047a:	2d00      	cmp	r5, #0
 800047c:	d0e5      	beq.n	800044a <__udivmoddi4+0xa2>
 800047e:	e9c5 4800 	strd	r4, r8, [r5]
 8000482:	e7e2      	b.n	800044a <__udivmoddi4+0xa2>
 8000484:	2a00      	cmp	r2, #0
 8000486:	f000 8090 	beq.w	80005aa <__udivmoddi4+0x202>
 800048a:	fab2 f682 	clz	r6, r2
 800048e:	2e00      	cmp	r6, #0
 8000490:	f040 80a4 	bne.w	80005dc <__udivmoddi4+0x234>
 8000494:	1a8a      	subs	r2, r1, r2
 8000496:	0c03      	lsrs	r3, r0, #16
 8000498:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800049c:	b280      	uxth	r0, r0
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80004a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80004aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004ae:	fb04 f20c 	mul.w	r2, r4, ip
 80004b2:	429a      	cmp	r2, r3
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x11e>
 80004b6:	18fb      	adds	r3, r7, r3
 80004b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004bc:	d202      	bcs.n	80004c4 <__udivmoddi4+0x11c>
 80004be:	429a      	cmp	r2, r3
 80004c0:	f200 80e0 	bhi.w	8000684 <__udivmoddi4+0x2dc>
 80004c4:	46c4      	mov	ip, r8
 80004c6:	1a9b      	subs	r3, r3, r2
 80004c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80004cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004d4:	fb02 f404 	mul.w	r4, r2, r4
 80004d8:	429c      	cmp	r4, r3
 80004da:	d907      	bls.n	80004ec <__udivmoddi4+0x144>
 80004dc:	18fb      	adds	r3, r7, r3
 80004de:	f102 30ff 	add.w	r0, r2, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x142>
 80004e4:	429c      	cmp	r4, r3
 80004e6:	f200 80ca 	bhi.w	800067e <__udivmoddi4+0x2d6>
 80004ea:	4602      	mov	r2, r0
 80004ec:	1b1b      	subs	r3, r3, r4
 80004ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004f2:	e7a5      	b.n	8000440 <__udivmoddi4+0x98>
 80004f4:	f1c1 0620 	rsb	r6, r1, #32
 80004f8:	408b      	lsls	r3, r1
 80004fa:	fa22 f706 	lsr.w	r7, r2, r6
 80004fe:	431f      	orrs	r7, r3
 8000500:	fa0e f401 	lsl.w	r4, lr, r1
 8000504:	fa20 f306 	lsr.w	r3, r0, r6
 8000508:	fa2e fe06 	lsr.w	lr, lr, r6
 800050c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000510:	4323      	orrs	r3, r4
 8000512:	fa00 f801 	lsl.w	r8, r0, r1
 8000516:	fa1f fc87 	uxth.w	ip, r7
 800051a:	fbbe f0f9 	udiv	r0, lr, r9
 800051e:	0c1c      	lsrs	r4, r3, #16
 8000520:	fb09 ee10 	mls	lr, r9, r0, lr
 8000524:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000528:	fb00 fe0c 	mul.w	lr, r0, ip
 800052c:	45a6      	cmp	lr, r4
 800052e:	fa02 f201 	lsl.w	r2, r2, r1
 8000532:	d909      	bls.n	8000548 <__udivmoddi4+0x1a0>
 8000534:	193c      	adds	r4, r7, r4
 8000536:	f100 3aff 	add.w	sl, r0, #4294967295
 800053a:	f080 809c 	bcs.w	8000676 <__udivmoddi4+0x2ce>
 800053e:	45a6      	cmp	lr, r4
 8000540:	f240 8099 	bls.w	8000676 <__udivmoddi4+0x2ce>
 8000544:	3802      	subs	r0, #2
 8000546:	443c      	add	r4, r7
 8000548:	eba4 040e 	sub.w	r4, r4, lr
 800054c:	fa1f fe83 	uxth.w	lr, r3
 8000550:	fbb4 f3f9 	udiv	r3, r4, r9
 8000554:	fb09 4413 	mls	r4, r9, r3, r4
 8000558:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800055c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000560:	45a4      	cmp	ip, r4
 8000562:	d908      	bls.n	8000576 <__udivmoddi4+0x1ce>
 8000564:	193c      	adds	r4, r7, r4
 8000566:	f103 3eff 	add.w	lr, r3, #4294967295
 800056a:	f080 8082 	bcs.w	8000672 <__udivmoddi4+0x2ca>
 800056e:	45a4      	cmp	ip, r4
 8000570:	d97f      	bls.n	8000672 <__udivmoddi4+0x2ca>
 8000572:	3b02      	subs	r3, #2
 8000574:	443c      	add	r4, r7
 8000576:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800057a:	eba4 040c 	sub.w	r4, r4, ip
 800057e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000582:	4564      	cmp	r4, ip
 8000584:	4673      	mov	r3, lr
 8000586:	46e1      	mov	r9, ip
 8000588:	d362      	bcc.n	8000650 <__udivmoddi4+0x2a8>
 800058a:	d05f      	beq.n	800064c <__udivmoddi4+0x2a4>
 800058c:	b15d      	cbz	r5, 80005a6 <__udivmoddi4+0x1fe>
 800058e:	ebb8 0203 	subs.w	r2, r8, r3
 8000592:	eb64 0409 	sbc.w	r4, r4, r9
 8000596:	fa04 f606 	lsl.w	r6, r4, r6
 800059a:	fa22 f301 	lsr.w	r3, r2, r1
 800059e:	431e      	orrs	r6, r3
 80005a0:	40cc      	lsrs	r4, r1
 80005a2:	e9c5 6400 	strd	r6, r4, [r5]
 80005a6:	2100      	movs	r1, #0
 80005a8:	e74f      	b.n	800044a <__udivmoddi4+0xa2>
 80005aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80005ae:	0c01      	lsrs	r1, r0, #16
 80005b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005b4:	b280      	uxth	r0, r0
 80005b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005ba:	463b      	mov	r3, r7
 80005bc:	4638      	mov	r0, r7
 80005be:	463c      	mov	r4, r7
 80005c0:	46b8      	mov	r8, r7
 80005c2:	46be      	mov	lr, r7
 80005c4:	2620      	movs	r6, #32
 80005c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80005ca:	eba2 0208 	sub.w	r2, r2, r8
 80005ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005d2:	e766      	b.n	80004a2 <__udivmoddi4+0xfa>
 80005d4:	4601      	mov	r1, r0
 80005d6:	e718      	b.n	800040a <__udivmoddi4+0x62>
 80005d8:	4610      	mov	r0, r2
 80005da:	e72c      	b.n	8000436 <__udivmoddi4+0x8e>
 80005dc:	f1c6 0220 	rsb	r2, r6, #32
 80005e0:	fa2e f302 	lsr.w	r3, lr, r2
 80005e4:	40b7      	lsls	r7, r6
 80005e6:	40b1      	lsls	r1, r6
 80005e8:	fa20 f202 	lsr.w	r2, r0, r2
 80005ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f0:	430a      	orrs	r2, r1
 80005f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80005f6:	b2bc      	uxth	r4, r7
 80005f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80005fc:	0c11      	lsrs	r1, r2, #16
 80005fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000602:	fb08 f904 	mul.w	r9, r8, r4
 8000606:	40b0      	lsls	r0, r6
 8000608:	4589      	cmp	r9, r1
 800060a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800060e:	b280      	uxth	r0, r0
 8000610:	d93e      	bls.n	8000690 <__udivmoddi4+0x2e8>
 8000612:	1879      	adds	r1, r7, r1
 8000614:	f108 3cff 	add.w	ip, r8, #4294967295
 8000618:	d201      	bcs.n	800061e <__udivmoddi4+0x276>
 800061a:	4589      	cmp	r9, r1
 800061c:	d81f      	bhi.n	800065e <__udivmoddi4+0x2b6>
 800061e:	eba1 0109 	sub.w	r1, r1, r9
 8000622:	fbb1 f9fe 	udiv	r9, r1, lr
 8000626:	fb09 f804 	mul.w	r8, r9, r4
 800062a:	fb0e 1119 	mls	r1, lr, r9, r1
 800062e:	b292      	uxth	r2, r2
 8000630:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000634:	4542      	cmp	r2, r8
 8000636:	d229      	bcs.n	800068c <__udivmoddi4+0x2e4>
 8000638:	18ba      	adds	r2, r7, r2
 800063a:	f109 31ff 	add.w	r1, r9, #4294967295
 800063e:	d2c4      	bcs.n	80005ca <__udivmoddi4+0x222>
 8000640:	4542      	cmp	r2, r8
 8000642:	d2c2      	bcs.n	80005ca <__udivmoddi4+0x222>
 8000644:	f1a9 0102 	sub.w	r1, r9, #2
 8000648:	443a      	add	r2, r7
 800064a:	e7be      	b.n	80005ca <__udivmoddi4+0x222>
 800064c:	45f0      	cmp	r8, lr
 800064e:	d29d      	bcs.n	800058c <__udivmoddi4+0x1e4>
 8000650:	ebbe 0302 	subs.w	r3, lr, r2
 8000654:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000658:	3801      	subs	r0, #1
 800065a:	46e1      	mov	r9, ip
 800065c:	e796      	b.n	800058c <__udivmoddi4+0x1e4>
 800065e:	eba7 0909 	sub.w	r9, r7, r9
 8000662:	4449      	add	r1, r9
 8000664:	f1a8 0c02 	sub.w	ip, r8, #2
 8000668:	fbb1 f9fe 	udiv	r9, r1, lr
 800066c:	fb09 f804 	mul.w	r8, r9, r4
 8000670:	e7db      	b.n	800062a <__udivmoddi4+0x282>
 8000672:	4673      	mov	r3, lr
 8000674:	e77f      	b.n	8000576 <__udivmoddi4+0x1ce>
 8000676:	4650      	mov	r0, sl
 8000678:	e766      	b.n	8000548 <__udivmoddi4+0x1a0>
 800067a:	4608      	mov	r0, r1
 800067c:	e6fd      	b.n	800047a <__udivmoddi4+0xd2>
 800067e:	443b      	add	r3, r7
 8000680:	3a02      	subs	r2, #2
 8000682:	e733      	b.n	80004ec <__udivmoddi4+0x144>
 8000684:	f1ac 0c02 	sub.w	ip, ip, #2
 8000688:	443b      	add	r3, r7
 800068a:	e71c      	b.n	80004c6 <__udivmoddi4+0x11e>
 800068c:	4649      	mov	r1, r9
 800068e:	e79c      	b.n	80005ca <__udivmoddi4+0x222>
 8000690:	eba1 0109 	sub.w	r1, r1, r9
 8000694:	46c4      	mov	ip, r8
 8000696:	fbb1 f9fe 	udiv	r9, r1, lr
 800069a:	fb09 f804 	mul.w	r8, r9, r4
 800069e:	e7c4      	b.n	800062a <__udivmoddi4+0x282>

080006a0 <__aeabi_idiv0>:
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop

080006a4 <Init>:
 * @param  None
 * @retval  LOADER_OK = 1   : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int
Init(void) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b086      	sub	sp, #24
 80006a8:	af00      	add	r7, sp, #0

    *(uint32_t*)0xE000EDF0 = 0xA05F0000; //enable interrupts in debug
 80006aa:	4b28      	ldr	r3, [pc, #160]	@ (800074c <Init+0xa8>)
 80006ac:	4a28      	ldr	r2, [pc, #160]	@ (8000750 <Init+0xac>)
 80006ae:	601a      	str	r2, [r3, #0]


    SystemInit();
 80006b0:	f002 fb30 	bl	8002d14 <SystemInit>
     * change VTOR setting for other devices
     * SCB->VTOR = 0x20000000 | 0x200;
     *
     * */

    SCB->VTOR = 0x24000000 | 0x200;
 80006b4:	4b27      	ldr	r3, [pc, #156]	@ (8000754 <Init+0xb0>)
 80006b6:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <Init+0xb4>)
 80006b8:	609a      	str	r2, [r3, #8]
 80006ba:	2300      	movs	r3, #0
 80006bc:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80006be:	693b      	ldr	r3, [r7, #16]
 80006c0:	f383 8810 	msr	PRIMASK, r3
}
 80006c4:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    HAL_Init();
 80006c6:	f003 f8f7 	bl	80038b8 <HAL_Init>

    SystemClock_Config();
 80006ca:	f000 fc6b 	bl	8000fa4 <SystemClock_Config>

    MX_GPIO_Init();
 80006ce:	f000 fa4d 	bl	8000b6c <MX_GPIO_Init>

    __HAL_RCC_QSPI_FORCE_RESET();  //completely reset peripheral
 80006d2:	4b22      	ldr	r3, [pc, #136]	@ (800075c <Init+0xb8>)
 80006d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80006d6:	4a21      	ldr	r2, [pc, #132]	@ (800075c <Init+0xb8>)
 80006d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006dc:	67d3      	str	r3, [r2, #124]	@ 0x7c
    __HAL_RCC_QSPI_RELEASE_RESET();
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <Init+0xb8>)
 80006e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80006e2:	4a1e      	ldr	r2, [pc, #120]	@ (800075c <Init+0xb8>)
 80006e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80006e8:	67d3      	str	r3, [r2, #124]	@ 0x7c
    MX_QUADSPI_Init();
 80006ea:	f000 fd13 	bl	8001114 <MX_QUADSPI_Init>

    if (QSPI_Set_Status_Config(&hqspi) != HAL_OK) {
 80006ee:	481c      	ldr	r0, [pc, #112]	@ (8000760 <Init+0xbc>)
 80006f0:	f001 ff0f 	bl	8002512 <QSPI_Set_Status_Config>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d007      	beq.n	800070a <Init+0x66>
 80006fa:	2301      	movs	r3, #1
 80006fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	f383 8810 	msr	PRIMASK, r3
}
 8000704:	bf00      	nop
    	__set_PRIMASK(1); //disable interrupts
    	return LOADER_FAIL;
 8000706:	2300      	movs	r3, #0
 8000708:	e01b      	b.n	8000742 <Init+0x9e>
    }

    if (QSPI_EnableMemoryMapped_1_4_4(&hqspi) != HAL_OK) {
 800070a:	4815      	ldr	r0, [pc, #84]	@ (8000760 <Init+0xbc>)
 800070c:	f002 f886 	bl	800281c <QSPI_EnableMemoryMapped_1_4_4>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d007      	beq.n	8000726 <Init+0x82>
 8000716:	2301      	movs	r3, #1
 8000718:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	f383 8810 	msr	PRIMASK, r3
}
 8000720:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
 8000722:	2300      	movs	r3, #0
 8000724:	e00d      	b.n	8000742 <Init+0x9e>
    }

    /*Trigger read access before HAL_QSPI_Abort() otherwise abort functionality gets stuck*/
    uint32_t a = *(uint32_t*) 0x90000000;
 8000726:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	617b      	str	r3, [r7, #20]
    a++;
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	3301      	adds	r3, #1
 8000732:	617b      	str	r3, [r7, #20]
 8000734:	2301      	movs	r3, #1
 8000736:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f383 8810 	msr	PRIMASK, r3
}
 800073e:	bf00      	nop

    __set_PRIMASK(1); //disable interrupts
    return LOADER_OK;
 8000740:	2301      	movs	r3, #1
}
 8000742:	4618      	mov	r0, r3
 8000744:	3718      	adds	r7, #24
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	e000edf0 	.word	0xe000edf0
 8000750:	a05f0000 	.word	0xa05f0000
 8000754:	e000ed00 	.word	0xe000ed00
 8000758:	24000200 	.word	0x24000200
 800075c:	58024400 	.word	0x58024400
 8000760:	240000bc 	.word	0x240000bc

08000764 <Write>:
 * @param   buffer : pointer to data buffer
 * @retval  LOADER_OK = 1       : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int
Write(uint32_t Address, uint32_t Size, uint8_t* buffer) {
 8000764:	b580      	push	{r7, lr}
 8000766:	b088      	sub	sp, #32
 8000768:	af00      	add	r7, sp, #0
 800076a:	60f8      	str	r0, [r7, #12]
 800076c:	60b9      	str	r1, [r7, #8]
 800076e:	607a      	str	r2, [r7, #4]
 8000770:	2300      	movs	r3, #0
 8000772:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000774:	69fb      	ldr	r3, [r7, #28]
 8000776:	f383 8810 	msr	PRIMASK, r3
}
 800077a:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    if (HAL_QSPI_Abort(&hqspi) != HAL_OK) {
 800077c:	4815      	ldr	r0, [pc, #84]	@ (80007d4 <Write+0x70>)
 800077e:	f014 fc84 	bl	801508a <HAL_QSPI_Abort>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d007      	beq.n	8000798 <Write+0x34>
 8000788:	2301      	movs	r3, #1
 800078a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800078c:	69bb      	ldr	r3, [r7, #24]
 800078e:	f383 8810 	msr	PRIMASK, r3
}
 8000792:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
 8000794:	2300      	movs	r3, #0
 8000796:	e019      	b.n	80007cc <Write+0x68>
    }


    if (QSPI_Write_Data_Quad(&hqspi, (uint8_t*) buffer, (Address & (0x0fffffff)), Size) != HAL_OK) {
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	6879      	ldr	r1, [r7, #4]
 80007a2:	480c      	ldr	r0, [pc, #48]	@ (80007d4 <Write+0x70>)
 80007a4:	f001 fabe 	bl	8001d24 <QSPI_Write_Data_Quad>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d007      	beq.n	80007be <Write+0x5a>
 80007ae:	2301      	movs	r3, #1
 80007b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	f383 8810 	msr	PRIMASK, r3
}
 80007b8:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	e006      	b.n	80007cc <Write+0x68>
 80007be:	2301      	movs	r3, #1
 80007c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80007c2:	693b      	ldr	r3, [r7, #16]
 80007c4:	f383 8810 	msr	PRIMASK, r3
}
 80007c8:	bf00      	nop
    }

    __set_PRIMASK(1); //disable interrupts
    return LOADER_OK;
 80007ca:	2301      	movs	r3, #1
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	3720      	adds	r7, #32
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	240000bc 	.word	0x240000bc

080007d8 <SectorErase>:
 * @param   EraseEndAddress   :  erase end address
 * @retval  LOADER_OK = 1       : Operation succeeded
 * @retval  LOADER_FAIL = 0 : Operation failed
 */
int
SectorErase(uint32_t EraseStartAddress, uint32_t EraseEndAddress) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	6039      	str	r1, [r7, #0]
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	f383 8810 	msr	PRIMASK, r3
}
 80007ec:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    if (HAL_QSPI_Abort(&hqspi) != HAL_OK) {
 80007ee:	4814      	ldr	r0, [pc, #80]	@ (8000840 <SectorErase+0x68>)
 80007f0:	f014 fc4b 	bl	801508a <HAL_QSPI_Abort>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d007      	beq.n	800080a <SectorErase+0x32>
 80007fa:	2301      	movs	r3, #1
 80007fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	f383 8810 	msr	PRIMASK, r3
}
 8000804:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
 8000806:	2300      	movs	r3, #0
 8000808:	e016      	b.n	8000838 <SectorErase+0x60>
    }


    if (QSPI_Sector_Erase(&hqspi, EraseStartAddress, EraseEndAddress) != HAL_OK) {
 800080a:	683a      	ldr	r2, [r7, #0]
 800080c:	6879      	ldr	r1, [r7, #4]
 800080e:	480c      	ldr	r0, [pc, #48]	@ (8000840 <SectorErase+0x68>)
 8000810:	f001 f87c 	bl	800190c <QSPI_Sector_Erase>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d007      	beq.n	800082a <SectorErase+0x52>
 800081a:	2301      	movs	r3, #1
 800081c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	f383 8810 	msr	PRIMASK, r3
}
 8000824:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
 8000826:	2300      	movs	r3, #0
 8000828:	e006      	b.n	8000838 <SectorErase+0x60>
 800082a:	2301      	movs	r3, #1
 800082c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800082e:	68bb      	ldr	r3, [r7, #8]
 8000830:	f383 8810 	msr	PRIMASK, r3
}
 8000834:	bf00      	nop
    }

    __set_PRIMASK(1); //disable interrupts
    return LOADER_OK;
 8000836:	2301      	movs	r3, #1
}
 8000838:	4618      	mov	r0, r3
 800083a:	3718      	adds	r7, #24
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	240000bc 	.word	0x240000bc

08000844 <MassErase>:
 * outputs   :
 *     none
 * Note: Optional for all types of device
 */
int
MassErase(void) {
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	f383 8810 	msr	PRIMASK, r3
}
 8000854:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts

    if (HAL_QSPI_Abort(&hqspi) != HAL_OK) {
 8000856:	4813      	ldr	r0, [pc, #76]	@ (80008a4 <MassErase+0x60>)
 8000858:	f014 fc17 	bl	801508a <HAL_QSPI_Abort>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d007      	beq.n	8000872 <MassErase+0x2e>
 8000862:	2301      	movs	r3, #1
 8000864:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	f383 8810 	msr	PRIMASK, r3
}
 800086c:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
 800086e:	2300      	movs	r3, #0
 8000870:	e014      	b.n	800089c <MassErase+0x58>
    }


    if (QSPI_Chip_Erase(&hqspi) != HAL_OK) {
 8000872:	480c      	ldr	r0, [pc, #48]	@ (80008a4 <MassErase+0x60>)
 8000874:	f001 f8a8 	bl	80019c8 <QSPI_Chip_Erase>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d007      	beq.n	800088e <MassErase+0x4a>
 800087e:	2301      	movs	r3, #1
 8000880:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f383 8810 	msr	PRIMASK, r3
}
 8000888:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
 800088a:	2300      	movs	r3, #0
 800088c:	e006      	b.n	800089c <MassErase+0x58>
 800088e:	2301      	movs	r3, #1
 8000890:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	f383 8810 	msr	PRIMASK, r3
}
 8000898:	bf00      	nop
    }

    __set_PRIMASK(1); //disable interrupts
    return LOADER_OK;
 800089a:	2301      	movs	r3, #1
}
 800089c:	4618      	mov	r0, r3
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	240000bc 	.word	0x240000bc

080008a8 <CheckSum>:
 * outputs   :
 *     R0             : Checksum value
 * Note: Optional for all types of device
 */
uint32_t
CheckSum(uint32_t StartAddress, uint32_t Size, uint32_t InitVal) {
 80008a8:	b480      	push	{r7}
 80008aa:	b089      	sub	sp, #36	@ 0x24
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	60f8      	str	r0, [r7, #12]
 80008b0:	60b9      	str	r1, [r7, #8]
 80008b2:	607a      	str	r2, [r7, #4]
    uint8_t missalignementAddress = StartAddress % 4;
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	f003 0303 	and.w	r3, r3, #3
 80008bc:	77fb      	strb	r3, [r7, #31]
    uint8_t missalignementSize = Size;
 80008be:	68bb      	ldr	r3, [r7, #8]
 80008c0:	77bb      	strb	r3, [r7, #30]
    int cnt;
    uint32_t Val;

    StartAddress -= StartAddress % 4;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	f023 0303 	bic.w	r3, r3, #3
 80008c8:	60fb      	str	r3, [r7, #12]
    Size += (Size % 4 == 0) ? 0 : 4 - (Size % 4);
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	f003 0303 	and.w	r3, r3, #3
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d005      	beq.n	80008e0 <CheckSum+0x38>
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	f003 0303 	and.w	r3, r3, #3
 80008da:	f1c3 0304 	rsb	r3, r3, #4
 80008de:	e000      	b.n	80008e2 <CheckSum+0x3a>
 80008e0:	2300      	movs	r3, #0
 80008e2:	68ba      	ldr	r2, [r7, #8]
 80008e4:	4413      	add	r3, r2
 80008e6:	60bb      	str	r3, [r7, #8]

    for (cnt = 0; cnt < Size; cnt += 4) {
 80008e8:	2300      	movs	r3, #0
 80008ea:	61bb      	str	r3, [r7, #24]
 80008ec:	e0b3      	b.n	8000a56 <CheckSum+0x1ae>
        Val = *(uint32_t*) StartAddress;
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	617b      	str	r3, [r7, #20]
        if (missalignementAddress) {
 80008f4:	7ffb      	ldrb	r3, [r7, #31]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d040      	beq.n	800097c <CheckSum+0xd4>
            switch (missalignementAddress) {
 80008fa:	7ffb      	ldrb	r3, [r7, #31]
 80008fc:	2b03      	cmp	r3, #3
 80008fe:	d032      	beq.n	8000966 <CheckSum+0xbe>
 8000900:	2b03      	cmp	r3, #3
 8000902:	f300 80a2 	bgt.w	8000a4a <CheckSum+0x1a2>
 8000906:	2b01      	cmp	r3, #1
 8000908:	d002      	beq.n	8000910 <CheckSum+0x68>
 800090a:	2b02      	cmp	r3, #2
 800090c:	d019      	beq.n	8000942 <CheckSum+0x9a>
 800090e:	e09c      	b.n	8000a4a <CheckSum+0x1a2>
                case 1:
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	0a1b      	lsrs	r3, r3, #8
 8000914:	b2db      	uxtb	r3, r3
 8000916:	461a      	mov	r2, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	4413      	add	r3, r2
 800091c:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	0c1b      	lsrs	r3, r3, #16
 8000922:	b2db      	uxtb	r3, r3
 8000924:	461a      	mov	r2, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4413      	add	r3, r2
 800092a:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	0e1b      	lsrs	r3, r3, #24
 8000930:	b2db      	uxtb	r3, r3
 8000932:	461a      	mov	r2, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	4413      	add	r3, r2
 8000938:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 1;
 800093a:	7ffb      	ldrb	r3, [r7, #31]
 800093c:	3b01      	subs	r3, #1
 800093e:	77fb      	strb	r3, [r7, #31]
                    break;
 8000940:	e083      	b.n	8000a4a <CheckSum+0x1a2>
                case 2:
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	0c1b      	lsrs	r3, r3, #16
 8000946:	b2db      	uxtb	r3, r3
 8000948:	461a      	mov	r2, r3
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4413      	add	r3, r2
 800094e:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	0e1b      	lsrs	r3, r3, #24
 8000954:	b2db      	uxtb	r3, r3
 8000956:	461a      	mov	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4413      	add	r3, r2
 800095c:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 2;
 800095e:	7ffb      	ldrb	r3, [r7, #31]
 8000960:	3b02      	subs	r3, #2
 8000962:	77fb      	strb	r3, [r7, #31]
                    break;
 8000964:	e071      	b.n	8000a4a <CheckSum+0x1a2>
                case 3:
                    InitVal += (uint8_t) (Val >> 24 & 0xff);
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	0e1b      	lsrs	r3, r3, #24
 800096a:	b2db      	uxtb	r3, r3
 800096c:	461a      	mov	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4413      	add	r3, r2
 8000972:	607b      	str	r3, [r7, #4]
                    missalignementAddress -= 3;
 8000974:	7ffb      	ldrb	r3, [r7, #31]
 8000976:	3b03      	subs	r3, #3
 8000978:	77fb      	strb	r3, [r7, #31]
                    break;
 800097a:	e066      	b.n	8000a4a <CheckSum+0x1a2>
            }
        } else if ((Size - missalignementSize) % 4 && (Size - cnt) <= 4) {
 800097c:	7fbb      	ldrb	r3, [r7, #30]
 800097e:	68ba      	ldr	r2, [r7, #8]
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	f003 0303 	and.w	r3, r3, #3
 8000986:	2b00      	cmp	r3, #0
 8000988:	d044      	beq.n	8000a14 <CheckSum+0x16c>
 800098a:	69bb      	ldr	r3, [r7, #24]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	1ad3      	subs	r3, r2, r3
 8000990:	2b04      	cmp	r3, #4
 8000992:	d83f      	bhi.n	8000a14 <CheckSum+0x16c>
            switch (Size - missalignementSize) {
 8000994:	7fbb      	ldrb	r3, [r7, #30]
 8000996:	68ba      	ldr	r2, [r7, #8]
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	2b03      	cmp	r3, #3
 800099c:	d02f      	beq.n	80009fe <CheckSum+0x156>
 800099e:	2b03      	cmp	r3, #3
 80009a0:	d853      	bhi.n	8000a4a <CheckSum+0x1a2>
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d002      	beq.n	80009ac <CheckSum+0x104>
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d018      	beq.n	80009dc <CheckSum+0x134>
 80009aa:	e04e      	b.n	8000a4a <CheckSum+0x1a2>
                case 1:
                    InitVal += (uint8_t) Val;
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	461a      	mov	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4413      	add	r3, r2
 80009b6:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	0a1b      	lsrs	r3, r3, #8
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	461a      	mov	r2, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4413      	add	r3, r2
 80009c4:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 16 & 0xff);
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	0c1b      	lsrs	r3, r3, #16
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	461a      	mov	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4413      	add	r3, r2
 80009d2:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 1;
 80009d4:	7fbb      	ldrb	r3, [r7, #30]
 80009d6:	3b01      	subs	r3, #1
 80009d8:	77bb      	strb	r3, [r7, #30]
                    break;
 80009da:	e01a      	b.n	8000a12 <CheckSum+0x16a>
                case 2:
                    InitVal += (uint8_t) Val;
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	461a      	mov	r2, r3
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4413      	add	r3, r2
 80009e6:	607b      	str	r3, [r7, #4]
                    InitVal += (uint8_t) (Val >> 8 & 0xff);
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	0a1b      	lsrs	r3, r3, #8
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	461a      	mov	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4413      	add	r3, r2
 80009f4:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 2;
 80009f6:	7fbb      	ldrb	r3, [r7, #30]
 80009f8:	3b02      	subs	r3, #2
 80009fa:	77bb      	strb	r3, [r7, #30]
                    break;
 80009fc:	e009      	b.n	8000a12 <CheckSum+0x16a>
                case 3:
                    InitVal += (uint8_t) Val;
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	461a      	mov	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	4413      	add	r3, r2
 8000a08:	607b      	str	r3, [r7, #4]
                    missalignementSize -= 3;
 8000a0a:	7fbb      	ldrb	r3, [r7, #30]
 8000a0c:	3b03      	subs	r3, #3
 8000a0e:	77bb      	strb	r3, [r7, #30]
                    break;
 8000a10:	bf00      	nop
            switch (Size - missalignementSize) {
 8000a12:	e01a      	b.n	8000a4a <CheckSum+0x1a2>
            }
        } else {
            InitVal += (uint8_t) Val;
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	461a      	mov	r2, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 8 & 0xff);
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	0a1b      	lsrs	r3, r3, #8
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	461a      	mov	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 16 & 0xff);
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	0c1b      	lsrs	r3, r3, #16
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	461a      	mov	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t) (Val >> 24 & 0xff);
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	0e1b      	lsrs	r3, r3, #24
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	461a      	mov	r2, r3
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4413      	add	r3, r2
 8000a48:	607b      	str	r3, [r7, #4]
        }
        StartAddress += 4;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	3304      	adds	r3, #4
 8000a4e:	60fb      	str	r3, [r7, #12]
    for (cnt = 0; cnt < Size; cnt += 4) {
 8000a50:	69bb      	ldr	r3, [r7, #24]
 8000a52:	3304      	adds	r3, #4
 8000a54:	61bb      	str	r3, [r7, #24]
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	68ba      	ldr	r2, [r7, #8]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	f63f af47 	bhi.w	80008ee <CheckSum+0x46>
    }

    return (InitVal);
 8000a60:	687b      	ldr	r3, [r7, #4]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3724      	adds	r7, #36	@ 0x24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
	...

08000a70 <Verify>:
 *     R0             : Operation failed (address of failure)
 *     R1             : Checksum value
 * Note: Optional for all types of device
 */
uint64_t
Verify(uint32_t MemoryAddr, uint32_t RAMBufferAddr, uint32_t Size, uint32_t missalignement) {
 8000a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000a74:	b08c      	sub	sp, #48	@ 0x30
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	60f8      	str	r0, [r7, #12]
 8000a7a:	60b9      	str	r1, [r7, #8]
 8000a7c:	607a      	str	r2, [r7, #4]
 8000a7e:	603b      	str	r3, [r7, #0]
 8000a80:	2300      	movs	r3, #0
 8000a82:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000a84:	69fb      	ldr	r3, [r7, #28]
 8000a86:	f383 8810 	msr	PRIMASK, r3
}
 8000a8a:	bf00      	nop

    __set_PRIMASK(0); //enable interrupts
    uint32_t VerifiedData = 0, InitVal = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a90:	2300      	movs	r3, #0
 8000a92:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint64_t checksum;
    Size *= 4;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	607b      	str	r3, [r7, #4]

    if (QSPI_EnableMemoryMapped_1_4_4(&hqspi) != HAL_OK) {
 8000a9a:	4833      	ldr	r0, [pc, #204]	@ (8000b68 <Verify+0xf8>)
 8000a9c:	f001 febe 	bl	800281c <QSPI_EnableMemoryMapped_1_4_4>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d00a      	beq.n	8000abc <Verify+0x4c>
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	f383 8810 	msr	PRIMASK, r3
}
 8000ab0:	bf00      	nop
        __set_PRIMASK(1); //disable interrupts
        return LOADER_FAIL;
 8000ab2:	f04f 0400 	mov.w	r4, #0
 8000ab6:	f04f 0500 	mov.w	r5, #0
 8000aba:	e04d      	b.n	8000b58 <Verify+0xe8>
    }

    checksum = CheckSum((uint32_t) MemoryAddr + (missalignement & 0xf),
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	f003 020f 	and.w	r2, r3, #15
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	18d0      	adds	r0, r2, r3
                        Size - ((missalignement >> 16) & 0xF), InitVal);
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	0c1b      	lsrs	r3, r3, #16
 8000aca:	f003 030f 	and.w	r3, r3, #15
    checksum = CheckSum((uint32_t) MemoryAddr + (missalignement & 0xf),
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f7ff fee7 	bl	80008a8 <CheckSum>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2200      	movs	r2, #0
 8000ade:	469a      	mov	sl, r3
 8000ae0:	4693      	mov	fp, r2
 8000ae2:	e9c7 ab08 	strd	sl, fp, [r7, #32]
    while (Size > VerifiedData) {
 8000ae6:	e025      	b.n	8000b34 <Verify+0xc4>
        if (*(uint8_t*) MemoryAddr++
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	1c5a      	adds	r2, r3, #1
 8000aec:	60fa      	str	r2, [r7, #12]
 8000aee:	781a      	ldrb	r2, [r3, #0]
            != *((uint8_t*) RAMBufferAddr + VerifiedData)) {
 8000af0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	440b      	add	r3, r1
 8000af6:	781b      	ldrb	r3, [r3, #0]
        if (*(uint8_t*) MemoryAddr++
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d018      	beq.n	8000b2e <Verify+0xbe>
 8000afc:	2301      	movs	r3, #1
 8000afe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	f383 8810 	msr	PRIMASK, r3
}
 8000b06:	bf00      	nop
            __set_PRIMASK(1); //disable interrupts
            return ((checksum << 32) + (MemoryAddr + VerifiedData));
 8000b08:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000b0c:	f04f 0200 	mov.w	r2, #0
 8000b10:	f04f 0300 	mov.w	r3, #0
 8000b14:	0003      	movs	r3, r0
 8000b16:	2200      	movs	r2, #0
 8000b18:	68f8      	ldr	r0, [r7, #12]
 8000b1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000b1c:	4401      	add	r1, r0
 8000b1e:	2000      	movs	r0, #0
 8000b20:	4688      	mov	r8, r1
 8000b22:	4681      	mov	r9, r0
 8000b24:	eb12 0408 	adds.w	r4, r2, r8
 8000b28:	eb43 0509 	adc.w	r5, r3, r9
 8000b2c:	e014      	b.n	8000b58 <Verify+0xe8>
        }
        VerifiedData++;
 8000b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b30:	3301      	adds	r3, #1
 8000b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (Size > VerifiedData) {
 8000b34:	687a      	ldr	r2, [r7, #4]
 8000b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d8d5      	bhi.n	8000ae8 <Verify+0x78>
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	f383 8810 	msr	PRIMASK, r3
}
 8000b46:	bf00      	nop
    }

    __set_PRIMASK(1); //disable interrupts
    return (checksum << 32);
 8000b48:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000b4c:	f04f 0400 	mov.w	r4, #0
 8000b50:	f04f 0500 	mov.w	r5, #0
 8000b54:	0015      	movs	r5, r2
 8000b56:	2400      	movs	r4, #0
}
 8000b58:	4622      	mov	r2, r4
 8000b5a:	462b      	mov	r3, r5
 8000b5c:	4610      	mov	r0, r2
 8000b5e:	4619      	mov	r1, r3
 8000b60:	3730      	adds	r7, #48	@ 0x30
 8000b62:	46bd      	mov	sp, r7
 8000b64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000b68:	240000bc 	.word	0x240000bc

08000b6c <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b087      	sub	sp, #28
 8000b70:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b72:	4b30      	ldr	r3, [pc, #192]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b78:	4a2e      	ldr	r2, [pc, #184]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000b7a:	f043 0310 	orr.w	r3, r3, #16
 8000b7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b82:	4b2c      	ldr	r3, [pc, #176]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b88:	f003 0310 	and.w	r3, r3, #16
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b90:	4b28      	ldr	r3, [pc, #160]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000b92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b96:	4a27      	ldr	r2, [pc, #156]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000b98:	f043 0304 	orr.w	r3, r3, #4
 8000b9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ba0:	4b24      	ldr	r3, [pc, #144]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000ba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba6:	f003 0304 	and.w	r3, r3, #4
 8000baa:	613b      	str	r3, [r7, #16]
 8000bac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bae:	4b21      	ldr	r3, [pc, #132]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bcc:	4b19      	ldr	r3, [pc, #100]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd2:	4a18      	ldr	r2, [pc, #96]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bd4:	f043 0302 	orr.w	r3, r3, #2
 8000bd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bdc:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be2:	f003 0302 	and.w	r3, r3, #2
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bea:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf0:	4a10      	ldr	r2, [pc, #64]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bf2:	f043 0308 	orr.w	r3, r3, #8
 8000bf6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c00:	f003 0308 	and.w	r3, r3, #8
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c08:	4b0a      	ldr	r3, [pc, #40]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	4a09      	ldr	r2, [pc, #36]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c18:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <MX_GPIO_Init+0xc8>)
 8000c1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	603b      	str	r3, [r7, #0]
 8000c24:	683b      	ldr	r3, [r7, #0]

}
 8000c26:	bf00      	nop
 8000c28:	371c      	adds	r7, #28
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	58024400 	.word	0x58024400

08000c38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
  //uint8_t after[16] = {0};

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c42:	f000 fa2d 	bl	80010a0 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000c46:	4baa      	ldr	r3, [pc, #680]	@ (8000ef0 <main+0x2b8>)
 8000c48:	695b      	ldr	r3, [r3, #20]
 8000c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d11b      	bne.n	8000c8a <main+0x52>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000c52:	f3bf 8f4f 	dsb	sy
}
 8000c56:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c58:	f3bf 8f6f 	isb	sy
}
 8000c5c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000c5e:	4ba4      	ldr	r3, [pc, #656]	@ (8000ef0 <main+0x2b8>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000c66:	f3bf 8f4f 	dsb	sy
}
 8000c6a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c6c:	f3bf 8f6f 	isb	sy
}
 8000c70:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000c72:	4b9f      	ldr	r3, [pc, #636]	@ (8000ef0 <main+0x2b8>)
 8000c74:	695b      	ldr	r3, [r3, #20]
 8000c76:	4a9e      	ldr	r2, [pc, #632]	@ (8000ef0 <main+0x2b8>)
 8000c78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c7c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c7e:	f3bf 8f4f 	dsb	sy
}
 8000c82:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c84:	f3bf 8f6f 	isb	sy
}
 8000c88:	e000      	b.n	8000c8c <main+0x54>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000c8a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000c8c:	4b98      	ldr	r3, [pc, #608]	@ (8000ef0 <main+0x2b8>)
 8000c8e:	695b      	ldr	r3, [r3, #20]
 8000c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d159      	bne.n	8000d4c <main+0x114>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000c98:	4b95      	ldr	r3, [pc, #596]	@ (8000ef0 <main+0x2b8>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ca0:	f3bf 8f4f 	dsb	sy
}
 8000ca4:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000ca6:	4b92      	ldr	r3, [pc, #584]	@ (8000ef0 <main+0x2b8>)
 8000ca8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000cac:	f241 0214 	movw	r2, #4116	@ 0x1014
 8000cb0:	443a      	add	r2, r7
 8000cb2:	6013      	str	r3, [r2, #0]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000cb4:	f241 0314 	movw	r3, #4116	@ 0x1014
 8000cb8:	443b      	add	r3, r7
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	0b5b      	lsrs	r3, r3, #13
 8000cbe:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000cc2:	f241 0210 	movw	r2, #4112	@ 0x1010
 8000cc6:	443a      	add	r2, r7
 8000cc8:	6013      	str	r3, [r2, #0]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000cca:	f241 0314 	movw	r3, #4116	@ 0x1014
 8000cce:	443b      	add	r3, r7
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	08db      	lsrs	r3, r3, #3
 8000cd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cd8:	f241 020c 	movw	r2, #4108	@ 0x100c
 8000cdc:	443a      	add	r2, r7
 8000cde:	6013      	str	r3, [r2, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000ce0:	f241 0310 	movw	r3, #4112	@ 0x1010
 8000ce4:	443b      	add	r3, r7
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	015a      	lsls	r2, r3, #5
 8000cea:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000cee:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000cf0:	f241 020c 	movw	r2, #4108	@ 0x100c
 8000cf4:	443a      	add	r2, r7
 8000cf6:	6812      	ldr	r2, [r2, #0]
 8000cf8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000cfa:	497d      	ldr	r1, [pc, #500]	@ (8000ef0 <main+0x2b8>)
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000d02:	f241 030c 	movw	r3, #4108	@ 0x100c
 8000d06:	443b      	add	r3, r7
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	1e5a      	subs	r2, r3, #1
 8000d0c:	f241 010c 	movw	r1, #4108	@ 0x100c
 8000d10:	4439      	add	r1, r7
 8000d12:	600a      	str	r2, [r1, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d1e3      	bne.n	8000ce0 <main+0xa8>
    } while(sets-- != 0U);
 8000d18:	f241 0310 	movw	r3, #4112	@ 0x1010
 8000d1c:	443b      	add	r3, r7
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	1e5a      	subs	r2, r3, #1
 8000d22:	f241 0110 	movw	r1, #4112	@ 0x1010
 8000d26:	4439      	add	r1, r7
 8000d28:	600a      	str	r2, [r1, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d1cd      	bne.n	8000cca <main+0x92>
  __ASM volatile ("dsb 0xF":::"memory");
 8000d2e:	f3bf 8f4f 	dsb	sy
}
 8000d32:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000d34:	4b6e      	ldr	r3, [pc, #440]	@ (8000ef0 <main+0x2b8>)
 8000d36:	695b      	ldr	r3, [r3, #20]
 8000d38:	4a6d      	ldr	r2, [pc, #436]	@ (8000ef0 <main+0x2b8>)
 8000d3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d3e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d40:	f3bf 8f4f 	dsb	sy
}
 8000d44:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d46:	f3bf 8f6f 	isb	sy
}
 8000d4a:	e000      	b.n	8000d4e <main+0x116>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000d4c:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d4e:	f002 fdb3 	bl	80038b8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d52:	f000 f927 	bl	8000fa4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d56:	f7ff ff09 	bl	8000b6c <MX_GPIO_Init>
  MX_QUADSPI_Init();
 8000d5a:	f000 f9db 	bl	8001114 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */

  uint8_t buffer_test[W25Q256JV_SECTOR_SIZE];
  uint32_t var = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f241 0224 	movw	r2, #4132	@ 0x1024
 8000d64:	443a      	add	r2, r7
 8000d66:	6013      	str	r3, [r2, #0]

  if (QSPI_Set_Status_Config(&hqspi) != HAL_OK) Error_Handler();
 8000d68:	4862      	ldr	r0, [pc, #392]	@ (8000ef4 <main+0x2bc>)
 8000d6a:	f001 fbd2 	bl	8002512 <QSPI_Set_Status_Config>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <main+0x140>
 8000d74:	f000 f9c1 	bl	80010fa <Error_Handler>

  for (var = 0; var < W25Q256JV_SECTOR_SIZE; var++) {
 8000d78:	2300      	movs	r3, #0
 8000d7a:	f241 0224 	movw	r2, #4132	@ 0x1024
 8000d7e:	443a      	add	r2, r7
 8000d80:	6013      	str	r3, [r2, #0]
 8000d82:	e017      	b.n	8000db4 <main+0x17c>
      buffer_test[var] = (var & 0xff);
 8000d84:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000d88:	443b      	add	r3, r7
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	b2da      	uxtb	r2, r3
 8000d8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d92:	4619      	mov	r1, r3
 8000d94:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000d98:	443b      	add	r3, r7
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	440b      	add	r3, r1
 8000d9e:	3b1c      	subs	r3, #28
 8000da0:	701a      	strb	r2, [r3, #0]
  for (var = 0; var < W25Q256JV_SECTOR_SIZE; var++) {
 8000da2:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000da6:	443b      	add	r3, r7
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	3301      	adds	r3, #1
 8000dac:	f241 0224 	movw	r2, #4132	@ 0x1024
 8000db0:	443a      	add	r2, r7
 8000db2:	6013      	str	r3, [r2, #0]
 8000db4:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000db8:	443b      	add	r3, r7
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000dc0:	d3e0      	bcc.n	8000d84 <main+0x14c>
  }

  for (var = 0; var < SECTORS_COUNT; var++) {
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	f241 0224 	movw	r2, #4132	@ 0x1024
 8000dc8:	443a      	add	r2, r7
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	e031      	b.n	8000e32 <main+0x1fa>

      if (QSPI_Sector_Erase(&hqspi,
 8000dce:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000dd2:	443b      	add	r3, r7
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	0319      	lsls	r1, r3, #12
    		  	  	  	  	var * W25Q256JV_SECTOR_SIZE,
                           (var + 1) * W25Q256JV_SECTOR_SIZE - 1) != HAL_OK) Error_Handler();
 8000dd8:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000ddc:	443b      	add	r3, r7
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	031b      	lsls	r3, r3, #12
      if (QSPI_Sector_Erase(&hqspi,
 8000de2:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000de6:	461a      	mov	r2, r3
 8000de8:	4842      	ldr	r0, [pc, #264]	@ (8000ef4 <main+0x2bc>)
 8000dea:	f000 fd8f 	bl	800190c <QSPI_Sector_Erase>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <main+0x1c0>
                           (var + 1) * W25Q256JV_SECTOR_SIZE - 1) != HAL_OK) Error_Handler();
 8000df4:	f000 f981 	bl	80010fa <Error_Handler>

      if (QSPI_Write_Data_Quad(&hqspi, buffer_test, sizeof(buffer_test), var * W25Q256JV_SECTOR_SIZE) != HAL_OK) Error_Handler();
 8000df8:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000dfc:	443b      	add	r3, r7
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	031b      	lsls	r3, r3, #12
 8000e02:	493d      	ldr	r1, [pc, #244]	@ (8000ef8 <main+0x2c0>)
 8000e04:	f241 0228 	movw	r2, #4136	@ 0x1028
 8000e08:	440a      	add	r2, r1
 8000e0a:	19d1      	adds	r1, r2, r7
 8000e0c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e10:	4838      	ldr	r0, [pc, #224]	@ (8000ef4 <main+0x2bc>)
 8000e12:	f000 ff87 	bl	8001d24 <QSPI_Write_Data_Quad>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <main+0x1e8>
 8000e1c:	f000 f96d 	bl	80010fa <Error_Handler>
  for (var = 0; var < SECTORS_COUNT; var++) {
 8000e20:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000e24:	443b      	add	r3, r7
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	f241 0224 	movw	r2, #4132	@ 0x1024
 8000e2e:	443a      	add	r2, r7
 8000e30:	6013      	str	r3, [r2, #0]
 8000e32:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000e36:	443b      	add	r3, r7
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2b63      	cmp	r3, #99	@ 0x63
 8000e3c:	d9c7      	bls.n	8000dce <main+0x196>

  }

  if (QSPI_EnableMemoryMapped_1_4_4(&hqspi) != HAL_OK) Error_Handler();
 8000e3e:	482d      	ldr	r0, [pc, #180]	@ (8000ef4 <main+0x2bc>)
 8000e40:	f001 fcec 	bl	800281c <QSPI_EnableMemoryMapped_1_4_4>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <main+0x216>
 8000e4a:	f000 f956 	bl	80010fa <Error_Handler>
  for (var = 0; var < SECTORS_COUNT; var++) {
 8000e4e:	2300      	movs	r3, #0
 8000e50:	f241 0224 	movw	r2, #4132	@ 0x1024
 8000e54:	443a      	add	r2, r7
 8000e56:	6013      	str	r3, [r2, #0]
 8000e58:	e08b      	b.n	8000f72 <main+0x33a>
      uint8_t *flash_ptr = (uint8_t *)(0x90000000 + var * W25Q256JV_SECTOR_SIZE);
 8000e5a:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000e5e:	443b      	add	r3, r7
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f503 2310 	add.w	r3, r3, #589824	@ 0x90000
 8000e66:	031b      	lsls	r3, r3, #12
 8000e68:	f241 021c 	movw	r2, #4124	@ 0x101c
 8000e6c:	443a      	add	r2, r7
 8000e6e:	6013      	str	r3, [r2, #0]
      int diff = memcmp(buffer_test, flash_ptr, W25Q256JV_SECTOR_SIZE);
 8000e70:	4b21      	ldr	r3, [pc, #132]	@ (8000ef8 <main+0x2c0>)
 8000e72:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 8000e76:	f103 0308 	add.w	r3, r3, #8
 8000e7a:	443b      	add	r3, r7
 8000e7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e80:	f241 011c 	movw	r1, #4124	@ 0x101c
 8000e84:	4439      	add	r1, r7
 8000e86:	6809      	ldr	r1, [r1, #0]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f01e fbd0 	bl	801f62e <memcmp>
 8000e8e:	f241 0318 	movw	r3, #4120	@ 0x1018
 8000e92:	443b      	add	r3, r7
 8000e94:	6018      	str	r0, [r3, #0]

      if (diff != 0) {
 8000e96:	f241 0318 	movw	r3, #4120	@ 0x1018
 8000e9a:	443b      	add	r3, r7
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d05e      	beq.n	8000f60 <main+0x328>
          // encontrar el primer byte diferente
          size_t i;
          for (i = 0; i < W25Q256JV_SECTOR_SIZE; i++) {
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8000ea8:	6013      	str	r3, [r2, #0]
 8000eaa:	e01a      	b.n	8000ee2 <main+0x2aa>
              if (buffer_test[i] != flash_ptr[i]) {
 8000eac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4413      	add	r3, r2
 8000eba:	3b1c      	subs	r3, #28
 8000ebc:	781a      	ldrb	r2, [r3, #0]
 8000ebe:	f241 031c 	movw	r3, #4124	@ 0x101c
 8000ec2:	443b      	add	r3, r7
 8000ec4:	6819      	ldr	r1, [r3, #0]
 8000ec6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	440b      	add	r3, r1
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d113      	bne.n	8000efc <main+0x2c4>
          for (i = 0; i < W25Q256JV_SECTOR_SIZE; i++) {
 8000ed4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	3301      	adds	r3, #1
 8000edc:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8000ee0:	6013      	str	r3, [r2, #0]
 8000ee2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000eec:	d3de      	bcc.n	8000eac <main+0x274>
 8000eee:	e006      	b.n	8000efe <main+0x2c6>
 8000ef0:	e000ed00 	.word	0xe000ed00
 8000ef4:	240000bc 	.word	0x240000bc
 8000ef8:	ffffefe4 	.word	0xffffefe4
                  break;
 8000efc:	bf00      	nop
              }
          }

          // estas variables pods verlas en el debugger
          volatile size_t mismatch_index = i;
 8000efe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f02:	461a      	mov	r2, r3
 8000f04:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f842 3c20 	str.w	r3, [r2, #-32]
          volatile uint8_t expected = buffer_test[i];
 8000f0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f12:	461a      	mov	r2, r3
 8000f14:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	3b1c      	subs	r3, #28
 8000f1e:	781a      	ldrb	r2, [r3, #0]
 8000f20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f24:	f803 2c21 	strb.w	r2, [r3, #-33]
          volatile uint8_t actual = flash_ptr[i];
 8000f28:	f241 031c 	movw	r3, #4124	@ 0x101c
 8000f2c:	443b      	add	r3, r7
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4413      	add	r3, r2
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f3e:	f803 2c22 	strb.w	r2, [r3, #-34]
          volatile uint32_t flash_address = (uint32_t)&flash_ptr[i];
 8000f42:	f241 031c 	movw	r3, #4124	@ 0x101c
 8000f46:	443b      	add	r3, r7
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4413      	add	r3, r2
 8000f52:	461a      	mov	r2, r3
 8000f54:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f58:	f843 2c28 	str.w	r2, [r3, #-40]

          Error_Handler(); // o breakpoint aqu
 8000f5c:	f000 f8cd 	bl	80010fa <Error_Handler>
  for (var = 0; var < SECTORS_COUNT; var++) {
 8000f60:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000f64:	443b      	add	r3, r7
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	f241 0224 	movw	r2, #4132	@ 0x1024
 8000f6e:	443a      	add	r2, r7
 8000f70:	6013      	str	r3, [r2, #0]
 8000f72:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000f76:	443b      	add	r3, r7
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b63      	cmp	r3, #99	@ 0x63
 8000f7c:	f67f af6d 	bls.w	8000e5a <main+0x222>
  }

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000f80:	2000      	movs	r0, #0
 8000f82:	f002 f92f 	bl	80031e4 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000f86:	2001      	movs	r0, #1
 8000f88:	f002 f92c 	bl	80031e4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000f8c:	2002      	movs	r0, #2
 8000f8e:	f002 f929 	bl	80031e4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000f92:	2101      	movs	r1, #1
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 fa7b 	bl	8003490 <BSP_PB_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(50);
 8000f9a:	2032      	movs	r0, #50	@ 0x32
 8000f9c:	f002 fdca 	bl	8003b34 <HAL_Delay>
 8000fa0:	e7fb      	b.n	8000f9a <main+0x362>
 8000fa2:	bf00      	nop

08000fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b09c      	sub	sp, #112	@ 0x70
 8000fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000faa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fae:	224c      	movs	r2, #76	@ 0x4c
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f01e fb4b 	bl	801f64e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	2220      	movs	r2, #32
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f01e fb45 	bl	801f64e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000fc4:	2002      	movs	r0, #2
 8000fc6:	f012 fa45 	bl	8013454 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fca:	2300      	movs	r3, #0
 8000fcc:	603b      	str	r3, [r7, #0]
 8000fce:	4b32      	ldr	r3, [pc, #200]	@ (8001098 <SystemClock_Config+0xf4>)
 8000fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd2:	4a31      	ldr	r2, [pc, #196]	@ (8001098 <SystemClock_Config+0xf4>)
 8000fd4:	f023 0301 	bic.w	r3, r3, #1
 8000fd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000fda:	4b2f      	ldr	r3, [pc, #188]	@ (8001098 <SystemClock_Config+0xf4>)
 8000fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	603b      	str	r3, [r7, #0]
 8000fe4:	4b2d      	ldr	r3, [pc, #180]	@ (800109c <SystemClock_Config+0xf8>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fec:	4a2b      	ldr	r2, [pc, #172]	@ (800109c <SystemClock_Config+0xf8>)
 8000fee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ff2:	6193      	str	r3, [r2, #24]
 8000ff4:	4b29      	ldr	r3, [pc, #164]	@ (800109c <SystemClock_Config+0xf8>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ffc:	603b      	str	r3, [r7, #0]
 8000ffe:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001000:	bf00      	nop
 8001002:	4b26      	ldr	r3, [pc, #152]	@ (800109c <SystemClock_Config+0xf8>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800100a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800100e:	d1f8      	bne.n	8001002 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001010:	2301      	movs	r3, #1
 8001012:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001014:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001018:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800101a:	2302      	movs	r3, #2
 800101c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800101e:	2302      	movs	r3, #2
 8001020:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001022:	2302      	movs	r3, #2
 8001024:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001026:	230c      	movs	r3, #12
 8001028:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800102a:	2302      	movs	r3, #2
 800102c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800102e:	2303      	movs	r3, #3
 8001030:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001032:	2302      	movs	r3, #2
 8001034:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001036:	230c      	movs	r3, #12
 8001038:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800103a:	2302      	movs	r3, #2
 800103c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001042:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001046:	4618      	mov	r0, r3
 8001048:	f014 fd08 	bl	8015a5c <HAL_RCC_OscConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001052:	f000 f852 	bl	80010fa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001056:	233f      	movs	r3, #63	@ 0x3f
 8001058:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105a:	2303      	movs	r3, #3
 800105c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800105e:	2300      	movs	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001066:	2300      	movs	r3, #0
 8001068:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800106a:	2300      	movs	r3, #0
 800106c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001072:	2300      	movs	r3, #0
 8001074:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2101      	movs	r1, #1
 800107a:	4618      	mov	r0, r3
 800107c:	f015 f948 	bl	8016310 <HAL_RCC_ClockConfig>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8001086:	f000 f838 	bl	80010fa <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800108a:	f015 fb61 	bl	8016750 <HAL_RCC_EnableCSS>
}
 800108e:	bf00      	nop
 8001090:	3770      	adds	r7, #112	@ 0x70
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	58000400 	.word	0x58000400
 800109c:	58024800 	.word	0x58024800

080010a0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010a6:	463b      	mov	r3, r7
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80010b2:	f003 fb55 	bl	8004760 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80010b6:	2301      	movs	r3, #1
 80010b8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x90000000;
 80010be:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 80010c2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 80010c4:	2318      	movs	r3, #24
 80010c6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80010d0:	2303      	movs	r3, #3
 80010d2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80010d4:	2301      	movs	r3, #1
 80010d6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80010d8:	2300      	movs	r3, #0
 80010da:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80010dc:	2301      	movs	r3, #1
 80010de:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80010e0:	2301      	movs	r3, #1
 80010e2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80010e4:	463b      	mov	r3, r7
 80010e6:	4618      	mov	r0, r3
 80010e8:	f003 fb9e 	bl	8004828 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80010ec:	2004      	movs	r0, #4
 80010ee:	f003 fb4f 	bl	8004790 <HAL_MPU_Enable>

}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 80010fe:	2000      	movs	r0, #0
 8001100:	f002 f948 	bl	8003394 <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 8001104:	2001      	movs	r0, #1
 8001106:	f002 f945 	bl	8003394 <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 800110a:	2002      	movs	r0, #2
 800110c:	f002 f918 	bl	8003340 <BSP_LED_On>
  while(1){
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <Error_Handler+0x16>

08001114 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8001118:	4b12      	ldr	r3, [pc, #72]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 800111a:	4a13      	ldr	r2, [pc, #76]	@ (8001168 <MX_QUADSPI_Init+0x54>)
 800111c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 800111e:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 8001120:	2201      	movs	r2, #1
 8001122:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001124:	4b0f      	ldr	r3, [pc, #60]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 8001126:	2204      	movs	r2, #4
 8001128:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 800112c:	2210      	movs	r2, #16
 800112e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8001130:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 8001132:	2218      	movs	r2, #24
 8001134:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001136:	4b0b      	ldr	r3, [pc, #44]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 8001138:	2200      	movs	r2, #0
 800113a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800113c:	4b09      	ldr	r3, [pc, #36]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8001142:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 8001144:	2200      	movs	r2, #0
 8001146:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001148:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 800114a:	2200      	movs	r2, #0
 800114c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800114e:	4805      	ldr	r0, [pc, #20]	@ (8001164 <MX_QUADSPI_Init+0x50>)
 8001150:	f012 fec4 	bl	8013edc <HAL_QSPI_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 800115a:	f7ff ffce 	bl	80010fa <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	240000bc 	.word	0x240000bc
 8001168:	52005000 	.word	0x52005000

0800116c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b0bc      	sub	sp, #240	@ 0xf0
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001184:	f107 0318 	add.w	r3, r7, #24
 8001188:	22c0      	movs	r2, #192	@ 0xc0
 800118a:	2100      	movs	r1, #0
 800118c:	4618      	mov	r0, r3
 800118e:	f01e fa5e 	bl	801f64e <memset>
  if(qspiHandle->Instance==QUADSPI)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a55      	ldr	r2, [pc, #340]	@ (80012ec <HAL_QSPI_MspInit+0x180>)
 8001198:	4293      	cmp	r3, r2
 800119a:	f040 80a3 	bne.w	80012e4 <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 800119e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80011a2:	f04f 0300 	mov.w	r3, #0
 80011a6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_PLL;
 80011aa:	2310      	movs	r3, #16
 80011ac:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011ae:	f107 0318 	add.w	r3, r7, #24
 80011b2:	4618      	mov	r0, r3
 80011b4:	f015 fe0e 	bl	8016dd4 <HAL_RCCEx_PeriphCLKConfig>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 80011be:	f7ff ff9c 	bl	80010fa <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80011c2:	4b4b      	ldr	r3, [pc, #300]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 80011c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011c8:	4a49      	ldr	r2, [pc, #292]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 80011ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ce:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80011d2:	4b47      	ldr	r3, [pc, #284]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 80011d4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011e0:	4b43      	ldr	r3, [pc, #268]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 80011e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e6:	4a42      	ldr	r2, [pc, #264]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 80011e8:	f043 0310 	orr.w	r3, r3, #16
 80011ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011f0:	4b3f      	ldr	r3, [pc, #252]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 80011f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f6:	f003 0310 	and.w	r3, r3, #16
 80011fa:	613b      	str	r3, [r7, #16]
 80011fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	4b3c      	ldr	r3, [pc, #240]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 8001200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001204:	4a3a      	ldr	r2, [pc, #232]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 8001206:	f043 0302 	orr.w	r3, r3, #2
 800120a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120e:	4b38      	ldr	r3, [pc, #224]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 8001210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800121c:	4b34      	ldr	r3, [pc, #208]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 800121e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001222:	4a33      	ldr	r2, [pc, #204]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 8001224:	f043 0308 	orr.w	r3, r3, #8
 8001228:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800122c:	4b30      	ldr	r3, [pc, #192]	@ (80012f0 <HAL_QSPI_MspInit+0x184>)
 800122e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001232:	f003 0308 	and.w	r3, r3, #8
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800123a:	2304      	movs	r3, #4
 800123c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001240:	2302      	movs	r3, #2
 8001242:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124c:	2303      	movs	r3, #3
 800124e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001252:	2309      	movs	r3, #9
 8001254:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001258:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800125c:	4619      	mov	r1, r3
 800125e:	4825      	ldr	r0, [pc, #148]	@ (80012f4 <HAL_QSPI_MspInit+0x188>)
 8001260:	f00a f9fa 	bl	800b658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001264:	2304      	movs	r3, #4
 8001266:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001276:	2303      	movs	r3, #3
 8001278:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800127c:	2309      	movs	r3, #9
 800127e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001282:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001286:	4619      	mov	r1, r3
 8001288:	481b      	ldr	r0, [pc, #108]	@ (80012f8 <HAL_QSPI_MspInit+0x18c>)
 800128a:	f00a f9e5 	bl	800b658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800128e:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001292:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a2:	2303      	movs	r3, #3
 80012a4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80012a8:	2309      	movs	r3, #9
 80012aa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ae:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012b2:	4619      	mov	r1, r3
 80012b4:	4811      	ldr	r0, [pc, #68]	@ (80012fc <HAL_QSPI_MspInit+0x190>)
 80012b6:	f00a f9cf 	bl	800b658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012ba:	2340      	movs	r3, #64	@ 0x40
 80012bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012cc:	2303      	movs	r3, #3
 80012ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80012d2:	230a      	movs	r3, #10
 80012d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012dc:	4619      	mov	r1, r3
 80012de:	4806      	ldr	r0, [pc, #24]	@ (80012f8 <HAL_QSPI_MspInit+0x18c>)
 80012e0:	f00a f9ba 	bl	800b658 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80012e4:	bf00      	nop
 80012e6:	37f0      	adds	r7, #240	@ 0xf0
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	52005000 	.word	0x52005000
 80012f0:	58024400 	.word	0x58024400
 80012f4:	58021000 	.word	0x58021000
 80012f8:	58020400 	.word	0x58020400
 80012fc:	58020c00 	.word	0x58020c00

08001300 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a0d      	ldr	r2, [pc, #52]	@ (8001344 <HAL_QSPI_MspDeInit+0x44>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d114      	bne.n	800133c <HAL_QSPI_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 8001312:	4b0d      	ldr	r3, [pc, #52]	@ (8001348 <HAL_QSPI_MspDeInit+0x48>)
 8001314:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001318:	4a0b      	ldr	r2, [pc, #44]	@ (8001348 <HAL_QSPI_MspDeInit+0x48>)
 800131a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800131e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2);
 8001322:	2104      	movs	r1, #4
 8001324:	4809      	ldr	r0, [pc, #36]	@ (800134c <HAL_QSPI_MspDeInit+0x4c>)
 8001326:	f00a fb47 	bl	800b9b8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2|GPIO_PIN_6);
 800132a:	2144      	movs	r1, #68	@ 0x44
 800132c:	4808      	ldr	r0, [pc, #32]	@ (8001350 <HAL_QSPI_MspDeInit+0x50>)
 800132e:	f00a fb43 	bl	800b9b8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13);
 8001332:	f44f 5160 	mov.w	r1, #14336	@ 0x3800
 8001336:	4807      	ldr	r0, [pc, #28]	@ (8001354 <HAL_QSPI_MspDeInit+0x54>)
 8001338:	f00a fb3e 	bl	800b9b8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	52005000 	.word	0x52005000
 8001348:	58024400 	.word	0x58024400
 800134c:	58021000 	.word	0x58021000
 8001350:	58020400 	.word	0x58020400
 8001354:	58020c00 	.word	0x58020c00

08001358 <QSPI_Default_Init>:

/* USER CODE BEGIN 1 */

HAL_StatusTypeDef QSPI_Default_Init(void) {
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
	hqspi.Instance = QUADSPI;
 800135c:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <QSPI_Default_Init+0x3c>)
 800135e:	4a0e      	ldr	r2, [pc, #56]	@ (8001398 <QSPI_Default_Init+0x40>)
 8001360:	601a      	str	r2, [r3, #0]
	if (HAL_QSPI_DeInit(&hqspi) != HAL_OK) return HAL_ERROR;
 8001362:	480c      	ldr	r0, [pc, #48]	@ (8001394 <QSPI_Default_Init+0x3c>)
 8001364:	f012 fe2e 	bl	8013fc4 <HAL_QSPI_DeInit>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <QSPI_Default_Init+0x1a>
 800136e:	2301      	movs	r3, #1
 8001370:	e00d      	b.n	800138e <QSPI_Default_Init+0x36>

	MX_QUADSPI_Init();
 8001372:	f7ff fecf 	bl	8001114 <MX_QUADSPI_Init>

	if (QSPI_Set_Status_Config(&hqspi) != HAL_OK) return HAL_ERROR;
 8001376:	4807      	ldr	r0, [pc, #28]	@ (8001394 <QSPI_Default_Init+0x3c>)
 8001378:	f001 f8cb 	bl	8002512 <QSPI_Set_Status_Config>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <QSPI_Default_Init+0x2e>
 8001382:	2301      	movs	r3, #1
 8001384:	e003      	b.n	800138e <QSPI_Default_Init+0x36>

	HAL_Delay(100);
 8001386:	2064      	movs	r0, #100	@ 0x64
 8001388:	f002 fbd4 	bl	8003b34 <HAL_Delay>

	return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	240000bc 	.word	0x240000bc
 8001398:	52005000 	.word	0x52005000

0800139c <QSPI_Read_JEDEC_ID>:

HAL_StatusTypeDef QSPI_Read_JEDEC_ID(QSPI_HandleTypeDef *hqspi, uint8_t *pData)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b092      	sub	sp, #72	@ 0x48
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status = HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    memset(&sCommand, 0, sizeof(sCommand));
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	2238      	movs	r2, #56	@ 0x38
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f01e f94a 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE; // Instruccin (0x9F) sale por IO0 (MOSI)
 80013ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_READ_JEDEC_ID_CMD;  // 0x9F
 80013c0:	239f      	movs	r3, #159	@ 0x9f
 80013c2:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;       // No hay fase de direccin
 80013c4:	2300      	movs	r3, #0
 80013c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80013c8:	2300      	movs	r3, #0
 80013ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;        // Datos (3 Bytes) entran por IO1 (MISO)
 80013cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80013d0:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;                       // Sin ciclos ficticios
 80013d2:	2300      	movs	r3, #0
 80013d4:	623b      	str	r3, [r7, #32]
    sCommand.NbData            = W25Q256JV_JEDEC_ID_SIZE;           // Espera 3 bytes de datos
 80013d6:	2303      	movs	r3, #3
 80013d8:	637b      	str	r3, [r7, #52]	@ 0x34
    // sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
    // sCommand.DdrHoldHalfCycle  = QSPI_DDR_HALF_CYCLE_DISABLE;
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80013da:	2300      	movs	r3, #0
 80013dc:	643b      	str	r3, [r7, #64]	@ 0x40

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80013de:	f107 030c 	add.w	r3, r7, #12
 80013e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013e6:	4619      	mov	r1, r3
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f012 ffd9 	bl	80143a0 <HAL_QSPI_Command>
 80013ee:	4603      	mov	r3, r0
 80013f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 80013f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d002      	beq.n	8001402 <QSPI_Read_JEDEC_ID+0x66>
    {
        return status;
 80013fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001400:	e010      	b.n	8001424 <QSPI_Read_JEDEC_ID+0x88>
    }

    status = HAL_QSPI_Receive(hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001406:	6839      	ldr	r1, [r7, #0]
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f013 f91f 	bl	801464c <HAL_QSPI_Receive>
 800140e:	4603      	mov	r3, r0
 8001410:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8001414:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001418:	2b00      	cmp	r3, #0
 800141a:	d002      	beq.n	8001422 <QSPI_Read_JEDEC_ID+0x86>
    {
        return status;
 800141c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001420:	e000      	b.n	8001424 <QSPI_Read_JEDEC_ID+0x88>
    }

    return HAL_OK;
 8001422:	2300      	movs	r3, #0
}
 8001424:	4618      	mov	r0, r3
 8001426:	3748      	adds	r7, #72	@ 0x48
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <QSPI_Wait_For_Ready_Autopoll>:

HAL_StatusTypeDef QSPI_Wait_For_Ready_Autopoll(QSPI_HandleTypeDef *hqspi)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b096      	sub	sp, #88	@ 0x58
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    QSPI_AutoPollingTypeDef sConfig;

    memset(&sCommand, 0, sizeof(sCommand));
 8001434:	f107 0320 	add.w	r3, r7, #32
 8001438:	2238      	movs	r2, #56	@ 0x38
 800143a:	2100      	movs	r1, #0
 800143c:	4618      	mov	r0, r3
 800143e:	f01e f906 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001442:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001446:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 8001448:	2305      	movs	r3, #5
 800144a:	623b      	str	r3, [r7, #32]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800144c:	2300      	movs	r3, #0
 800144e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001450:	2300      	movs	r3, #0
 8001452:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001454:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001458:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.DummyCycles       = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	637b      	str	r3, [r7, #52]	@ 0x34

    sConfig.Match           = 0x00;                                 // Valor esperado es 0 (No Ocupado)
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
    sConfig.Mask            = W25Q256JV_STATUS_REG1_BUSY_MASK;      // Mascara para el bit BUSY (0x01)
 8001462:	2301      	movs	r3, #1
 8001464:	60fb      	str	r3, [r7, #12]
    sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001466:	2300      	movs	r3, #0
 8001468:	61bb      	str	r3, [r7, #24]
    sConfig.Interval        = 0x10;
 800146a:	2310      	movs	r3, #16
 800146c:	613b      	str	r3, [r7, #16]
    sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 800146e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001472:	61fb      	str	r3, [r7, #28]

    return HAL_QSPI_AutoPolling(hqspi, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001474:	f107 0208 	add.w	r2, r7, #8
 8001478:	f107 0120 	add.w	r1, r7, #32
 800147c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f013 fc47 	bl	8014d14 <HAL_QSPI_AutoPolling>
 8001486:	4603      	mov	r3, r0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3758      	adds	r7, #88	@ 0x58
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <QSPI_Wait_For_Ready_Manual>:

HAL_StatusTypeDef QSPI_Wait_For_Ready_Manual(QSPI_HandleTypeDef *hqspi, uint32_t timeout)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b092      	sub	sp, #72	@ 0x48
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	72fb      	strb	r3, [r7, #11]
    uint32_t tickstart = HAL_GetTick();
 800149e:	f002 fafd 	bl	8003a9c <HAL_GetTick>
 80014a2:	6478      	str	r0, [r7, #68]	@ 0x44

    memset(&sCommand, 0, sizeof(sCommand));
 80014a4:	f107 030c 	add.w	r3, r7, #12
 80014a8:	2238      	movs	r2, #56	@ 0x38
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f01e f8ce 	bl	801f64e <memset>
    sCommand.InstructionMode 	= QSPI_INSTRUCTION_1_LINE;
 80014b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction     	= W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 80014b8:	2305      	movs	r3, #5
 80014ba:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode     	= QSPI_ADDRESS_NONE;
 80014bc:	2300      	movs	r3, #0
 80014be:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode 	= QSPI_ALTERNATE_BYTES_NONE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode        	= QSPI_DATA_1_LINE;
 80014c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80014c8:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles     	= 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	623b      	str	r3, [r7, #32]
    sCommand.NbData          	= 1;
 80014ce:	2301      	movs	r3, #1
 80014d0:	637b      	str	r3, [r7, #52]	@ 0x34

    do {
        if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80014d2:	f107 030c 	add.w	r3, r7, #12
 80014d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014da:	4619      	mov	r1, r3
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f012 ff5f 	bl	80143a0 <HAL_QSPI_Command>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <QSPI_Wait_For_Ready_Manual+0x5c>
            return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e01c      	b.n	8001526 <QSPI_Wait_For_Ready_Manual+0x96>

        if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80014ec:	f107 030b 	add.w	r3, r7, #11
 80014f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014f4:	4619      	mov	r1, r3
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f013 f8a8 	bl	801464c <HAL_QSPI_Receive>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <QSPI_Wait_For_Ready_Manual+0x76>
            return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00f      	b.n	8001526 <QSPI_Wait_For_Ready_Manual+0x96>

        if ((HAL_GetTick() - tickstart) > timeout)
 8001506:	f002 fac9 	bl	8003a9c <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	683a      	ldr	r2, [r7, #0]
 8001512:	429a      	cmp	r2, r3
 8001514:	d201      	bcs.n	800151a <QSPI_Wait_For_Ready_Manual+0x8a>
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e005      	b.n	8001526 <QSPI_Wait_For_Ready_Manual+0x96>

    } while (status & W25Q256JV_STATUS_REG1_BUSY_MASK);  // Bit 0 = BUSY
 800151a:	7afb      	ldrb	r3, [r7, #11]
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1d6      	bne.n	80014d2 <QSPI_Wait_For_Ready_Manual+0x42>

    return HAL_OK;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3748      	adds	r7, #72	@ 0x48
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <QSPI_Read_Status_Reg1>:

HAL_StatusTypeDef QSPI_Read_Status_Reg1(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b090      	sub	sp, #64	@ 0x40
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
 8001536:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8001538:	f107 0308 	add.w	r3, r7, #8
 800153c:	2238      	movs	r2, #56	@ 0x38
 800153e:	2100      	movs	r1, #0
 8001540:	4618      	mov	r0, r3
 8001542:	f01e f884 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001546:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800154a:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 800154c:	2305      	movs	r3, #5
 800154e:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001550:	2300      	movs	r3, #0
 8001552:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001554:	2300      	movs	r3, #0
 8001556:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;     // Los datos (1 byte) vienen en 1 lnea
 8001558:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800155c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 8001562:	2301      	movs	r3, #1
 8001564:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8001566:	f107 0308 	add.w	r3, r7, #8
 800156a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800156e:	4619      	mov	r1, r3
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f012 ff15 	bl	80143a0 <HAL_QSPI_Command>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <QSPI_Read_Status_Reg1+0x52>
 800157c:	2301      	movs	r3, #1
 800157e:	e00b      	b.n	8001598 <QSPI_Read_Status_Reg1+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001580:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001584:	6839      	ldr	r1, [r7, #0]
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f013 f860 	bl	801464c <HAL_QSPI_Receive>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <QSPI_Read_Status_Reg1+0x68>
        return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e000      	b.n	8001598 <QSPI_Read_Status_Reg1+0x6a>

    return HAL_OK;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3740      	adds	r7, #64	@ 0x40
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <QSPI_Read_Status_Reg2>:

HAL_StatusTypeDef QSPI_Read_Status_Reg2(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b090      	sub	sp, #64	@ 0x40
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	2238      	movs	r2, #56	@ 0x38
 80015b0:	2100      	movs	r1, #0
 80015b2:	4618      	mov	r0, r3
 80015b4:	f01e f84b 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80015b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015bc:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 80015be:	2335      	movs	r3, #53	@ 0x35
 80015c0:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80015c6:	2300      	movs	r3, #0
 80015c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80015ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80015ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 80015d4:	2301      	movs	r3, #1
 80015d6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015e0:	4619      	mov	r1, r3
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f012 fedc 	bl	80143a0 <HAL_QSPI_Command>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <QSPI_Read_Status_Reg2+0x52>
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e00b      	b.n	800160a <QSPI_Read_Status_Reg2+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80015f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f6:	6839      	ldr	r1, [r7, #0]
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f013 f827 	bl	801464c <HAL_QSPI_Receive>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <QSPI_Read_Status_Reg2+0x68>
        return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e000      	b.n	800160a <QSPI_Read_Status_Reg2+0x6a>

    return HAL_OK;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3740      	adds	r7, #64	@ 0x40
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <QSPI_Read_Status_Reg3>:

HAL_StatusTypeDef QSPI_Read_Status_Reg3(QSPI_HandleTypeDef *hqspi, uint8_t *value)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b090      	sub	sp, #64	@ 0x40
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
 800161a:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 800161c:	f107 0308 	add.w	r3, r7, #8
 8001620:	2238      	movs	r2, #56	@ 0x38
 8001622:	2100      	movs	r1, #0
 8001624:	4618      	mov	r0, r3
 8001626:	f01e f812 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800162a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800162e:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD;
 8001630:	2315      	movs	r3, #21
 8001632:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001634:	2300      	movs	r3, #0
 8001636:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001638:	2300      	movs	r3, #0
 800163a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 800163c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001640:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
    sCommand.NbData            = 1;
 8001646:	2301      	movs	r3, #1
 8001648:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800164a:	f107 0308 	add.w	r3, r7, #8
 800164e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001652:	4619      	mov	r1, r3
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f012 fea3 	bl	80143a0 <HAL_QSPI_Command>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <QSPI_Read_Status_Reg3+0x52>
        return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e00b      	b.n	800167c <QSPI_Read_Status_Reg3+0x6a>

    if (HAL_QSPI_Receive(hqspi, value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001668:	6839      	ldr	r1, [r7, #0]
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f012 ffee 	bl	801464c <HAL_QSPI_Receive>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <QSPI_Read_Status_Reg3+0x68>
        return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e000      	b.n	800167c <QSPI_Read_Status_Reg3+0x6a>

    return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3740      	adds	r7, #64	@ 0x40
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <QSPI_Enable_Quad_Mode>:

HAL_StatusTypeDef QSPI_Enable_Quad_Mode(QSPI_HandleTypeDef *hqspi)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b092      	sub	sp, #72	@ 0x48
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg_status2 = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]

    memset(&sCommand, 0, sizeof(sCommand));
 8001690:	f107 0310 	add.w	r3, r7, #16
 8001694:	2238      	movs	r2, #56	@ 0x38
 8001696:	2100      	movs	r1, #0
 8001698:	4618      	mov	r0, r3
 800169a:	f01d ffd8 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800169e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 80016a4:	2335      	movs	r3, #53	@ 0x35
 80016a6:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80016a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016ac:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 80016ba:	2301      	movs	r3, #1
 80016bc:	63bb      	str	r3, [r7, #56]	@ 0x38


    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80016be:	f107 0310 	add.w	r3, r7, #16
 80016c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016c6:	4619      	mov	r1, r3
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f012 fe69 	bl	80143a0 <HAL_QSPI_Command>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <QSPI_Enable_Quad_Mode+0x54>
 80016d4:	2301      	movs	r3, #1
 80016d6:	e05b      	b.n	8001790 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Receive(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80016d8:	f107 030f 	add.w	r3, r7, #15
 80016dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016e0:	4619      	mov	r1, r3
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f012 ffb2 	bl	801464c <HAL_QSPI_Receive>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <QSPI_Enable_Quad_Mode+0x6e>
 80016ee:	2301      	movs	r3, #1
 80016f0:	e04e      	b.n	8001790 <QSPI_Enable_Quad_Mode+0x10c>
    if ((reg_status2 & W25Q256JV_STATUS_REG2_QE_MASK) == W25Q256JV_STATUS_REG2_QE_MASK)
    {
        //return HAL_OK;
    }

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 80016f2:	f107 0310 	add.w	r3, r7, #16
 80016f6:	2238      	movs	r2, #56	@ 0x38
 80016f8:	2100      	movs	r1, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f01d ffa7 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001700:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001704:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // 0x06
 8001706:	2306      	movs	r3, #6
 8001708:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800170a:	2300      	movs	r3, #0
 800170c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800170e:	2300      	movs	r3, #0
 8001710:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8001712:	2300      	movs	r3, #0
 8001714:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800171a:	2300      	movs	r3, #0
 800171c:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800171e:	f107 0310 	add.w	r3, r7, #16
 8001722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001726:	4619      	mov	r1, r3
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f012 fe39 	bl	80143a0 <HAL_QSPI_Command>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <QSPI_Enable_Quad_Mode+0xb4>
        return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e02b      	b.n	8001790 <QSPI_Enable_Quad_Mode+0x10c>

    reg_status2 |= W25Q256JV_STATUS_REG2_QE_MASK; // Establecer el Bit QE (0x02)
 8001738:	7bfb      	ldrb	r3, [r7, #15]
 800173a:	f043 0302 	orr.w	r3, r3, #2
 800173e:	b2db      	uxtb	r3, r3
 8001740:	73fb      	strb	r3, [r7, #15]

    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD;
 8001742:	2331      	movs	r3, #49	@ 0x31
 8001744:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001746:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800174a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 800174c:	2301      	movs	r3, #1
 800174e:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8001750:	f107 0310 	add.w	r3, r7, #16
 8001754:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001758:	4619      	mov	r1, r3
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f012 fe20 	bl	80143a0 <HAL_QSPI_Command>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <QSPI_Enable_Quad_Mode+0xe6>
 8001766:	2301      	movs	r3, #1
 8001768:	e012      	b.n	8001790 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Transmit(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 800176a:	f107 030f 	add.w	r3, r7, #15
 800176e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001772:	4619      	mov	r1, r3
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f012 fed7 	bl	8014528 <HAL_QSPI_Transmit>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <QSPI_Enable_Quad_Mode+0x100>
 8001780:	2301      	movs	r3, #1
 8001782:	e005      	b.n	8001790 <QSPI_Enable_Quad_Mode+0x10c>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001784:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff fe81 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 800178e:	4603      	mov	r3, r0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3748      	adds	r7, #72	@ 0x48
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <QSPI_Software_Reset>:

HAL_StatusTypeDef QSPI_Software_Reset(QSPI_HandleTypeDef *hqspi)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b092      	sub	sp, #72	@ 0x48
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 80017a0:	f107 030c 	add.w	r3, r7, #12
 80017a4:	2238      	movs	r2, #56	@ 0x38
 80017a6:	2100      	movs	r1, #0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f01d ff50 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80017ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_ENABLE_RESET_CMD;
 80017b4:	2366      	movs	r3, #102	@ 0x66
 80017b6:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 80017bc:	2300      	movs	r3, #0
 80017be:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 80017c0:	2300      	movs	r3, #0
 80017c2:	623b      	str	r3, [r7, #32]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017cc:	4619      	mov	r1, r3
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f012 fde6 	bl	80143a0 <HAL_QSPI_Command>
 80017d4:	4603      	mov	r3, r0
 80017d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 80017da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d002      	beq.n	80017e8 <QSPI_Software_Reset+0x50>
 80017e2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80017e6:	e019      	b.n	800181c <QSPI_Software_Reset+0x84>

    sCommand.Instruction       = W25Q256JV_RESET_DEVICE_CMD;
 80017e8:	2399      	movs	r3, #153	@ 0x99
 80017ea:	60fb      	str	r3, [r7, #12]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80017ec:	f107 030c 	add.w	r3, r7, #12
 80017f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017f4:	4619      	mov	r1, r3
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f012 fdd2 	bl	80143a0 <HAL_QSPI_Command>
 80017fc:	4603      	mov	r3, r0
 80017fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8001802:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001806:	2b00      	cmp	r3, #0
 8001808:	d002      	beq.n	8001810 <QSPI_Software_Reset+0x78>
 800180a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800180e:	e005      	b.n	800181c <QSPI_Software_Reset+0x84>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001810:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff fe3b 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 800181a:	4603      	mov	r3, r0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3748      	adds	r7, #72	@ 0x48
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <QSPI_WriteEnable>:

HAL_StatusTypeDef QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b092      	sub	sp, #72	@ 0x48
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t status;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800182c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff fe2d 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <QSPI_WriteEnable+0x1c>
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e060      	b.n	8001902 <QSPI_WriteEnable+0xde>

    memset(&sCommand, 0, sizeof(sCommand));
 8001840:	f107 0310 	add.w	r3, r7, #16
 8001844:	2238      	movs	r2, #56	@ 0x38
 8001846:	2100      	movs	r1, #0
 8001848:	4618      	mov	r0, r3
 800184a:	f01d ff00 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800184e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // WRITE ENABLE
 8001854:	2306      	movs	r3, #6
 8001856:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001858:	2300      	movs	r3, #0
 800185a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800185c:	2300      	movs	r3, #0
 800185e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8001860:	2300      	movs	r3, #0
 8001862:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001868:	2300      	movs	r3, #0
 800186a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800186c:	f107 0310 	add.w	r3, r7, #16
 8001870:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001874:	4619      	mov	r1, r3
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f012 fd92 	bl	80143a0 <HAL_QSPI_Command>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <QSPI_WriteEnable+0x62>
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e03d      	b.n	8001902 <QSPI_WriteEnable+0xde>

    // Leer SR1 para confirmar WEL=1
    memset(&sCommand, 0, sizeof(sCommand));
 8001886:	f107 0310 	add.w	r3, r7, #16
 800188a:	2238      	movs	r2, #56	@ 0x38
 800188c:	2100      	movs	r1, #0
 800188e:	4618      	mov	r0, r3
 8001890:	f01d fedd 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001894:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001898:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER-1
 800189a:	2305      	movs	r3, #5
 800189c:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800189e:	2300      	movs	r3, #0
 80018a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80018a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018a6:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 80018a8:	2301      	movs	r3, #1
 80018aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80018b0:	2300      	movs	r3, #0
 80018b2:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018b4:	f107 0310 	add.w	r3, r7, #16
 80018b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018bc:	4619      	mov	r1, r3
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f012 fd6e 	bl	80143a0 <HAL_QSPI_Command>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <QSPI_WriteEnable+0xaa>
        return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e019      	b.n	8001902 <QSPI_WriteEnable+0xde>

    if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018ce:	f107 030f 	add.w	r3, r7, #15
 80018d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018d6:	4619      	mov	r1, r3
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f012 feb7 	bl	801464c <HAL_QSPI_Receive>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <QSPI_WriteEnable+0xc4>
        return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e00c      	b.n	8001902 <QSPI_WriteEnable+0xde>

    if (!(status & 0x02)) // Bit 1 = WEL
 80018e8:	7bfb      	ldrb	r3, [r7, #15]
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <QSPI_WriteEnable+0xd2>
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e005      	b.n	8001902 <QSPI_WriteEnable+0xde>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80018f6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f7ff fdc8 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8001900:	4603      	mov	r3, r0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3748      	adds	r7, #72	@ 0x48
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <QSPI_Sector_Erase>:

HAL_StatusTypeDef QSPI_Sector_Erase(QSPI_HandleTypeDef *hqspi, uint32_t StartSectorAddress, uint32_t EndSectorAddress)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b092      	sub	sp, #72	@ 0x48
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    StartSectorAddress = StartSectorAddress
 8001918:	68ba      	ldr	r2, [r7, #8]
 800191a:	4b2a      	ldr	r3, [pc, #168]	@ (80019c4 <QSPI_Sector_Erase+0xb8>)
 800191c:	4013      	ands	r3, r2
 800191e:	60bb      	str	r3, [r7, #8]
			- StartSectorAddress % W25Q256JV_SECTOR_SIZE;

    EndSectorAddress = EndSectorAddress - (EndSectorAddress % W25Q256JV_SECTOR_SIZE)
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	4b28      	ldr	r3, [pc, #160]	@ (80019c4 <QSPI_Sector_Erase+0xb8>)
 8001924:	4013      	ands	r3, r2
 8001926:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800192a:	607b      	str	r3, [r7, #4]
                       + (W25Q256JV_SECTOR_SIZE - 1);


    memset(&sCommand, 0, sizeof(sCommand));
 800192c:	f107 0310 	add.w	r3, r7, #16
 8001930:	2238      	movs	r2, #56	@ 0x38
 8001932:	2100      	movs	r1, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f01d fe8a 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800193a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800193e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_SECTOR_ERASE_CMD; // 0x20
 8001940:	2320      	movs	r3, #32
 8001942:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001944:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 800194a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800194e:	61fb      	str	r3, [r7, #28]
    sCommand.Address           = StartSectorAddress;
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001954:	2300      	movs	r3, #0
 8001956:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8001958:	2300      	movs	r3, #0
 800195a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001960:	2300      	movs	r3, #0
 8001962:	647b      	str	r3, [r7, #68]	@ 0x44

	while (EndSectorAddress >= StartSectorAddress) {
 8001964:	e024      	b.n	80019b0 <QSPI_Sector_Erase+0xa4>
		sCommand.Address = StartSectorAddress;
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	617b      	str	r3, [r7, #20]

		if (QSPI_WriteEnable(hqspi) != HAL_OK) {
 800196a:	68f8      	ldr	r0, [r7, #12]
 800196c:	f7ff ff5a 	bl	8001824 <QSPI_WriteEnable>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <QSPI_Sector_Erase+0x6e>
			return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e01f      	b.n	80019ba <QSPI_Sector_Erase+0xae>
		}

		if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 800197a:	f107 0310 	add.w	r3, r7, #16
 800197e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001982:	4619      	mov	r1, r3
 8001984:	68f8      	ldr	r0, [r7, #12]
 8001986:	f012 fd0b 	bl	80143a0 <HAL_QSPI_Command>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <QSPI_Sector_Erase+0x88>
				!= HAL_OK) {
			return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e012      	b.n	80019ba <QSPI_Sector_Erase+0xae>
		}

		if (QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8001994:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001998:	68f8      	ldr	r0, [r7, #12]
 800199a:	f7ff fd79 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <QSPI_Sector_Erase+0x9c>
			return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e008      	b.n	80019ba <QSPI_Sector_Erase+0xae>
		}

		StartSectorAddress += W25Q256JV_SECTOR_SIZE;
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019ae:	60bb      	str	r3, [r7, #8]
	while (EndSectorAddress >= StartSectorAddress) {
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d2d6      	bcs.n	8001966 <QSPI_Sector_Erase+0x5a>
	}

	return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3748      	adds	r7, #72	@ 0x48
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	fffff000 	.word	0xfffff000

080019c8 <QSPI_Chip_Erase>:

HAL_StatusTypeDef QSPI_Chip_Erase(QSPI_HandleTypeDef *hqspi)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b090      	sub	sp, #64	@ 0x40
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 80019d0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff fd5b 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <QSPI_Chip_Erase+0x1c>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e034      	b.n	8001a4e <QSPI_Chip_Erase+0x86>

    if (QSPI_WriteEnable(hqspi) != HAL_OK) return HAL_ERROR;
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff ff1d 	bl	8001824 <QSPI_WriteEnable>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <QSPI_Chip_Erase+0x2c>
 80019f0:	2301      	movs	r3, #1
 80019f2:	e02c      	b.n	8001a4e <QSPI_Chip_Erase+0x86>

    memset(&sCommand, 0, sizeof(sCommand));
 80019f4:	f107 0308 	add.w	r3, r7, #8
 80019f8:	2238      	movs	r2, #56	@ 0x38
 80019fa:	2100      	movs	r1, #0
 80019fc:	4618      	mov	r0, r3
 80019fe:	f01d fe26 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001a02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a06:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_CHIP_ERASE_CMD;   // 0xC7 (o 0x60)
 8001a08:	23c7      	movs	r3, #199	@ 0xc7
 8001a0a:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001a10:	2300      	movs	r3, #0
 8001a12:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DummyCycles       = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8001a20:	f107 0308 	add.w	r3, r7, #8
 8001a24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a28:	4619      	mov	r1, r3
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f012 fcb8 	bl	80143a0 <HAL_QSPI_Command>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <QSPI_Chip_Erase+0x72>
 8001a36:	2301      	movs	r3, #1
 8001a38:	e009      	b.n	8001a4e <QSPI_Chip_Erase+0x86>

    return (QSPI_Wait_For_Ready_Manual(hqspi, 300000) != HAL_OK);
 8001a3a:	4907      	ldr	r1, [pc, #28]	@ (8001a58 <QSPI_Chip_Erase+0x90>)
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff fd27 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	bf14      	ite	ne
 8001a48:	2301      	movne	r3, #1
 8001a4a:	2300      	moveq	r3, #0
 8001a4c:	b2db      	uxtb	r3, r3
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3740      	adds	r7, #64	@ 0x40
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	000493e0 	.word	0x000493e0

08001a5c <QSPI_Write_Data_SPI>:

HAL_StatusTypeDef QSPI_Write_Data_SPI(QSPI_HandleTypeDef *hqspi, const uint8_t *buffer, uint32_t address, uint32_t size)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b092      	sub	sp, #72	@ 0x48
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
 8001a68:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    // 1. Enable Write
    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8001a6a:	68f8      	ldr	r0, [r7, #12]
 8001a6c:	f7ff feda 	bl	8001824 <QSPI_WriteEnable>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <QSPI_Write_Data_SPI+0x1e>
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e03a      	b.n	8001af0 <QSPI_Write_Data_SPI+0x94>

    memset(&sCommand, 0, sizeof(sCommand));
 8001a7a:	f107 0310 	add.w	r3, r7, #16
 8001a7e:	2238      	movs	r2, #56	@ 0x38
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f01d fde3 	bl	801f64e <memset>
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001a88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction     = W25Q256JV_PAGE_PROGRAM_CMD; // PAGE PROGRAM (1-line)
 8001a8e:	2302      	movs	r3, #2
 8001a90:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode     = QSPI_ADDRESS_1_LINE;
 8001a92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize     = QSPI_ADDRESS_32_BITS;
 8001a98:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001a9c:	61fb      	str	r3, [r7, #28]
    sCommand.Address         = address;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	617b      	str	r3, [r7, #20]
    sCommand.DataMode        = QSPI_DATA_1_LINE;
 8001aa2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001aa6:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles     = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData          = size;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode        = QSPI_SIOO_INST_EVERY_CMD;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ab4:	f107 0310 	add.w	r3, r7, #16
 8001ab8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001abc:	4619      	mov	r1, r3
 8001abe:	68f8      	ldr	r0, [r7, #12]
 8001ac0:	f012 fc6e 	bl	80143a0 <HAL_QSPI_Command>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <QSPI_Write_Data_SPI+0x72>
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e010      	b.n	8001af0 <QSPI_Write_Data_SPI+0x94>

    if (HAL_QSPI_Transmit(hqspi, (uint8_t*)buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	f012 fd27 	bl	8014528 <HAL_QSPI_Transmit>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <QSPI_Write_Data_SPI+0x88>
        return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e005      	b.n	8001af0 <QSPI_Write_Data_SPI+0x94>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001ae4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f7ff fcd1 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8001aee:	4603      	mov	r3, r0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3748      	adds	r7, #72	@ 0x48
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <QSPI_Write_Data_Dual>:

HAL_StatusTypeDef QSPI_Write_Data_Dual(QSPI_HandleTypeDef *hqspi, const uint8_t *buffer, uint32_t address, uint32_t size)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b092      	sub	sp, #72	@ 0x48
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	f7ff fe8c 	bl	8001824 <QSPI_WriteEnable>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <QSPI_Write_Data_Dual+0x1e>
        return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e03a      	b.n	8001b8c <QSPI_Write_Data_Dual+0x94>

    memset(&sCommand, 0, sizeof(sCommand));
 8001b16:	f107 0310 	add.w	r3, r7, #16
 8001b1a:	2238      	movs	r2, #56	@ 0x38
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f01d fd95 	bl	801f64e <memset>
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001b24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b28:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction     = W25Q256JV_PAGE_PROGRAM_DUAL_INPUT_CMD; // DUAL INPUT PAGE PROGRAM
 8001b2a:	23a2      	movs	r3, #162	@ 0xa2
 8001b2c:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode     = QSPI_ADDRESS_1_LINE;
 8001b2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize     = QSPI_ADDRESS_32_BITS;
 8001b34:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001b38:	61fb      	str	r3, [r7, #28]
    sCommand.Address         = address;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	617b      	str	r3, [r7, #20]
    sCommand.DataMode        = QSPI_DATA_2_LINES;
 8001b3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b42:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles     = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData          = size;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode        = QSPI_SIOO_INST_EVERY_CMD;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b50:	f107 0310 	add.w	r3, r7, #16
 8001b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b58:	4619      	mov	r1, r3
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f012 fc20 	bl	80143a0 <HAL_QSPI_Command>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <QSPI_Write_Data_Dual+0x72>
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e010      	b.n	8001b8c <QSPI_Write_Data_Dual+0x94>

    if (HAL_QSPI_Transmit(hqspi, (uint8_t*)buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	f012 fcd9 	bl	8014528 <HAL_QSPI_Transmit>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <QSPI_Write_Data_Dual+0x88>
        return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e005      	b.n	8001b8c <QSPI_Write_Data_Dual+0x94>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001b80:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001b84:	68f8      	ldr	r0, [r7, #12]
 8001b86:	f7ff fc83 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8001b8a:	4603      	mov	r3, r0
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3748      	adds	r7, #72	@ 0x48
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <QSPI_Write_String_Dual>:

HAL_StatusTypeDef QSPI_Write_String_Dual(QSPI_HandleTypeDef *hqspi, const char *pString, uint32_t Address)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b094      	sub	sp, #80	@ 0x50
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint32_t size = strlen(pString) + 1; // Incluir el NULL terminator
 8001ba0:	68b8      	ldr	r0, [r7, #8]
 8001ba2:	f7fe fbe1 	bl	8000368 <strlen>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	3301      	adds	r3, #1
 8001baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_StatusTypeDef status;

    if (size > 256) return HAL_ERROR;
 8001bac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001bb2:	d901      	bls.n	8001bb8 <QSPI_Write_String_Dual+0x24>
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e057      	b.n	8001c68 <QSPI_Write_String_Dual+0xd4>

    memset(&sCommand, 0, sizeof(sCommand));
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	2238      	movs	r2, #56	@ 0x38
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f01d fd44 	bl	801f64e <memset>
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001bc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bca:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction     = W25Q256JV_WRITE_ENABLE_CMD;
 8001bcc:	2306      	movs	r3, #6
 8001bce:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode     = QSPI_ADDRESS_NONE;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode        = QSPI_DATA_NONE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles     = 0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8001bdc:	f107 0310 	add.w	r3, r7, #16
 8001be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be4:	4619      	mov	r1, r3
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f012 fbda 	bl	80143a0 <HAL_QSPI_Command>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <QSPI_Write_String_Dual+0x62>
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e038      	b.n	8001c68 <QSPI_Write_String_Dual+0xd4>

    // 2. Page Program DUAL Input (0xA2)
    sCommand.Instruction     = W25Q256JV_PAGE_PROGRAM_DUAL_INPUT_CMD;
 8001bf6:	23a2      	movs	r3, #162	@ 0xa2
 8001bf8:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode     = QSPI_ADDRESS_1_LINE;
 8001bfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize     = QSPI_ADDRESS_32_BITS;
 8001c00:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001c04:	61fb      	str	r3, [r7, #28]
    sCommand.Address         = Address;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	617b      	str	r3, [r7, #20]
    sCommand.DataMode        = QSPI_DATA_2_LINES;
 8001c0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c0e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData          = size;
 8001c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c12:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles     = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	627b      	str	r3, [r7, #36]	@ 0x24

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001c18:	f107 0310 	add.w	r3, r7, #16
 8001c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c20:	4619      	mov	r1, r3
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f012 fbbc 	bl	80143a0 <HAL_QSPI_Command>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8001c2e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d002      	beq.n	8001c3c <QSPI_Write_String_Dual+0xa8>
 8001c36:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001c3a:	e015      	b.n	8001c68 <QSPI_Write_String_Dual+0xd4>

    status = HAL_QSPI_Transmit(hqspi, (uint8_t *)pString, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001c3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f012 fc70 	bl	8014528 <HAL_QSPI_Transmit>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8001c4e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d002      	beq.n	8001c5c <QSPI_Write_String_Dual+0xc8>
 8001c56:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001c5a:	e005      	b.n	8001c68 <QSPI_Write_String_Dual+0xd4>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001c5c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f7ff fc15 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8001c66:	4603      	mov	r3, r0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3750      	adds	r7, #80	@ 0x50
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <QSPI_Write_String_Quad>:

HAL_StatusTypeDef QSPI_Write_String_Quad(QSPI_HandleTypeDef *hqspi, const char *pString, uint32_t Address)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b094      	sub	sp, #80	@ 0x50
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint32_t size = strlen(pString);
 8001c7c:	68b8      	ldr	r0, [r7, #8]
 8001c7e:	f7fe fb73 	bl	8000368 <strlen>
 8001c82:	64f8      	str	r0, [r7, #76]	@ 0x4c
    if (size > W25Q256JV_PAGE_SIZE) size = W25Q256JV_PAGE_SIZE;
 8001c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001c86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c8a:	d902      	bls.n	8001c92 <QSPI_Write_String_Quad+0x22>
 8001c8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c90:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f7ff fdc6 	bl	8001824 <QSPI_WriteEnable>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <QSPI_Write_String_Quad+0x32>
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e03c      	b.n	8001d1c <QSPI_Write_String_Quad+0xac>

    memset(&sCommand, 0, sizeof(sCommand));
 8001ca2:	f107 0314 	add.w	r3, r7, #20
 8001ca6:	2238      	movs	r2, #56	@ 0x38
 8001ca8:	2100      	movs	r1, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	f01d fccf 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001cb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Instruction       = W25Q256JV_PAGE_PROGRAM_QUAD_INPUT_CMD; // 0x32
 8001cb6:	2332      	movs	r3, #50	@ 0x32
 8001cb8:	617b      	str	r3, [r7, #20]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001cba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cbe:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8001cc0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001cc4:	623b      	str	r3, [r7, #32]
    sCommand.Address           = Address;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	61bb      	str	r3, [r7, #24]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataMode          = QSPI_DATA_4_LINES;  // escritura en Quad
 8001cce:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.NbData            = size;
 8001cd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	64bb      	str	r3, [r7, #72]	@ 0x48

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce8:	4619      	mov	r1, r3
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	f012 fb58 	bl	80143a0 <HAL_QSPI_Command>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <QSPI_Write_String_Quad+0x8a>
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e010      	b.n	8001d1c <QSPI_Write_String_Quad+0xac>

    if (HAL_QSPI_Transmit(hqspi, (uint8_t *)pString, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cfe:	68b9      	ldr	r1, [r7, #8]
 8001d00:	68f8      	ldr	r0, [r7, #12]
 8001d02:	f012 fc11 	bl	8014528 <HAL_QSPI_Transmit>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <QSPI_Write_String_Quad+0xa0>
        return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e005      	b.n	8001d1c <QSPI_Write_String_Quad+0xac>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001d10:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d14:	68f8      	ldr	r0, [r7, #12]
 8001d16:	f7ff fbbb 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8001d1a:	4603      	mov	r3, r0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3750      	adds	r7, #80	@ 0x50
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <QSPI_Write_Data_Quad>:

HAL_StatusTypeDef QSPI_Write_Data_Quad(QSPI_HandleTypeDef *hqspi,
                                       const uint8_t *pData,
                                       uint32_t size,
                                       uint32_t address)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b098      	sub	sp, #96	@ 0x60
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
 8001d30:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;
    uint32_t current_addr = address;
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t end_addr = address + size;
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	657b      	str	r3, [r7, #84]	@ 0x54
    uint32_t current_size;

    while (current_addr < end_addr)
 8001d3e:	e070      	b.n	8001e22 <QSPI_Write_Data_Quad+0xfe>
    {
        // 1 Calcular cunto escribir en esta pgina
        uint32_t addr_in_page = current_addr % W25Q256JV_PAGE_SIZE;
 8001d40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	653b      	str	r3, [r7, #80]	@ 0x50
        current_size = W25Q256JV_PAGE_SIZE - addr_in_page;
 8001d46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d48:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001d4c:	65bb      	str	r3, [r7, #88]	@ 0x58
        if ((end_addr - current_addr) < current_size)
 8001d4e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001d50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d903      	bls.n	8001d62 <QSPI_Write_Data_Quad+0x3e>
            current_size = end_addr - current_addr;
 8001d5a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001d5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	65bb      	str	r3, [r7, #88]	@ 0x58

        // 2 Habilitar escritura
        if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8001d62:	68f8      	ldr	r0, [r7, #12]
 8001d64:	f7ff fd5e 	bl	8001824 <QSPI_WriteEnable>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <QSPI_Write_Data_Quad+0x4e>
            return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e05c      	b.n	8001e2c <QSPI_Write_Data_Quad+0x108>

        // 3 Configurar comando de programacin
        memset(&sCommand, 0, sizeof(sCommand));
 8001d72:	f107 0314 	add.w	r3, r7, #20
 8001d76:	2238      	movs	r2, #56	@ 0x38
 8001d78:	2100      	movs	r1, #0
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f01d fc67 	bl	801f64e <memset>
        sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001d80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
        sCommand.Instruction       = W25Q256JV_PAGE_PROGRAM_QUAD_INPUT_CMD; // 0x32
 8001d86:	2332      	movs	r3, #50	@ 0x32
 8001d88:	617b      	str	r3, [r7, #20]
        sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001d8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d8e:	633b      	str	r3, [r7, #48]	@ 0x30
        sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8001d90:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001d94:	623b      	str	r3, [r7, #32]
        sCommand.Address           = current_addr;
 8001d96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d98:	61bb      	str	r3, [r7, #24]
        sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	637b      	str	r3, [r7, #52]	@ 0x34
        sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001d9e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001da2:	63bb      	str	r3, [r7, #56]	@ 0x38
        sCommand.DummyCycles       = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	62bb      	str	r3, [r7, #40]	@ 0x28
        sCommand.NbData            = current_size;
 8001da8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001dac:	2300      	movs	r3, #0
 8001dae:	64bb      	str	r3, [r7, #72]	@ 0x48

        // 4 Enviar comando + datos
        status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db8:	4619      	mov	r1, r3
 8001dba:	68f8      	ldr	r0, [r7, #12]
 8001dbc:	f012 faf0 	bl	80143a0 <HAL_QSPI_Command>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (status != HAL_OK)
 8001dc6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d002      	beq.n	8001dd4 <QSPI_Write_Data_Quad+0xb0>
            return status;
 8001dce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001dd2:	e02b      	b.n	8001e2c <QSPI_Write_Data_Quad+0x108>

        status = HAL_QSPI_Transmit(hqspi, (uint8_t *)pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001dd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dd8:	68b9      	ldr	r1, [r7, #8]
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f012 fba4 	bl	8014528 <HAL_QSPI_Transmit>
 8001de0:	4603      	mov	r3, r0
 8001de2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (status != HAL_OK)
 8001de6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d002      	beq.n	8001df4 <QSPI_Write_Data_Quad+0xd0>
            return status;
 8001dee:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001df2:	e01b      	b.n	8001e2c <QSPI_Write_Data_Quad+0x108>

        // 5 Esperar que termine
        status = QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001df4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f7ff fb49 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (status != HAL_OK)
 8001e04:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d002      	beq.n	8001e12 <QSPI_Write_Data_Quad+0xee>
            return status;
 8001e0c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001e10:	e00c      	b.n	8001e2c <QSPI_Write_Data_Quad+0x108>

        // 6 Avanzar
        current_addr += current_size;
 8001e12:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001e14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e16:	4413      	add	r3, r2
 8001e18:	65fb      	str	r3, [r7, #92]	@ 0x5c
        pData += current_size;
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e1e:	4413      	add	r3, r2
 8001e20:	60bb      	str	r3, [r7, #8]
    while (current_addr < end_addr)
 8001e22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001e24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d38a      	bcc.n	8001d40 <QSPI_Write_Data_Quad+0x1c>
    }

    return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3760      	adds	r7, #96	@ 0x60
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <QSPI_Read_Data_SPI>:

HAL_StatusTypeDef QSPI_Read_Data_SPI(QSPI_HandleTypeDef *hqspi, uint8_t *buffer, uint32_t address, uint32_t size)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b092      	sub	sp, #72	@ 0x48
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
 8001e40:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    memset(&sCommand, 0, sizeof(sCommand));
 8001e42:	f107 0310 	add.w	r3, r7, #16
 8001e46:	2238      	movs	r2, #56	@ 0x38
 8001e48:	2100      	movs	r1, #0
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f01d fbff 	bl	801f64e <memset>

    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001e50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e54:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction     = W25Q256JV_READ_DATA_CMD; // READ DATA
 8001e56:	2303      	movs	r3, #3
 8001e58:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode     = QSPI_ADDRESS_1_LINE;
 8001e5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize     = QSPI_ADDRESS_32_BITS;
 8001e60:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001e64:	61fb      	str	r3, [r7, #28]
    sCommand.Address         = address;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	617b      	str	r3, [r7, #20]
    sCommand.DataMode        = QSPI_DATA_1_LINE;
 8001e6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e6e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles     = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData          = size;
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode        = QSPI_SIOO_INST_EVERY_CMD;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e7c:	f107 0310 	add.w	r3, r7, #16
 8001e80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e84:	4619      	mov	r1, r3
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f012 fa8a 	bl	80143a0 <HAL_QSPI_Command>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <QSPI_Read_Data_SPI+0x62>
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e006      	b.n	8001ea4 <QSPI_Read_Data_SPI+0x70>

    return HAL_QSPI_Receive(hqspi, buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9a:	68b9      	ldr	r1, [r7, #8]
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f012 fbd5 	bl	801464c <HAL_QSPI_Receive>
 8001ea2:	4603      	mov	r3, r0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3748      	adds	r7, #72	@ 0x48
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <QSPI_Read_Data_Dual>:

HAL_StatusTypeDef QSPI_Read_Data_Dual(QSPI_HandleTypeDef *hqspi, uint8_t *buffer, uint32_t address, uint32_t size)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b092      	sub	sp, #72	@ 0x48
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    memset(&sCommand, 0, sizeof(sCommand));
 8001eba:	f107 0310 	add.w	r3, r7, #16
 8001ebe:	2238      	movs	r2, #56	@ 0x38
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f01d fbc3 	bl	801f64e <memset>

    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001ec8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction     = W25Q256JV_FAST_READ_DUAL_OUT_CMD; // FAST READ DUAL OUTPUT
 8001ece:	233b      	movs	r3, #59	@ 0x3b
 8001ed0:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode     = QSPI_ADDRESS_1_LINE;
 8001ed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize     = QSPI_ADDRESS_32_BITS;
 8001ed8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001edc:	61fb      	str	r3, [r7, #28]
    sCommand.Address         = address;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	617b      	str	r3, [r7, #20]
    sCommand.DataMode        = QSPI_DATA_2_LINES;
 8001ee2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ee6:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles     = 8;
 8001ee8:	2308      	movs	r3, #8
 8001eea:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData          = size;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode        = QSPI_SIOO_INST_EVERY_CMD;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ef4:	f107 0310 	add.w	r3, r7, #16
 8001ef8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001efc:	4619      	mov	r1, r3
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f012 fa4e 	bl	80143a0 <HAL_QSPI_Command>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <QSPI_Read_Data_Dual+0x62>
        return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e006      	b.n	8001f1c <QSPI_Read_Data_Dual+0x70>

    return HAL_QSPI_Receive(hqspi, buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f12:	68b9      	ldr	r1, [r7, #8]
 8001f14:	68f8      	ldr	r0, [r7, #12]
 8001f16:	f012 fb99 	bl	801464c <HAL_QSPI_Receive>
 8001f1a:	4603      	mov	r3, r0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3748      	adds	r7, #72	@ 0x48
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <QSPI_Fast_Read_Quad_Output>:

HAL_StatusTypeDef QSPI_Fast_Read_Quad_Output(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Address, uint32_t Size)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b092      	sub	sp, #72	@ 0x48
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
 8001f30:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8001f32:	f107 0310 	add.w	r3, r7, #16
 8001f36:	2238      	movs	r2, #56	@ 0x38
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f01d fb87 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001f40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f44:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_FAST_READ_QUAD_OUT_CMD;  // Fast Read Quad Output (1-1-4)
 8001f46:	236b      	movs	r3, #107	@ 0x6b
 8001f48:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001f4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8001f50:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001f54:	61fb      	str	r3, [r7, #28]
    sCommand.Address           = Address;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001f5e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001f62:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 8;     // 8 dummy cycles tpicos para 0x6B
 8001f64:	2308      	movs	r3, #8
 8001f66:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = Size;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f70:	f107 0310 	add.w	r3, r7, #16
 8001f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f78:	4619      	mov	r1, r3
 8001f7a:	68f8      	ldr	r0, [r7, #12]
 8001f7c:	f012 fa10 	bl	80143a0 <HAL_QSPI_Command>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <QSPI_Fast_Read_Quad_Output+0x66>
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e006      	b.n	8001f98 <QSPI_Fast_Read_Quad_Output+0x74>

    return HAL_QSPI_Receive(hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f8e:	68b9      	ldr	r1, [r7, #8]
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	f012 fb5b 	bl	801464c <HAL_QSPI_Receive>
 8001f96:	4603      	mov	r3, r0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3748      	adds	r7, #72	@ 0x48
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <QSPI_Read_Data_Quad_144>:

HAL_StatusTypeDef QSPI_Read_Data_Quad_144(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Address, uint32_t Size)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b092      	sub	sp, #72	@ 0x48
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
 8001fac:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;

    memset(&sCommand, 0, sizeof(sCommand));
 8001fae:	f107 0310 	add.w	r3, r7, #16
 8001fb2:	2238      	movs	r2, #56	@ 0x38
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f01d fb49 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001fbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_FAST_READ_QUAD_IO_CMD; // 0xEB
 8001fc2:	23eb      	movs	r3, #235	@ 0xeb
 8001fc4:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001fc6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8001fcc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001fd0:	61fb      	str	r3, [r7, #28]
    sCommand.Address           = Address;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_4_LINES;
 8001fd6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001fda:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AlternateBytes    = 0x00;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61bb      	str	r3, [r7, #24]
    sCommand.AlternateBytesSize= QSPI_ALTERNATE_BYTES_8_BITS;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	623b      	str	r3, [r7, #32]
    sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001fe4:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001fe8:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = W25Q256JV_DUMMY_CYCLES_READ_QUAD;  // tpicamente 10
 8001fea:	230a      	movs	r3, #10
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = Size;
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ff6:	f107 0310 	add.w	r3, r7, #16
 8001ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ffe:	4619      	mov	r1, r3
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f012 f9cd 	bl	80143a0 <HAL_QSPI_Command>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <QSPI_Read_Data_Quad_144+0x70>
        return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e006      	b.n	800201e <QSPI_Read_Data_Quad_144+0x7e>

    return HAL_QSPI_Receive(hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8002010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002014:	68b9      	ldr	r1, [r7, #8]
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f012 fb18 	bl	801464c <HAL_QSPI_Receive>
 800201c:	4603      	mov	r3, r0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3748      	adds	r7, #72	@ 0x48
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <QSPI_Check_4Byte_Mode>:



HAL_StatusTypeDef QSPI_Check_4Byte_Mode(QSPI_HandleTypeDef *hqspi, uint8_t *mode)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b092      	sub	sp, #72	@ 0x48
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
 800202e:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg3 = 0;
 8002030:	2300      	movs	r3, #0
 8002032:	73fb      	strb	r3, [r7, #15]

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002034:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f7ff fa29 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <QSPI_Check_4Byte_Mode+0x22>
        return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e03c      	b.n	80020c2 <QSPI_Check_4Byte_Mode+0x9c>

    memset(&sCommand, 0, sizeof(sCommand));
 8002048:	f107 0310 	add.w	r3, r7, #16
 800204c:	2238      	movs	r2, #56	@ 0x38
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f01d fafc 	bl	801f64e <memset>

    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8002056:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800205a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD; // READ STATUS REGISTER-3
 800205c:	2315      	movs	r3, #21
 800205e:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8002060:	2300      	movs	r3, #0
 8002062:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002064:	2300      	movs	r3, #0
 8002066:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8002068:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800206c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 800206e:	2300      	movs	r3, #0
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8002072:	2301      	movs	r3, #1
 8002074:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002076:	2300      	movs	r3, #0
 8002078:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800207a:	f107 0310 	add.w	r3, r7, #16
 800207e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002082:	4619      	mov	r1, r3
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f012 f98b 	bl	80143a0 <HAL_QSPI_Command>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <QSPI_Check_4Byte_Mode+0x6e>
        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e016      	b.n	80020c2 <QSPI_Check_4Byte_Mode+0x9c>

    if (HAL_QSPI_Receive(hqspi, &status_reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002094:	f107 030f 	add.w	r3, r7, #15
 8002098:	f241 3288 	movw	r2, #5000	@ 0x1388
 800209c:	4619      	mov	r1, r3
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f012 fad4 	bl	801464c <HAL_QSPI_Receive>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <QSPI_Check_4Byte_Mode+0x88>
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e009      	b.n	80020c2 <QSPI_Check_4Byte_Mode+0x9c>

    if (mode != NULL)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d005      	beq.n	80020c0 <QSPI_Check_4Byte_Mode+0x9a>
        *mode = (status_reg3 & 0x01) ? 1 : 0;
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3748      	adds	r7, #72	@ 0x48
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <QSPI_Check_QE>:

HAL_StatusTypeDef QSPI_Check_QE(QSPI_HandleTypeDef *hqspi, uint8_t *qe_state)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b092      	sub	sp, #72	@ 0x48
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg2 = 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	73fb      	strb	r3, [r7, #15]

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020d8:	f241 3188 	movw	r1, #5000	@ 0x1388
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff f9d7 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <QSPI_Check_QE+0x22>
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e03e      	b.n	800216a <QSPI_Check_QE+0xa0>

    memset(&sCommand, 0, sizeof(sCommand));
 80020ec:	f107 0310 	add.w	r3, r7, #16
 80020f0:	2238      	movs	r2, #56	@ 0x38
 80020f2:	2100      	movs	r1, #0
 80020f4:	4618      	mov	r0, r3
 80020f6:	f01d faaa 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80020fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;  // READ SR2
 8002100:	2335      	movs	r3, #53	@ 0x35
 8002102:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8002104:	2300      	movs	r3, #0
 8002106:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002108:	2300      	movs	r3, #0
 800210a:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 800210c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002110:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8002116:	2301      	movs	r3, #1
 8002118:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800211a:	2300      	movs	r3, #0
 800211c:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800211e:	f107 0310 	add.w	r3, r7, #16
 8002122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002126:	4619      	mov	r1, r3
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f012 f939 	bl	80143a0 <HAL_QSPI_Command>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <QSPI_Check_QE+0x6e>
        return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e018      	b.n	800216a <QSPI_Check_QE+0xa0>

    if (HAL_QSPI_Receive(hqspi, &reg2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002138:	f107 030f 	add.w	r3, r7, #15
 800213c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002140:	4619      	mov	r1, r3
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f012 fa82 	bl	801464c <HAL_QSPI_Receive>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <QSPI_Check_QE+0x88>
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e00b      	b.n	800216a <QSPI_Check_QE+0xa0>

    if (qe_state)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <QSPI_Check_QE+0x9e>
        *qe_state = (reg2 & 0x02) ? 1 : 0;  // QE = bit 1 de SR2
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	105b      	asrs	r3, r3, #1
 800215c:	b2db      	uxtb	r3, r3
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	b2da      	uxtb	r2, r3
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3748      	adds	r7, #72	@ 0x48
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <QSPI_Check_BP>:
 * @param hqspi Puntero al manejador QSPI.
 * @param bp_value Puntero donde se almacenar el valor de los bits BP (0x3C).
 * @retval HAL_StatusTypeDef Estado de la operacin.
 */
HAL_StatusTypeDef QSPI_Check_BP(QSPI_HandleTypeDef *hqspi, uint8_t *bp_value)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b092      	sub	sp, #72	@ 0x48
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
 800217a:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;

    // 1. Esperar a que el chip no est ocupado antes de enviar un comando.
    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002180:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff f983 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <QSPI_Check_BP+0x22>
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e043      	b.n	800221c <QSPI_Check_BP+0xaa>

    // 2. Configurar el comando para leer el Registro de Estado 1 (0x05)
    memset(&sCommand, 0, sizeof(sCommand));
 8002194:	f107 030c 	add.w	r3, r7, #12
 8002198:	2238      	movs	r2, #56	@ 0x38
 800219a:	2100      	movs	r1, #0
 800219c:	4618      	mov	r0, r3
 800219e:	f01d fa56 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80021a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021a6:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER 1
 80021a8:	2305      	movs	r3, #5
 80021aa:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80021ac:	2300      	movs	r3, #0
 80021ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80021b0:	2300      	movs	r3, #0
 80021b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80021b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021b8:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	623b      	str	r3, [r7, #32]
    sCommand.NbData            = 1;
 80021be:	2301      	movs	r3, #1
 80021c0:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80021c2:	2300      	movs	r3, #0
 80021c4:	643b      	str	r3, [r7, #64]	@ 0x40

    // 3. Enviar el comando
    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80021c6:	f107 030c 	add.w	r3, r7, #12
 80021ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ce:	4619      	mov	r1, r3
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f012 f8e5 	bl	80143a0 <HAL_QSPI_Command>
 80021d6:	4603      	mov	r3, r0
 80021d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 80021dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d002      	beq.n	80021ea <QSPI_Check_BP+0x78>
        return status;
 80021e4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80021e8:	e018      	b.n	800221c <QSPI_Check_BP+0xaa>

    // 4. Recibir el valor del registro de estado (SR1)
    status = HAL_QSPI_Receive(hqspi, &status_reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80021ea:	f107 030b 	add.w	r3, r7, #11
 80021ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f2:	4619      	mov	r1, r3
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f012 fa29 	bl	801464c <HAL_QSPI_Receive>
 80021fa:	4603      	mov	r3, r0
 80021fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8002200:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002204:	2b00      	cmp	r3, #0
 8002206:	d002      	beq.n	800220e <QSPI_Check_BP+0x9c>
        return status;
 8002208:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800220c:	e006      	b.n	800221c <QSPI_Check_BP+0xaa>

    // 5. Aplicar la mscara para obtener solo los bits BP
    // W25Q256JV_SR1_BP es 0x3C (0011 1100)
    *bp_value = status_reg & W25Q256JV_SR1_BP;
 800220e:	7afb      	ldrb	r3, [r7, #11]
 8002210:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002214:	b2da      	uxtb	r2, r3
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3748      	adds	r7, #72	@ 0x48
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <QSPI_Enter_4Byte_Mode>:

HAL_StatusTypeDef QSPI_Enter_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b092      	sub	sp, #72	@ 0x48
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800222c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff f92d 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <QSPI_Enter_4Byte_Mode+0x1c>
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e03d      	b.n	80022bc <QSPI_Enter_4Byte_Mode+0x98>

    memset(&sCommand, 0, sizeof(sCommand));
 8002240:	f107 0310 	add.w	r3, r7, #16
 8002244:	2238      	movs	r2, #56	@ 0x38
 8002246:	2100      	movs	r1, #0
 8002248:	4618      	mov	r0, r3
 800224a:	f01d fa00 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800224e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002252:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_ENTER_4BYTE_ADDRESS_MODE_CMD; // ENTER 4-BYTE ADDRESS MODE
 8002254:	23b7      	movs	r3, #183	@ 0xb7
 8002256:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8002258:	2300      	movs	r3, #0
 800225a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800225c:	2300      	movs	r3, #0
 800225e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8002260:	2300      	movs	r3, #0
 8002262:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002268:	2300      	movs	r3, #0
 800226a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800226c:	f107 0310 	add.w	r3, r7, #16
 8002270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002274:	4619      	mov	r1, r3
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f012 f892 	bl	80143a0 <HAL_QSPI_Command>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <QSPI_Enter_4Byte_Mode+0x62>
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e01a      	b.n	80022bc <QSPI_Enter_4Byte_Mode+0x98>

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002286:	f241 3188 	movw	r1, #5000	@ 0x1388
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff f900 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <QSPI_Enter_4Byte_Mode+0x76>
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e010      	b.n	80022bc <QSPI_Enter_4Byte_Mode+0x98>

    uint8_t ads = 0;
 800229a:	2300      	movs	r3, #0
 800229c:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 1)
 800229e:	f107 030f 	add.w	r3, r7, #15
 80022a2:	4619      	mov	r1, r3
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f7ff febe 	bl	8002026 <QSPI_Check_4Byte_Mode>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d104      	bne.n	80022ba <QSPI_Enter_4Byte_Mode+0x96>
 80022b0:	7bfb      	ldrb	r3, [r7, #15]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d101      	bne.n	80022ba <QSPI_Enter_4Byte_Mode+0x96>
        return HAL_OK;
 80022b6:	2300      	movs	r3, #0
 80022b8:	e000      	b.n	80022bc <QSPI_Enter_4Byte_Mode+0x98>

    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3748      	adds	r7, #72	@ 0x48
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <QSPI_Exit_4Byte_Mode>:

HAL_StatusTypeDef QSPI_Exit_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b092      	sub	sp, #72	@ 0x48
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022cc:	f241 3188 	movw	r1, #5000	@ 0x1388
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f7ff f8dd 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <QSPI_Exit_4Byte_Mode+0x1c>
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e03d      	b.n	800235c <QSPI_Exit_4Byte_Mode+0x98>

    memset(&sCommand, 0, sizeof(sCommand));
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	2238      	movs	r2, #56	@ 0x38
 80022e6:	2100      	movs	r1, #0
 80022e8:	4618      	mov	r0, r3
 80022ea:	f01d f9b0 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80022ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_EXIT_4BYTE_ADDRESS_MODE_CMD; // EXIT 4-BYTE ADDRESS MODE
 80022f4:	23e9      	movs	r3, #233	@ 0xe9
 80022f6:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80022f8:	2300      	movs	r3, #0
 80022fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80022fc:	2300      	movs	r3, #0
 80022fe:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8002300:	2300      	movs	r3, #0
 8002302:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002308:	2300      	movs	r3, #0
 800230a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800230c:	f107 0310 	add.w	r3, r7, #16
 8002310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002314:	4619      	mov	r1, r3
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f012 f842 	bl	80143a0 <HAL_QSPI_Command>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <QSPI_Exit_4Byte_Mode+0x62>
        return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e01a      	b.n	800235c <QSPI_Exit_4Byte_Mode+0x98>

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002326:	f241 3188 	movw	r1, #5000	@ 0x1388
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7ff f8b0 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <QSPI_Exit_4Byte_Mode+0x76>
        return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e010      	b.n	800235c <QSPI_Exit_4Byte_Mode+0x98>

    uint8_t ads = 0xFF;
 800233a:	23ff      	movs	r3, #255	@ 0xff
 800233c:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 0)
 800233e:	f107 030f 	add.w	r3, r7, #15
 8002342:	4619      	mov	r1, r3
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff fe6e 	bl	8002026 <QSPI_Check_4Byte_Mode>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d104      	bne.n	800235a <QSPI_Exit_4Byte_Mode+0x96>
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <QSPI_Exit_4Byte_Mode+0x96>
        return HAL_OK;
 8002356:	2300      	movs	r3, #0
 8002358:	e000      	b.n	800235c <QSPI_Exit_4Byte_Mode+0x98>

    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	3748      	adds	r7, #72	@ 0x48
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <QSPI_Write_Status_Reg1>:

HAL_StatusTypeDef QSPI_Write_Status_Reg1(QSPI_HandleTypeDef *hqspi, uint8_t value)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b090      	sub	sp, #64	@ 0x40
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	460b      	mov	r3, r1
 800236e:	70fb      	strb	r3, [r7, #3]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff fa57 	bl	8001824 <QSPI_WriteEnable>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <QSPI_Write_Status_Reg1+0x1c>
        return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e035      	b.n	80023ec <QSPI_Write_Status_Reg1+0x88>

    memset(&sCommand, 0, sizeof(sCommand));
 8002380:	f107 0308 	add.w	r3, r7, #8
 8002384:	2238      	movs	r2, #56	@ 0x38
 8002386:	2100      	movs	r1, #0
 8002388:	4618      	mov	r0, r3
 800238a:	f01d f960 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800238e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002392:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // 0x01
 8002394:	2301      	movs	r3, #1
 8002396:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800239c:	2300      	movs	r3, #0
 800239e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80023a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData            = 1;
 80023a6:	2301      	movs	r3, #1
 80023a8:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 80023aa:	2300      	movs	r3, #0
 80023ac:	61fb      	str	r3, [r7, #28]

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80023ae:	f107 0308 	add.w	r3, r7, #8
 80023b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023b6:	4619      	mov	r1, r3
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f011 fff1 	bl	80143a0 <HAL_QSPI_Command>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <QSPI_Write_Status_Reg1+0x64>
        return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e011      	b.n	80023ec <QSPI_Write_Status_Reg1+0x88>

    if (HAL_QSPI_Transmit(hqspi, &value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80023c8:	1cfb      	adds	r3, r7, #3
 80023ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ce:	4619      	mov	r1, r3
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f012 f8a9 	bl	8014528 <HAL_QSPI_Transmit>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <QSPI_Write_Status_Reg1+0x7c>
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e005      	b.n	80023ec <QSPI_Write_Status_Reg1+0x88>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80023e0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff f853 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 80023ea:	4603      	mov	r3, r0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3740      	adds	r7, #64	@ 0x40
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <QSPI_Write_Status_Reg2>:


HAL_StatusTypeDef QSPI_Write_Status_Reg2(QSPI_HandleTypeDef *hqspi, uint8_t value)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b090      	sub	sp, #64	@ 0x40
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	70fb      	strb	r3, [r7, #3]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff fa0f 	bl	8001824 <QSPI_WriteEnable>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <QSPI_Write_Status_Reg2+0x1c>
        return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e035      	b.n	800247c <QSPI_Write_Status_Reg2+0x88>

    memset(&sCommand, 0, sizeof(sCommand));
 8002410:	f107 0308 	add.w	r3, r7, #8
 8002414:	2238      	movs	r2, #56	@ 0x38
 8002416:	2100      	movs	r1, #0
 8002418:	4618      	mov	r0, r3
 800241a:	f01d f918 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800241e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002422:	623b      	str	r3, [r7, #32]
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD; // 0x31
 8002424:	2331      	movs	r3, #49	@ 0x31
 8002426:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8002428:	2300      	movs	r3, #0
 800242a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800242c:	2300      	movs	r3, #0
 800242e:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8002430:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002434:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData            = 1;
 8002436:	2301      	movs	r3, #1
 8002438:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 800243a:	2300      	movs	r3, #0
 800243c:	61fb      	str	r3, [r7, #28]

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800243e:	f107 0308 	add.w	r3, r7, #8
 8002442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002446:	4619      	mov	r1, r3
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f011 ffa9 	bl	80143a0 <HAL_QSPI_Command>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <QSPI_Write_Status_Reg2+0x64>
        return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e011      	b.n	800247c <QSPI_Write_Status_Reg2+0x88>

    if (HAL_QSPI_Transmit(hqspi, &value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002458:	1cfb      	adds	r3, r7, #3
 800245a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800245e:	4619      	mov	r1, r3
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f012 f861 	bl	8014528 <HAL_QSPI_Transmit>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <QSPI_Write_Status_Reg2+0x7c>
        return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e005      	b.n	800247c <QSPI_Write_Status_Reg2+0x88>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8002470:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f7ff f80b 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 800247a:	4603      	mov	r3, r0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3740      	adds	r7, #64	@ 0x40
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <QSPI_Clear_CMP>:

HAL_StatusTypeDef QSPI_Clear_CMP(QSPI_HandleTypeDef *hqspi)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b092      	sub	sp, #72	@ 0x48
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t data[2];

    // SR1 = 0x00  sin BP, sin TB
    // SR2 = 0x02  QE=1, CMP=0
    data[0] = 0x00;
 800248c:	2300      	movs	r3, #0
 800248e:	733b      	strb	r3, [r7, #12]
    data[1] = 0x02;
 8002490:	2302      	movs	r3, #2
 8002492:	737b      	strb	r3, [r7, #13]

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff f9c5 	bl	8001824 <QSPI_WriteEnable>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <QSPI_Clear_CMP+0x20>
        return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e032      	b.n	800250a <QSPI_Clear_CMP+0x86>

    memset(&sCommand, 0, sizeof(sCommand));
 80024a4:	f107 0310 	add.w	r3, r7, #16
 80024a8:	2238      	movs	r2, #56	@ 0x38
 80024aa:	2100      	movs	r1, #0
 80024ac:	4618      	mov	r0, r3
 80024ae:	f01d f8ce 	bl	801f64e <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80024b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // Write SR1+SR2 juntos
 80024b8:	2301      	movs	r3, #1
 80024ba:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80024bc:	2300      	movs	r3, #0
 80024be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80024c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024c4:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 2;
 80024c6:	2302      	movs	r3, #2
 80024c8:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80024ca:	f107 0310 	add.w	r3, r7, #16
 80024ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d2:	4619      	mov	r1, r3
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f011 ff63 	bl	80143a0 <HAL_QSPI_Command>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <QSPI_Clear_CMP+0x60>
        return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e012      	b.n	800250a <QSPI_Clear_CMP+0x86>

    if (HAL_QSPI_Transmit(hqspi, data, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80024e4:	f107 030c 	add.w	r3, r7, #12
 80024e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ec:	4619      	mov	r1, r3
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f012 f81a 	bl	8014528 <HAL_QSPI_Transmit>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <QSPI_Clear_CMP+0x7a>
        return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e005      	b.n	800250a <QSPI_Clear_CMP+0x86>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80024fe:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7fe ffc4 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8002508:	4603      	mov	r3, r0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3748      	adds	r7, #72	@ 0x48
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <QSPI_Set_Status_Config>:

HAL_StatusTypeDef QSPI_Set_Status_Config(QSPI_HandleTypeDef *hqspi)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b084      	sub	sp, #16
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 800251a:	2300      	movs	r3, #0
 800251c:	73fb      	strb	r3, [r7, #15]

	status = QSPI_Software_Reset(hqspi);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f7ff f93a 	bl	8001798 <QSPI_Software_Reset>
 8002524:	4603      	mov	r3, r0
 8002526:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <QSPI_Set_Status_Config+0x20>
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	e019      	b.n	8002566 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enter_4Byte_Mode(hqspi);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7ff fe76 	bl	8002224 <QSPI_Enter_4Byte_Mode>
 8002538:	4603      	mov	r3, r0
 800253a:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 800253c:	7bfb      	ldrb	r3, [r7, #15]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <QSPI_Set_Status_Config+0x34>
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	e00f      	b.n	8002566 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enable_Quad_Mode(hqspi);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7ff f89c 	bl	8001684 <QSPI_Enable_Quad_Mode>
 800254c:	4603      	mov	r3, r0
 800254e:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <QSPI_Set_Status_Config+0x48>
 8002556:	7bfb      	ldrb	r3, [r7, #15]
 8002558:	e005      	b.n	8002566 <QSPI_Set_Status_Config+0x54>
	status = QSPI_Clear_CMP(hqspi);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7ff ff92 	bl	8002484 <QSPI_Clear_CMP>
 8002560:	4603      	mov	r3, r0
 8002562:	73fb      	strb	r3, [r7, #15]

	return status;
 8002564:	7bfb      	ldrb	r3, [r7, #15]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <QSPI_DisableMemoryMapped>:

HAL_StatusTypeDef QSPI_DisableMemoryMapped(QSPI_HandleTypeDef *hqspi)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
    if (HAL_QSPI_Abort(hqspi) != HAL_OK) return HAL_ERROR;
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f012 fd87 	bl	801508a <HAL_QSPI_Abort>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <QSPI_DisableMemoryMapped+0x18>
 8002582:	2301      	movs	r3, #1
 8002584:	e00a      	b.n	800259c <QSPI_DisableMemoryMapped+0x2e>
    if (QSPI_Wait_For_Ready_Manual(hqspi, 1000) != HAL_OK) return HAL_ERROR;
 8002586:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f7fe ff80 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <QSPI_DisableMemoryMapped+0x2c>
 8002596:	2301      	movs	r3, #1
 8002598:	e000      	b.n	800259c <QSPI_DisableMemoryMapped+0x2e>

    return HAL_OK;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <QSPI_ReadStatusAll>:

HAL_StatusTypeDef QSPI_ReadStatusAll(QSPI_HandleTypeDef *hqspi, QSPI_StatusRegs_t *status)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
    if (!status) return HAL_ERROR;
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <QSPI_ReadStatusAll+0x14>
 80025b4:	2301      	movs	r3, #1
 80025b6:	e068      	b.n	800268a <QSPI_ReadStatusAll+0xe6>
    memset(status, 0, sizeof(QSPI_StatusRegs_t));
 80025b8:	220a      	movs	r2, #10
 80025ba:	2100      	movs	r1, #0
 80025bc:	6838      	ldr	r0, [r7, #0]
 80025be:	f01d f846 	bl	801f64e <memset>

    uint8_t sr1 = 0, sr2 = 0, sr3 = 0;
 80025c2:	2300      	movs	r3, #0
 80025c4:	73fb      	strb	r3, [r7, #15]
 80025c6:	2300      	movs	r3, #0
 80025c8:	73bb      	strb	r3, [r7, #14]
 80025ca:	2300      	movs	r3, #0
 80025cc:	737b      	strb	r3, [r7, #13]

    if (QSPI_Read_Status_Reg1(hqspi, &sr1) != HAL_OK) return HAL_ERROR;
 80025ce:	f107 030f 	add.w	r3, r7, #15
 80025d2:	4619      	mov	r1, r3
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f7fe ffaa 	bl	800152e <QSPI_Read_Status_Reg1>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <QSPI_ReadStatusAll+0x40>
 80025e0:	2301      	movs	r3, #1
 80025e2:	e052      	b.n	800268a <QSPI_ReadStatusAll+0xe6>
    if (QSPI_Read_Status_Reg2(hqspi, &sr2) != HAL_OK) return HAL_ERROR;
 80025e4:	f107 030e 	add.w	r3, r7, #14
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7fe ffd8 	bl	80015a0 <QSPI_Read_Status_Reg2>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <QSPI_ReadStatusAll+0x56>
 80025f6:	2301      	movs	r3, #1
 80025f8:	e047      	b.n	800268a <QSPI_ReadStatusAll+0xe6>
    if (QSPI_Read_Status_Reg3(hqspi, &sr3) != HAL_OK) return HAL_ERROR;
 80025fa:	f107 030d 	add.w	r3, r7, #13
 80025fe:	4619      	mov	r1, r3
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7ff f806 	bl	8001612 <QSPI_Read_Status_Reg3>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <QSPI_ReadStatusAll+0x6c>
 800260c:	2301      	movs	r3, #1
 800260e:	e03c      	b.n	800268a <QSPI_ReadStatusAll+0xe6>

    status->SR1 = sr1;
 8002610:	7bfa      	ldrb	r2, [r7, #15]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	701a      	strb	r2, [r3, #0]
    status->SR2 = sr2;
 8002616:	7bba      	ldrb	r2, [r7, #14]
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	705a      	strb	r2, [r3, #1]
    status->SR3 = sr3;
 800261c:	7b7a      	ldrb	r2, [r7, #13]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	709a      	strb	r2, [r3, #2]

    status->BUSY = sr1 & 0x01;
 8002622:	7bfb      	ldrb	r3, [r7, #15]
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	b2da      	uxtb	r2, r3
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	70da      	strb	r2, [r3, #3]
    status->WEL  = (sr1 >> 1) & 0x01;
 800262e:	7bfb      	ldrb	r3, [r7, #15]
 8002630:	085b      	lsrs	r3, r3, #1
 8002632:	b2db      	uxtb	r3, r3
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	b2da      	uxtb	r2, r3
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	711a      	strb	r2, [r3, #4]
    status->BP   = (sr1 >> 2) & 0x1F;   // BP0BP4
 800263e:	7bfb      	ldrb	r3, [r7, #15]
 8002640:	089b      	lsrs	r3, r3, #2
 8002642:	b2db      	uxtb	r3, r3
 8002644:	f003 031f 	and.w	r3, r3, #31
 8002648:	b2da      	uxtb	r2, r3
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	721a      	strb	r2, [r3, #8]

    status->QE   = (sr2 >> 1) & 0x01;
 800264e:	7bbb      	ldrb	r3, [r7, #14]
 8002650:	085b      	lsrs	r3, r3, #1
 8002652:	b2db      	uxtb	r3, r3
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	b2da      	uxtb	r2, r3
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	715a      	strb	r2, [r3, #5]
    status->SRL  = (sr2 >> 7) & 0x01;
 800265e:	7bbb      	ldrb	r3, [r7, #14]
 8002660:	09db      	lsrs	r3, r3, #7
 8002662:	b2da      	uxtb	r2, r3
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	71da      	strb	r2, [r3, #7]
    status->CMP  = (sr2 >> 6) & 0x01;
 8002668:	7bbb      	ldrb	r3, [r7, #14]
 800266a:	099b      	lsrs	r3, r3, #6
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	b2da      	uxtb	r2, r3
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	719a      	strb	r2, [r3, #6]
    status->LB   = (sr2 >> 3) & 0x03;   // LB bits opcionales segn variante
 8002678:	7bbb      	ldrb	r3, [r7, #14]
 800267a:	08db      	lsrs	r3, r3, #3
 800267c:	b2db      	uxtb	r3, r3
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	b2da      	uxtb	r2, r3
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	725a      	strb	r2, [r3, #9]

    return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <QSPI_SelfTest>:

HAL_StatusTypeDef QSPI_SelfTest(QSPI_HandleTypeDef *hqspi, uint32_t address, const char *pattern, uint32_t size)
{
 8002692:	b590      	push	{r4, r7, lr}
 8002694:	f5ad 7d07 	sub.w	sp, sp, #540	@ 0x21c
 8002698:	af00      	add	r7, sp, #0
 800269a:	f507 7406 	add.w	r4, r7, #536	@ 0x218
 800269e:	f5a4 7403 	sub.w	r4, r4, #524	@ 0x20c
 80026a2:	6020      	str	r0, [r4, #0]
 80026a4:	f507 7006 	add.w	r0, r7, #536	@ 0x218
 80026a8:	f5a0 7004 	sub.w	r0, r0, #528	@ 0x210
 80026ac:	6001      	str	r1, [r0, #0]
 80026ae:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 80026b2:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 80026b6:	600a      	str	r2, [r1, #0]
 80026b8:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80026bc:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 80026c0:	6013      	str	r3, [r2, #0]
    uint8_t verify_buf[512]; // buffer temporal de lectura
    uint32_t test_size = size;
 80026c2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80026c6:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

    if (test_size > W25Q256JV_PAGE_SIZE)
 80026d0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80026d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026d8:	d903      	bls.n	80026e2 <QSPI_SelfTest+0x50>
        test_size = W25Q256JV_PAGE_SIZE;
 80026da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026de:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

    if (QSPI_Wait_For_Ready_Manual(hqspi, 1000) != HAL_OK) return HAL_ERROR;
 80026e2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80026e6:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80026ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	f7fe fece 	bl	8001490 <QSPI_Wait_For_Ready_Manual>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <QSPI_SelfTest+0x6c>
 80026fa:	2301      	movs	r3, #1
 80026fc:	e052      	b.n	80027a4 <QSPI_SelfTest+0x112>
    if (QSPI_Set_Status_Config(hqspi) != HAL_OK) return HAL_ERROR;
 80026fe:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002702:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8002706:	6818      	ldr	r0, [r3, #0]
 8002708:	f7ff ff03 	bl	8002512 <QSPI_Set_Status_Config>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <QSPI_SelfTest+0x84>
 8002712:	2301      	movs	r3, #1
 8002714:	e046      	b.n	80027a4 <QSPI_SelfTest+0x112>
    if (QSPI_Sector_Erase(hqspi, TEST_ADDR, TEST_ADDR + W25Q256JV_SECTOR_SIZE) != HAL_OK) return HAL_ERROR;
 8002716:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800271a:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800271e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002722:	2100      	movs	r1, #0
 8002724:	6818      	ldr	r0, [r3, #0]
 8002726:	f7ff f8f1 	bl	800190c <QSPI_Sector_Erase>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <QSPI_SelfTest+0xa2>
 8002730:	2301      	movs	r3, #1
 8002732:	e037      	b.n	80027a4 <QSPI_SelfTest+0x112>
    if (QSPI_Write_String_Quad(hqspi, pattern, TEST_ADDR) != HAL_OK) return HAL_ERROR;
 8002734:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002738:	f5a3 7105 	sub.w	r1, r3, #532	@ 0x214
 800273c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002740:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8002744:	2200      	movs	r2, #0
 8002746:	6809      	ldr	r1, [r1, #0]
 8002748:	6818      	ldr	r0, [r3, #0]
 800274a:	f7ff fa91 	bl	8001c70 <QSPI_Write_String_Quad>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <QSPI_SelfTest+0xc6>
 8002754:	2301      	movs	r3, #1
 8002756:	e025      	b.n	80027a4 <QSPI_SelfTest+0x112>
    if (QSPI_Fast_Read_Quad_Output(hqspi, verify_buf, address, test_size) != HAL_OK) return HAL_ERROR;
 8002758:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800275c:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8002760:	f107 0114 	add.w	r1, r7, #20
 8002764:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002768:	f5a3 7003 	sub.w	r0, r3, #524	@ 0x20c
 800276c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8002770:	6812      	ldr	r2, [r2, #0]
 8002772:	6800      	ldr	r0, [r0, #0]
 8002774:	f7ff fbd6 	bl	8001f24 <QSPI_Fast_Read_Quad_Output>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <QSPI_SelfTest+0xf0>
 800277e:	2301      	movs	r3, #1
 8002780:	e010      	b.n	80027a4 <QSPI_SelfTest+0x112>

    if (memcmp(pattern, verify_buf, test_size) != 0) return HAL_ERROR;
 8002782:	f107 0114 	add.w	r1, r7, #20
 8002786:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800278a:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800278e:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8002792:	6818      	ldr	r0, [r3, #0]
 8002794:	f01c ff4b 	bl	801f62e <memcmp>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <QSPI_SelfTest+0x110>
 800279e:	2301      	movs	r3, #1
 80027a0:	e000      	b.n	80027a4 <QSPI_SelfTest+0x112>

    return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd90      	pop	{r4, r7, pc}

080027ae <QSPI_EnableMemoryMapped_1_1_4>:

HAL_StatusTypeDef QSPI_EnableMemoryMapped_1_1_4(QSPI_HandleTypeDef *hqspi)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b092      	sub	sp, #72	@ 0x48
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand = {0};
 80027b6:	f107 0310 	add.w	r3, r7, #16
 80027ba:	2238      	movs	r2, #56	@ 0x38
 80027bc:	2100      	movs	r1, #0
 80027be:	4618      	mov	r0, r3
 80027c0:	f01c ff45 	bl	801f64e <memset>
    QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 80027c4:	f107 0308 	add.w	r3, r7, #8
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	605a      	str	r2, [r3, #4]

    /* --- Configuracin del comando --- */
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;   // opcode en 1 lnea
 80027ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = 0x6C;                      // Fast Read Quad Output (4-byte)
 80027d4:	236c      	movs	r3, #108	@ 0x6c
 80027d6:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;       // direccin en 1 lnea
 80027d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;      // 4 bytes de direccin
 80027de:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80027e2:	61fb      	str	r3, [r7, #28]
    sCommand.DataMode          = QSPI_DATA_4_LINES;         // datos en 4 lneas
 80027e4:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80027e8:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 8;                         // segn datasheet (8 dummy tpicos)
 80027ea:	2308      	movs	r3, #8
 80027ec:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80027ee:	2300      	movs	r3, #0
 80027f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;  // opcode en cada transaccin
 80027f2:	2300      	movs	r3, #0
 80027f4:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE; // no hay modo bits
 80027f6:	2300      	movs	r3, #0
 80027f8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* --- Configuracin de memory-mapped --- */
    sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE; // sin timeout
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
    sMemMappedCfg.TimeOutPeriod     = 0;
 80027fe:	2300      	movs	r3, #0
 8002800:	60bb      	str	r3, [r7, #8]

    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
 8002802:	f107 0208 	add.w	r2, r7, #8
 8002806:	f107 0310 	add.w	r3, r7, #16
 800280a:	4619      	mov	r1, r3
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f012 fb70 	bl	8014ef2 <HAL_QSPI_MemoryMapped>
 8002812:	4603      	mov	r3, r0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3748      	adds	r7, #72	@ 0x48
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <QSPI_EnableMemoryMapped_1_4_4>:

HAL_StatusTypeDef QSPI_EnableMemoryMapped_1_4_4(QSPI_HandleTypeDef *hqspi)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b092      	sub	sp, #72	@ 0x48
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand = {0};
 8002824:	f107 0310 	add.w	r3, r7, #16
 8002828:	2238      	movs	r2, #56	@ 0x38
 800282a:	2100      	movs	r1, #0
 800282c:	4618      	mov	r0, r3
 800282e:	f01c ff0e 	bl	801f64e <memset>
    QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 8002832:	f107 0308 	add.w	r3, r7, #8
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]

    /* --- Configuracin del comando --- */
    sCommand.InstructionMode      = QSPI_INSTRUCTION_1_LINE;  // opcode en 1 lnea
 800283c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002840:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction          = 0xEC;                     // Fast Read Quad I/O (4-byte)
 8002842:	23ec      	movs	r3, #236	@ 0xec
 8002844:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode          = QSPI_ADDRESS_4_LINES;     // direccin en 4 lneas
 8002846:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800284a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize          = QSPI_ADDRESS_32_BITS;
 800284c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002850:	61fb      	str	r3, [r7, #28]
    sCommand.AlternateByteMode    = QSPI_ALTERNATE_BYTES_4_LINES; // modo bits en 4 lneas
 8002852:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002856:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AlternateBytesSize   = QSPI_ALTERNATE_BYTES_8_BITS;  // 8 bits de modo (generalmente 0x00)
 8002858:	2300      	movs	r3, #0
 800285a:	623b      	str	r3, [r7, #32]
    sCommand.AlternateBytes       = 0x00;                      // modo bits = 0
 800285c:	2300      	movs	r3, #0
 800285e:	61bb      	str	r3, [r7, #24]
    sCommand.DataMode             = QSPI_DATA_4_LINES;
 8002860:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8002864:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles          = 4;                         // segn datasheet Winbond (6 dummy tpicos)
 8002866:	2304      	movs	r3, #4
 8002868:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DdrMode              = QSPI_DDR_MODE_DISABLE;
 800286a:	2300      	movs	r3, #0
 800286c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode             = QSPI_SIOO_INST_EVERY_CMD;
 800286e:	2300      	movs	r3, #0
 8002870:	647b      	str	r3, [r7, #68]	@ 0x44

    /* --- Configuracin de memory-mapped --- */
    sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8002872:	2300      	movs	r3, #0
 8002874:	60fb      	str	r3, [r7, #12]
    sMemMappedCfg.TimeOutPeriod     = 0;
 8002876:	2300      	movs	r3, #0
 8002878:	60bb      	str	r3, [r7, #8]

    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
 800287a:	f107 0208 	add.w	r2, r7, #8
 800287e:	f107 0310 	add.w	r3, r7, #16
 8002882:	4619      	mov	r1, r3
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f012 fb34 	bl	8014ef2 <HAL_QSPI_MemoryMapped>
 800288a:	4603      	mov	r3, r0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3748      	adds	r7, #72	@ 0x48
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <QSPI_MemoryMapped_SelfTest>:

HAL_StatusTypeDef QSPI_MemoryMapped_SelfTest(QSPI_HandleTypeDef *hqspi, uint32_t test_addr, const char *test_string)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b0c8      	sub	sp, #288	@ 0x120
 8002898:	af00      	add	r7, sp, #0
 800289a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800289e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80028a2:	6018      	str	r0, [r3, #0]
 80028a4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80028a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80028ac:	6019      	str	r1, [r3, #0]
 80028ae:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80028b2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80028b6:	601a      	str	r2, [r3, #0]
    uint32_t len = strlen(test_string);
 80028b8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80028bc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80028c0:	6818      	ldr	r0, [r3, #0]
 80028c2:	f7fd fd51 	bl	8000368 <strlen>
 80028c6:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
    uint8_t read_buffer[W25Q256JV_PAGE_SIZE] = {0};
 80028ca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80028ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80028d2:	4618      	mov	r0, r3
 80028d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028d8:	461a      	mov	r2, r3
 80028da:	2100      	movs	r1, #0
 80028dc:	f01c feb7 	bl	801f64e <memset>

    if (QSPI_Set_Status_Config(hqspi) != HAL_OK) return HAL_ERROR;
 80028e0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80028e4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80028e8:	6818      	ldr	r0, [r3, #0]
 80028ea:	f7ff fe12 	bl	8002512 <QSPI_Set_Status_Config>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <QSPI_MemoryMapped_SelfTest+0x64>
 80028f4:	2301      	movs	r3, #1
 80028f6:	e074      	b.n	80029e2 <QSPI_MemoryMapped_SelfTest+0x14e>

    if (QSPI_Sector_Erase(hqspi, test_addr, test_addr + W25Q256JV_SECTOR_SIZE) != HAL_OK) return HAL_ERROR;
 80028f8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80028fc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 8002906:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800290a:	f5a3 718c 	sub.w	r1, r3, #280	@ 0x118
 800290e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002912:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002916:	6809      	ldr	r1, [r1, #0]
 8002918:	6818      	ldr	r0, [r3, #0]
 800291a:	f7fe fff7 	bl	800190c <QSPI_Sector_Erase>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <QSPI_MemoryMapped_SelfTest+0x94>
 8002924:	2301      	movs	r3, #1
 8002926:	e05c      	b.n	80029e2 <QSPI_MemoryMapped_SelfTest+0x14e>

    if (QSPI_Write_Data_Quad(hqspi, (uint8_t *)test_string, len, test_addr) != HAL_OK) return HAL_ERROR;
 8002928:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800292c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002930:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8002934:	f5a2 718e 	sub.w	r1, r2, #284	@ 0x11c
 8002938:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800293c:	f5a2 708a 	sub.w	r0, r2, #276	@ 0x114
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002946:	6809      	ldr	r1, [r1, #0]
 8002948:	6800      	ldr	r0, [r0, #0]
 800294a:	f7ff f9eb 	bl	8001d24 <QSPI_Write_Data_Quad>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <QSPI_MemoryMapped_SelfTest+0xc4>
 8002954:	2301      	movs	r3, #1
 8002956:	e044      	b.n	80029e2 <QSPI_MemoryMapped_SelfTest+0x14e>

    if (QSPI_EnableMemoryMapped_1_4_4(hqspi) != HAL_OK) return HAL_ERROR;
 8002958:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800295c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002960:	6818      	ldr	r0, [r3, #0]
 8002962:	f7ff ff5b 	bl	800281c <QSPI_EnableMemoryMapped_1_4_4>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <QSPI_MemoryMapped_SelfTest+0xdc>
 800296c:	2301      	movs	r3, #1
 800296e:	e038      	b.n	80029e2 <QSPI_MemoryMapped_SelfTest+0x14e>

    volatile uint8_t *mapped_ptr = (volatile uint8_t *)(QSPI_BASE_ADDR + test_addr);
 8002970:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002974:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f103 4310 	add.w	r3, r3, #2415919104	@ 0x90000000
 800297e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint32_t i = 0; i < len; i++) {
 8002982:	2300      	movs	r3, #0
 8002984:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002988:	e014      	b.n	80029b4 <QSPI_MemoryMapped_SelfTest+0x120>
        read_buffer[i] = mapped_ptr[i];
 800298a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800298e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002992:	4413      	add	r3, r2
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	b2d9      	uxtb	r1, r3
 8002998:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800299c:	f5a3 7286 	sub.w	r2, r3, #268	@ 0x10c
 80029a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029a4:	4413      	add	r3, r2
 80029a6:	460a      	mov	r2, r1
 80029a8:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < len; i++) {
 80029aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029ae:	3301      	adds	r3, #1
 80029b0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80029b4:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80029b8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80029bc:	429a      	cmp	r2, r3
 80029be:	d3e4      	bcc.n	800298a <QSPI_MemoryMapped_SelfTest+0xf6>
    }

    if (memcmp(test_string, read_buffer, len) != 0) return HAL_ERROR;
 80029c0:	f107 0114 	add.w	r1, r7, #20
 80029c4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029c8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029cc:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80029d0:	6818      	ldr	r0, [r3, #0]
 80029d2:	f01c fe2c 	bl	801f62e <memcmp>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <QSPI_MemoryMapped_SelfTest+0x14c>
 80029dc:	2301      	movs	r3, #1
 80029de:	e000      	b.n	80029e2 <QSPI_MemoryMapped_SelfTest+0x14e>

    return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029f2:	4b0a      	ldr	r3, [pc, #40]	@ (8002a1c <HAL_MspInit+0x30>)
 80029f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80029f8:	4a08      	ldr	r2, [pc, #32]	@ (8002a1c <HAL_MspInit+0x30>)
 80029fa:	f043 0302 	orr.w	r3, r3, #2
 80029fe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002a02:	4b06      	ldr	r3, [pc, #24]	@ (8002a1c <HAL_MspInit+0x30>)
 8002a04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	607b      	str	r3, [r7, #4]
 8002a0e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	58024400 	.word	0x58024400

08002a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002a24:	f014 f9ba 	bl	8016d9c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a28:	bf00      	nop
 8002a2a:	e7fd      	b.n	8002a28 <NMI_Handler+0x8>

08002a2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a30:	bf00      	nop
 8002a32:	e7fd      	b.n	8002a30 <HardFault_Handler+0x4>

08002a34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a38:	bf00      	nop
 8002a3a:	e7fd      	b.n	8002a38 <MemManage_Handler+0x4>

08002a3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a40:	bf00      	nop
 8002a42:	e7fd      	b.n	8002a40 <BusFault_Handler+0x4>

08002a44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a48:	bf00      	nop
 8002a4a:	e7fd      	b.n	8002a48 <UsageFault_Handler+0x4>

08002a4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a50:	bf00      	nop
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr

08002a76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a7a:	f000 fffb 	bl	8003a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8002a86:	2000      	movs	r0, #0
 8002a88:	f000 fda6 	bl	80035d8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a8c:	bf00      	nop
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
}
 8002a94:	bf00      	nop
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <_getpid>:

int _getpid(void)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	af00      	add	r7, sp, #0
  return 1;
 8002aa2:	2301      	movs	r3, #1
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <_kill>:

int _kill(int pid, int sig)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
 8002ab6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ab8:	f01c fe76 	bl	801f7a8 <__errno>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2216      	movs	r2, #22
 8002ac0:	601a      	str	r2, [r3, #0]
  return -1;
 8002ac2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <_exit>:

void _exit (int status)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b082      	sub	sp, #8
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ad6:	f04f 31ff 	mov.w	r1, #4294967295
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff ffe7 	bl	8002aae <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ae0:	bf00      	nop
 8002ae2:	e7fd      	b.n	8002ae0 <_exit+0x12>

08002ae4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	e00a      	b.n	8002b0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002af6:	f3af 8000 	nop.w
 8002afa:	4601      	mov	r1, r0
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	1c5a      	adds	r2, r3, #1
 8002b00:	60ba      	str	r2, [r7, #8]
 8002b02:	b2ca      	uxtb	r2, r1
 8002b04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	697a      	ldr	r2, [r7, #20]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	dbf0      	blt.n	8002af6 <_read+0x12>
  }

  return len;
 8002b14:	687b      	ldr	r3, [r7, #4]
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}

08002b1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b086      	sub	sp, #24
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	60f8      	str	r0, [r7, #12]
 8002b26:	60b9      	str	r1, [r7, #8]
 8002b28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	e009      	b.n	8002b44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	1c5a      	adds	r2, r3, #1
 8002b34:	60ba      	str	r2, [r7, #8]
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f000 fe1d 	bl	8003778 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	3301      	adds	r3, #1
 8002b42:	617b      	str	r3, [r7, #20]
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	dbf1      	blt.n	8002b30 <_write+0x12>
  }
  return len;
 8002b4c:	687b      	ldr	r3, [r7, #4]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3718      	adds	r7, #24
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <_close>:

int _close(int file)
{
 8002b56:	b480      	push	{r7}
 8002b58:	b083      	sub	sp, #12
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr

08002b6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b6e:	b480      	push	{r7}
 8002b70:	b083      	sub	sp, #12
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
 8002b76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b7e:	605a      	str	r2, [r3, #4]
  return 0;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <_isatty>:

int _isatty(int file)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b083      	sub	sp, #12
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b96:	2301      	movs	r3, #1
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3714      	adds	r7, #20
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr

08002bbe <_open>:

int _open(char *path, int flags, ...)
{
 8002bbe:	b40e      	push	{r1, r2, r3}
 8002bc0:	b480      	push	{r7}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
 8002bc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	b003      	add	sp, #12
 8002bd8:	4770      	bx	lr

08002bda <_wait>:

int _wait(int *status)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  (void)status;
  errno = ECHILD;
 8002be2:	f01c fde1 	bl	801f7a8 <__errno>
 8002be6:	4603      	mov	r3, r0
 8002be8:	220a      	movs	r2, #10
 8002bea:	601a      	str	r2, [r3, #0]
  return -1;
 8002bec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3708      	adds	r7, #8
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <_unlink>:

int _unlink(char *name)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  (void)name;
  errno = ENOENT;
 8002c00:	f01c fdd2 	bl	801f7a8 <__errno>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2202      	movs	r2, #2
 8002c08:	601a      	str	r2, [r3, #0]
  return -1;
 8002c0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <_times>:

int _times(struct tms *buf)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  (void)buf;
  return -1;
 8002c1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <_stat>:

int _stat(char *file, struct stat *st)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
 8002c36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c3e:	605a      	str	r2, [r3, #4]
  return 0;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <_link>:

int _link(char *old, char *new)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b082      	sub	sp, #8
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
 8002c56:	6039      	str	r1, [r7, #0]
  (void)old;
  (void)new;
  errno = EMLINK;
 8002c58:	f01c fda6 	bl	801f7a8 <__errno>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	221f      	movs	r2, #31
 8002c60:	601a      	str	r2, [r3, #0]
  return -1;
 8002c62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <_fork>:

int _fork(void)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	af00      	add	r7, sp, #0
  errno = EAGAIN;
 8002c72:	f01c fd99 	bl	801f7a8 <__errno>
 8002c76:	4603      	mov	r3, r0
 8002c78:	220b      	movs	r2, #11
 8002c7a:	601a      	str	r2, [r3, #0]
  return -1;
 8002c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
 8002c90:	f01c fd8a 	bl	801f7a8 <__errno>
 8002c94:	4603      	mov	r3, r0
 8002c96:	220c      	movs	r2, #12
 8002c98:	601a      	str	r2, [r3, #0]
  return -1;
 8002c9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
	...

08002ca8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b086      	sub	sp, #24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cb0:	4a14      	ldr	r2, [pc, #80]	@ (8002d04 <_sbrk+0x5c>)
 8002cb2:	4b15      	ldr	r3, [pc, #84]	@ (8002d08 <_sbrk+0x60>)
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cbc:	4b13      	ldr	r3, [pc, #76]	@ (8002d0c <_sbrk+0x64>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d102      	bne.n	8002cca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cc4:	4b11      	ldr	r3, [pc, #68]	@ (8002d0c <_sbrk+0x64>)
 8002cc6:	4a12      	ldr	r2, [pc, #72]	@ (8002d10 <_sbrk+0x68>)
 8002cc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cca:	4b10      	ldr	r3, [pc, #64]	@ (8002d0c <_sbrk+0x64>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d207      	bcs.n	8002ce8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cd8:	f01c fd66 	bl	801f7a8 <__errno>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	220c      	movs	r2, #12
 8002ce0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce6:	e009      	b.n	8002cfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ce8:	4b08      	ldr	r3, [pc, #32]	@ (8002d0c <_sbrk+0x64>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cee:	4b07      	ldr	r3, [pc, #28]	@ (8002d0c <_sbrk+0x64>)
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	4a05      	ldr	r2, [pc, #20]	@ (8002d0c <_sbrk+0x64>)
 8002cf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	24080000 	.word	0x24080000
 8002d08:	00000400 	.word	0x00000400
 8002d0c:	2400010c 	.word	0x2400010c
 8002d10:	24000320 	.word	0x24000320

08002d14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d18:	4b43      	ldr	r3, [pc, #268]	@ (8002e28 <SystemInit+0x114>)
 8002d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d1e:	4a42      	ldr	r2, [pc, #264]	@ (8002e28 <SystemInit+0x114>)
 8002d20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d28:	4b40      	ldr	r3, [pc, #256]	@ (8002e2c <SystemInit+0x118>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 030f 	and.w	r3, r3, #15
 8002d30:	2b06      	cmp	r3, #6
 8002d32:	d807      	bhi.n	8002d44 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002d34:	4b3d      	ldr	r3, [pc, #244]	@ (8002e2c <SystemInit+0x118>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f023 030f 	bic.w	r3, r3, #15
 8002d3c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e2c <SystemInit+0x118>)
 8002d3e:	f043 0307 	orr.w	r3, r3, #7
 8002d42:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002d44:	4b3a      	ldr	r3, [pc, #232]	@ (8002e30 <SystemInit+0x11c>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a39      	ldr	r2, [pc, #228]	@ (8002e30 <SystemInit+0x11c>)
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002d50:	4b37      	ldr	r3, [pc, #220]	@ (8002e30 <SystemInit+0x11c>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002d56:	4b36      	ldr	r3, [pc, #216]	@ (8002e30 <SystemInit+0x11c>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	4935      	ldr	r1, [pc, #212]	@ (8002e30 <SystemInit+0x11c>)
 8002d5c:	4b35      	ldr	r3, [pc, #212]	@ (8002e34 <SystemInit+0x120>)
 8002d5e:	4013      	ands	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d62:	4b32      	ldr	r3, [pc, #200]	@ (8002e2c <SystemInit+0x118>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0308 	and.w	r3, r3, #8
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d007      	beq.n	8002d7e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002d6e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e2c <SystemInit+0x118>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 030f 	bic.w	r3, r3, #15
 8002d76:	4a2d      	ldr	r2, [pc, #180]	@ (8002e2c <SystemInit+0x118>)
 8002d78:	f043 0307 	orr.w	r3, r3, #7
 8002d7c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002d7e:	4b2c      	ldr	r3, [pc, #176]	@ (8002e30 <SystemInit+0x11c>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002d84:	4b2a      	ldr	r3, [pc, #168]	@ (8002e30 <SystemInit+0x11c>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002d8a:	4b29      	ldr	r3, [pc, #164]	@ (8002e30 <SystemInit+0x11c>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002d90:	4b27      	ldr	r3, [pc, #156]	@ (8002e30 <SystemInit+0x11c>)
 8002d92:	4a29      	ldr	r2, [pc, #164]	@ (8002e38 <SystemInit+0x124>)
 8002d94:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002d96:	4b26      	ldr	r3, [pc, #152]	@ (8002e30 <SystemInit+0x11c>)
 8002d98:	4a28      	ldr	r2, [pc, #160]	@ (8002e3c <SystemInit+0x128>)
 8002d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002d9c:	4b24      	ldr	r3, [pc, #144]	@ (8002e30 <SystemInit+0x11c>)
 8002d9e:	4a28      	ldr	r2, [pc, #160]	@ (8002e40 <SystemInit+0x12c>)
 8002da0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002da2:	4b23      	ldr	r3, [pc, #140]	@ (8002e30 <SystemInit+0x11c>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002da8:	4b21      	ldr	r3, [pc, #132]	@ (8002e30 <SystemInit+0x11c>)
 8002daa:	4a25      	ldr	r2, [pc, #148]	@ (8002e40 <SystemInit+0x12c>)
 8002dac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002dae:	4b20      	ldr	r3, [pc, #128]	@ (8002e30 <SystemInit+0x11c>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002db4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e30 <SystemInit+0x11c>)
 8002db6:	4a22      	ldr	r2, [pc, #136]	@ (8002e40 <SystemInit+0x12c>)
 8002db8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002dba:	4b1d      	ldr	r3, [pc, #116]	@ (8002e30 <SystemInit+0x11c>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e30 <SystemInit+0x11c>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e30 <SystemInit+0x11c>)
 8002dc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002dcc:	4b18      	ldr	r3, [pc, #96]	@ (8002e30 <SystemInit+0x11c>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e44 <SystemInit+0x130>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e48 <SystemInit+0x134>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dde:	d202      	bcs.n	8002de6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002de0:	4b1a      	ldr	r3, [pc, #104]	@ (8002e4c <SystemInit+0x138>)
 8002de2:	2201      	movs	r2, #1
 8002de4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002de6:	4b12      	ldr	r3, [pc, #72]	@ (8002e30 <SystemInit+0x11c>)
 8002de8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002dec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d113      	bne.n	8002e1c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002df4:	4b0e      	ldr	r3, [pc, #56]	@ (8002e30 <SystemInit+0x11c>)
 8002df6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002dfa:	4a0d      	ldr	r2, [pc, #52]	@ (8002e30 <SystemInit+0x11c>)
 8002dfc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e00:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002e04:	4b12      	ldr	r3, [pc, #72]	@ (8002e50 <SystemInit+0x13c>)
 8002e06:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002e0a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002e0c:	4b08      	ldr	r3, [pc, #32]	@ (8002e30 <SystemInit+0x11c>)
 8002e0e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002e12:	4a07      	ldr	r2, [pc, #28]	@ (8002e30 <SystemInit+0x11c>)
 8002e14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e18:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	e000ed00 	.word	0xe000ed00
 8002e2c:	52002000 	.word	0x52002000
 8002e30:	58024400 	.word	0x58024400
 8002e34:	eaf6ed7f 	.word	0xeaf6ed7f
 8002e38:	02020200 	.word	0x02020200
 8002e3c:	01ff0000 	.word	0x01ff0000
 8002e40:	01010280 	.word	0x01010280
 8002e44:	5c001000 	.word	0x5c001000
 8002e48:	ffff0000 	.word	0xffff0000
 8002e4c:	51008108 	.word	0x51008108
 8002e50:	52004000 	.word	0x52004000

08002e54 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b08b      	sub	sp, #44	@ 0x2c
 8002e58:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;


  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e5a:	4bb1      	ldr	r3, [pc, #708]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e62:	2b18      	cmp	r3, #24
 8002e64:	f200 812e 	bhi.w	80030c4 <SystemCoreClockUpdate+0x270>
 8002e68:	a201      	add	r2, pc, #4	@ (adr r2, 8002e70 <SystemCoreClockUpdate+0x1c>)
 8002e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e6e:	bf00      	nop
 8002e70:	08002ed5 	.word	0x08002ed5
 8002e74:	080030c5 	.word	0x080030c5
 8002e78:	080030c5 	.word	0x080030c5
 8002e7c:	080030c5 	.word	0x080030c5
 8002e80:	080030c5 	.word	0x080030c5
 8002e84:	080030c5 	.word	0x080030c5
 8002e88:	080030c5 	.word	0x080030c5
 8002e8c:	080030c5 	.word	0x080030c5
 8002e90:	08002ee9 	.word	0x08002ee9
 8002e94:	080030c5 	.word	0x080030c5
 8002e98:	080030c5 	.word	0x080030c5
 8002e9c:	080030c5 	.word	0x080030c5
 8002ea0:	080030c5 	.word	0x080030c5
 8002ea4:	080030c5 	.word	0x080030c5
 8002ea8:	080030c5 	.word	0x080030c5
 8002eac:	080030c5 	.word	0x080030c5
 8002eb0:	08002eef 	.word	0x08002eef
 8002eb4:	080030c5 	.word	0x080030c5
 8002eb8:	080030c5 	.word	0x080030c5
 8002ebc:	080030c5 	.word	0x080030c5
 8002ec0:	080030c5 	.word	0x080030c5
 8002ec4:	080030c5 	.word	0x080030c5
 8002ec8:	080030c5 	.word	0x080030c5
 8002ecc:	080030c5 	.word	0x080030c5
 8002ed0:	08002ef5 	.word	0x08002ef5
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 8002ed4:	4b92      	ldr	r3, [pc, #584]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	08db      	lsrs	r3, r3, #3
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	4a91      	ldr	r2, [pc, #580]	@ (8003124 <SystemCoreClockUpdate+0x2d0>)
 8002ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8002ee6:	e0f7      	b.n	80030d8 <SystemCoreClockUpdate+0x284>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    common_system_clock = CSI_VALUE;
 8002ee8:	4b8f      	ldr	r3, [pc, #572]	@ (8003128 <SystemCoreClockUpdate+0x2d4>)
 8002eea:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8002eec:	e0f4      	b.n	80030d8 <SystemCoreClockUpdate+0x284>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    common_system_clock = HSE_VALUE;
 8002eee:	4b8f      	ldr	r3, [pc, #572]	@ (800312c <SystemCoreClockUpdate+0x2d8>)
 8002ef0:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8002ef2:	e0f1      	b.n	80030d8 <SystemCoreClockUpdate+0x284>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ef4:	4b8a      	ldr	r3, [pc, #552]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef8:	f003 0303 	and.w	r3, r3, #3
 8002efc:	61fb      	str	r3, [r7, #28]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002efe:	4b88      	ldr	r3, [pc, #544]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f02:	091b      	lsrs	r3, r3, #4
 8002f04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f08:	61bb      	str	r3, [r7, #24]
    pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002f0a:	4b85      	ldr	r3, [pc, #532]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	617b      	str	r3, [r7, #20]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002f14:	4b82      	ldr	r3, [pc, #520]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f18:	08db      	lsrs	r3, r3, #3
 8002f1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	fb02 f303 	mul.w	r3, r2, r3
 8002f24:	ee07 3a90 	vmov	s15, r3
 8002f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f2c:	edc7 7a04 	vstr	s15, [r7, #16]

    if (pllm != 0U)
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f000 80c3 	beq.w	80030be <SystemCoreClockUpdate+0x26a>
    {
      switch (pllsource)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d059      	beq.n	8002ff2 <SystemCoreClockUpdate+0x19e>
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d878      	bhi.n	8003036 <SystemCoreClockUpdate+0x1e2>
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d003      	beq.n	8002f52 <SystemCoreClockUpdate+0xfe>
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d02e      	beq.n	8002fae <SystemCoreClockUpdate+0x15a>
 8002f50:	e071      	b.n	8003036 <SystemCoreClockUpdate+0x1e2>
      {
        case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */

        hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 8002f52:	4b73      	ldr	r3, [pc, #460]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	08db      	lsrs	r3, r3, #3
 8002f58:	f003 0303 	and.w	r3, r3, #3
 8002f5c:	4a71      	ldr	r2, [pc, #452]	@ (8003124 <SystemCoreClockUpdate+0x2d0>)
 8002f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f62:	60fb      	str	r3, [r7, #12]
        pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	ee07 3a90 	vmov	s15, r3
 8002f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	ee07 3a90 	vmov	s15, r3
 8002f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f7c:	4b68      	ldr	r3, [pc, #416]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f84:	ee07 3a90 	vmov	s15, r3
 8002f88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f8c:	ed97 6a04 	vldr	s12, [r7, #16]
 8002f90:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003130 <SystemCoreClockUpdate+0x2dc>
 8002f94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fa0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fa8:	edc7 7a08 	vstr	s15, [r7, #32]

        break;
 8002fac:	e071      	b.n	8003092 <SystemCoreClockUpdate+0x23e>

        case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	ee07 3a90 	vmov	s15, r3
 8002fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fb8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8003134 <SystemCoreClockUpdate+0x2e0>
 8002fbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fc0:	4b57      	ldr	r3, [pc, #348]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8002fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fc8:	ee07 3a90 	vmov	s15, r3
 8002fcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fd0:	ed97 6a04 	vldr	s12, [r7, #16]
 8002fd4:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003130 <SystemCoreClockUpdate+0x2dc>
 8002fd8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fdc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fe0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fe4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fec:	edc7 7a08 	vstr	s15, [r7, #32]
        break;
 8002ff0:	e04f      	b.n	8003092 <SystemCoreClockUpdate+0x23e>

        case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	ee07 3a90 	vmov	s15, r3
 8002ff8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ffc:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8003138 <SystemCoreClockUpdate+0x2e4>
 8003000:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003004:	4b46      	ldr	r3, [pc, #280]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8003006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800300c:	ee07 3a90 	vmov	s15, r3
 8003010:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003014:	ed97 6a04 	vldr	s12, [r7, #16]
 8003018:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003130 <SystemCoreClockUpdate+0x2dc>
 800301c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003020:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003024:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003028:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800302c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003030:	edc7 7a08 	vstr	s15, [r7, #32]
        break;
 8003034:	e02d      	b.n	8003092 <SystemCoreClockUpdate+0x23e>

      default:
          hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 8003036:	4b3a      	ldr	r3, [pc, #232]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	08db      	lsrs	r3, r3, #3
 800303c:	f003 0303 	and.w	r3, r3, #3
 8003040:	4a38      	ldr	r2, [pc, #224]	@ (8003124 <SystemCoreClockUpdate+0x2d0>)
 8003042:	fa22 f303 	lsr.w	r3, r2, r3
 8003046:	60fb      	str	r3, [r7, #12]
          pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	ee07 3a90 	vmov	s15, r3
 800304e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	ee07 3a90 	vmov	s15, r3
 8003058:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800305c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003060:	4b2f      	ldr	r3, [pc, #188]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8003062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003068:	ee07 3a90 	vmov	s15, r3
 800306c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003070:	ed97 6a04 	vldr	s12, [r7, #16]
 8003074:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003130 <SystemCoreClockUpdate+0x2dc>
 8003078:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800307c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003080:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003084:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800308c:	edc7 7a08 	vstr	s15, [r7, #32]
        break;
 8003090:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003092:	4b23      	ldr	r3, [pc, #140]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003096:	0a5b      	lsrs	r3, r3, #9
 8003098:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800309c:	3301      	adds	r3, #1
 800309e:	60bb      	str	r3, [r7, #8]
      common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	ee07 3a90 	vmov	s15, r3
 80030a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030aa:	edd7 6a08 	vldr	s13, [r7, #32]
 80030ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030b6:	ee17 3a90 	vmov	r3, s15
 80030ba:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    else
    {
      common_system_clock = 0U;
    }
    break;
 80030bc:	e00c      	b.n	80030d8 <SystemCoreClockUpdate+0x284>
      common_system_clock = 0U;
 80030be:	2300      	movs	r3, #0
 80030c0:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 80030c2:	e009      	b.n	80030d8 <SystemCoreClockUpdate+0x284>

  default:
    common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 80030c4:	4b16      	ldr	r3, [pc, #88]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	08db      	lsrs	r3, r3, #3
 80030ca:	f003 0303 	and.w	r3, r3, #3
 80030ce:	4a15      	ldr	r2, [pc, #84]	@ (8003124 <SystemCoreClockUpdate+0x2d0>)
 80030d0:	fa22 f303 	lsr.w	r3, r2, r3
 80030d4:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 80030d6:	bf00      	nop
  }

  /* Compute SystemClock frequency --------------------------------------------------*/
#if defined (RCC_D1CFGR_D1CPRE)
  tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 80030d8:	4b11      	ldr	r3, [pc, #68]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	0a1b      	lsrs	r3, r3, #8
 80030de:	f003 030f 	and.w	r3, r3, #15
 80030e2:	4a16      	ldr	r2, [pc, #88]	@ (800313c <SystemCoreClockUpdate+0x2e8>)
 80030e4:	5cd3      	ldrb	r3, [r2, r3]
 80030e6:	607b      	str	r3, [r7, #4]

  /* common_system_clock frequency : CM7 CPU frequency  */
  common_system_clock >>= tmp;
 80030e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	fa22 f303 	lsr.w	r3, r2, r3
 80030f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80030f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003120 <SystemCoreClockUpdate+0x2cc>)
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	4a10      	ldr	r2, [pc, #64]	@ (800313c <SystemCoreClockUpdate+0x2e8>)
 80030fc:	5cd3      	ldrb	r3, [r2, r3]
 80030fe:	f003 031f 	and.w	r3, r3, #31
 8003102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003104:	fa22 f303 	lsr.w	r3, r2, r3
 8003108:	4a0d      	ldr	r2, [pc, #52]	@ (8003140 <SystemCoreClockUpdate+0x2ec>)
 800310a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800310c:	4a0d      	ldr	r2, [pc, #52]	@ (8003144 <SystemCoreClockUpdate+0x2f0>)
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */
}
 8003112:	bf00      	nop
 8003114:	372c      	adds	r7, #44	@ 0x2c
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	58024400 	.word	0x58024400
 8003124:	03d09000 	.word	0x03d09000
 8003128:	003d0900 	.word	0x003d0900
 800312c:	017d7840 	.word	0x017d7840
 8003130:	46000000 	.word	0x46000000
 8003134:	4a742400 	.word	0x4a742400
 8003138:	4bbebc20 	.word	0x4bbebc20
 800313c:	0801fcf8 	.word	0x0801fcf8
 8003140:	2400000c 	.word	0x2400000c
 8003144:	24000008 	.word	0x24000008

08003148 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800314c:	4b09      	ldr	r3, [pc, #36]	@ (8003174 <ExitRun0Mode+0x2c>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	4a08      	ldr	r2, [pc, #32]	@ (8003174 <ExitRun0Mode+0x2c>)
 8003152:	f043 0302 	orr.w	r3, r3, #2
 8003156:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8003158:	bf00      	nop
 800315a:	4b06      	ldr	r3, [pc, #24]	@ (8003174 <ExitRun0Mode+0x2c>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0f9      	beq.n	800315a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8003166:	bf00      	nop
 8003168:	bf00      	nop
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	58024800 	.word	0x58024800

08003178 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003178:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80031b4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800317c:	f7ff ffe4 	bl	8003148 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003180:	f7ff fdc8 	bl	8002d14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003184:	480c      	ldr	r0, [pc, #48]	@ (80031b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003186:	490d      	ldr	r1, [pc, #52]	@ (80031bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003188:	4a0d      	ldr	r2, [pc, #52]	@ (80031c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800318a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800318c:	e002      	b.n	8003194 <LoopCopyDataInit>

0800318e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800318e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003192:	3304      	adds	r3, #4

08003194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003198:	d3f9      	bcc.n	800318e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800319a:	4a0a      	ldr	r2, [pc, #40]	@ (80031c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800319c:	4c0a      	ldr	r4, [pc, #40]	@ (80031c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800319e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031a0:	e001      	b.n	80031a6 <LoopFillZerobss>

080031a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031a4:	3204      	adds	r2, #4

080031a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031a8:	d3fb      	bcc.n	80031a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031aa:	f01c fb03 	bl	801f7b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031ae:	f7fd fd43 	bl	8000c38 <main>
  bx  lr
 80031b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80031b4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80031b8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80031bc:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 80031c0:	0801fd5c 	.word	0x0801fd5c
  ldr r2, =_sbss
 80031c4:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 80031c8:	24000320 	.word	0x24000320

080031cc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031cc:	e7fe      	b.n	80031cc <ADC3_IRQHandler>
	...

080031d0 <BSP_GetVersion>:
/**
  * @brief  This method returns the STM32H7XX NUCLEO BSP Driver revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
int32_t BSP_GetVersion(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return (int32_t)STM32H7XX_NUCLEO_BSP_VERSION;
 80031d4:	4b02      	ldr	r3, [pc, #8]	@ (80031e0 <BSP_GetVersion+0x10>)
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	01030300 	.word	0x01030300

080031e4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08c      	sub	sp, #48	@ 0x30
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	4603      	mov	r3, r0
 80031ec:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80031ee:	2300      	movs	r3, #0
 80031f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80031f2:	79fb      	ldrb	r3, [r7, #7]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d009      	beq.n	800320c <BSP_LED_Init+0x28>
 80031f8:	79fb      	ldrb	r3, [r7, #7]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d006      	beq.n	800320c <BSP_LED_Init+0x28>
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	2b02      	cmp	r3, #2
 8003202:	d003      	beq.n	800320c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003204:	f06f 0301 	mvn.w	r3, #1
 8003208:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800320a:	e055      	b.n	80032b8 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 800320c:	79fb      	ldrb	r3, [r7, #7]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10f      	bne.n	8003232 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8003212:	4b2c      	ldr	r3, [pc, #176]	@ (80032c4 <BSP_LED_Init+0xe0>)
 8003214:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003218:	4a2a      	ldr	r2, [pc, #168]	@ (80032c4 <BSP_LED_Init+0xe0>)
 800321a:	f043 0302 	orr.w	r3, r3, #2
 800321e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003222:	4b28      	ldr	r3, [pc, #160]	@ (80032c4 <BSP_LED_Init+0xe0>)
 8003224:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	617b      	str	r3, [r7, #20]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	e021      	b.n	8003276 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d10f      	bne.n	8003258 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8003238:	4b22      	ldr	r3, [pc, #136]	@ (80032c4 <BSP_LED_Init+0xe0>)
 800323a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800323e:	4a21      	ldr	r2, [pc, #132]	@ (80032c4 <BSP_LED_Init+0xe0>)
 8003240:	f043 0310 	orr.w	r3, r3, #16
 8003244:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003248:	4b1e      	ldr	r3, [pc, #120]	@ (80032c4 <BSP_LED_Init+0xe0>)
 800324a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	613b      	str	r3, [r7, #16]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	e00e      	b.n	8003276 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8003258:	4b1a      	ldr	r3, [pc, #104]	@ (80032c4 <BSP_LED_Init+0xe0>)
 800325a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800325e:	4a19      	ldr	r2, [pc, #100]	@ (80032c4 <BSP_LED_Init+0xe0>)
 8003260:	f043 0302 	orr.w	r3, r3, #2
 8003264:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003268:	4b16      	ldr	r3, [pc, #88]	@ (80032c4 <BSP_LED_Init+0xe0>)
 800326a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	60fb      	str	r3, [r7, #12]
 8003274:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	4a13      	ldr	r2, [pc, #76]	@ (80032c8 <BSP_LED_Init+0xe4>)
 800327a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800327e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8003280:	2301      	movs	r3, #1
 8003282:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8003284:	2300      	movs	r3, #0
 8003286:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003288:	2303      	movs	r3, #3
 800328a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800328c:	79fb      	ldrb	r3, [r7, #7]
 800328e:	4a0f      	ldr	r2, [pc, #60]	@ (80032cc <BSP_LED_Init+0xe8>)
 8003290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003294:	f107 0218 	add.w	r2, r7, #24
 8003298:	4611      	mov	r1, r2
 800329a:	4618      	mov	r0, r3
 800329c:	f008 f9dc 	bl	800b658 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80032a0:	79fb      	ldrb	r3, [r7, #7]
 80032a2:	4a0a      	ldr	r2, [pc, #40]	@ (80032cc <BSP_LED_Init+0xe8>)
 80032a4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	4a07      	ldr	r2, [pc, #28]	@ (80032c8 <BSP_LED_Init+0xe4>)
 80032ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80032b0:	2200      	movs	r2, #0
 80032b2:	4619      	mov	r1, r3
 80032b4:	f008 fca2 	bl	800bbfc <HAL_GPIO_WritePin>
  }

  return ret;
 80032b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3730      	adds	r7, #48	@ 0x30
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	58024400 	.word	0x58024400
 80032c8:	0801fd08 	.word	0x0801fd08
 80032cc:	24000014 	.word	0x24000014

080032d0 <BSP_LED_DeInit>:
  *     @arg  LED3
  * @note Led DeInit does not disable the GPIO clock nor disable the Mfx
  * @retval BSP status
  */
int32_t BSP_LED_DeInit(Led_TypeDef Led)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b088      	sub	sp, #32
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80032da:	2300      	movs	r3, #0
 80032dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80032de:	79fb      	ldrb	r3, [r7, #7]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d009      	beq.n	80032f8 <BSP_LED_DeInit+0x28>
 80032e4:	79fb      	ldrb	r3, [r7, #7]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d006      	beq.n	80032f8 <BSP_LED_DeInit+0x28>
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d003      	beq.n	80032f8 <BSP_LED_DeInit+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80032f0:	f06f 0301 	mvn.w	r3, #1
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	e019      	b.n	800332c <BSP_LED_DeInit+0x5c>
  }
  else
  {
    /* Turn off LED */
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80032f8:	79fb      	ldrb	r3, [r7, #7]
 80032fa:	4a0f      	ldr	r2, [pc, #60]	@ (8003338 <BSP_LED_DeInit+0x68>)
 80032fc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003300:	79fb      	ldrb	r3, [r7, #7]
 8003302:	4a0e      	ldr	r2, [pc, #56]	@ (800333c <BSP_LED_DeInit+0x6c>)
 8003304:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003308:	2200      	movs	r2, #0
 800330a:	4619      	mov	r1, r3
 800330c:	f008 fc76 	bl	800bbfc <HAL_GPIO_WritePin>
    /* DeInit the GPIO_LED pin */
    gpio_init_structure.Pin = LED_PIN[Led];
 8003310:	79fb      	ldrb	r3, [r7, #7]
 8003312:	4a0a      	ldr	r2, [pc, #40]	@ (800333c <BSP_LED_DeInit+0x6c>)
 8003314:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003318:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_DeInit(LED_PORT[Led], gpio_init_structure.Pin);
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	4a06      	ldr	r2, [pc, #24]	@ (8003338 <BSP_LED_DeInit+0x68>)
 800331e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	4611      	mov	r1, r2
 8003326:	4618      	mov	r0, r3
 8003328:	f008 fb46 	bl	800b9b8 <HAL_GPIO_DeInit>
  }

  return ret;
 800332c:	69fb      	ldr	r3, [r7, #28]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3720      	adds	r7, #32
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	24000014 	.word	0x24000014
 800333c:	0801fd08 	.word	0x0801fd08

08003340 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800334a:	2300      	movs	r3, #0
 800334c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800334e:	79fb      	ldrb	r3, [r7, #7]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d009      	beq.n	8003368 <BSP_LED_On+0x28>
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d006      	beq.n	8003368 <BSP_LED_On+0x28>
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	2b02      	cmp	r3, #2
 800335e:	d003      	beq.n	8003368 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003360:	f06f 0301 	mvn.w	r3, #1
 8003364:	60fb      	str	r3, [r7, #12]
 8003366:	e00b      	b.n	8003380 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8003368:	79fb      	ldrb	r3, [r7, #7]
 800336a:	4a08      	ldr	r2, [pc, #32]	@ (800338c <BSP_LED_On+0x4c>)
 800336c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003370:	79fb      	ldrb	r3, [r7, #7]
 8003372:	4a07      	ldr	r2, [pc, #28]	@ (8003390 <BSP_LED_On+0x50>)
 8003374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003378:	2201      	movs	r2, #1
 800337a:	4619      	mov	r1, r3
 800337c:	f008 fc3e 	bl	800bbfc <HAL_GPIO_WritePin>
  }

  return ret;
 8003380:	68fb      	ldr	r3, [r7, #12]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	24000014 	.word	0x24000014
 8003390:	0801fd08 	.word	0x0801fd08

08003394 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	4603      	mov	r3, r0
 800339c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800339e:	2300      	movs	r3, #0
 80033a0:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d009      	beq.n	80033bc <BSP_LED_Off+0x28>
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d006      	beq.n	80033bc <BSP_LED_Off+0x28>
 80033ae:	79fb      	ldrb	r3, [r7, #7]
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d003      	beq.n	80033bc <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80033b4:	f06f 0301 	mvn.w	r3, #1
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	e00b      	b.n	80033d4 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80033bc:	79fb      	ldrb	r3, [r7, #7]
 80033be:	4a08      	ldr	r2, [pc, #32]	@ (80033e0 <BSP_LED_Off+0x4c>)
 80033c0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80033c4:	79fb      	ldrb	r3, [r7, #7]
 80033c6:	4a07      	ldr	r2, [pc, #28]	@ (80033e4 <BSP_LED_Off+0x50>)
 80033c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033cc:	2200      	movs	r2, #0
 80033ce:	4619      	mov	r1, r3
 80033d0:	f008 fc14 	bl	800bbfc <HAL_GPIO_WritePin>
  }

  return ret;
 80033d4:	68fb      	ldr	r3, [r7, #12]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	24000014 	.word	0x24000014
 80033e4:	0801fd08 	.word	0x0801fd08

080033e8 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d009      	beq.n	8003410 <BSP_LED_Toggle+0x28>
 80033fc:	79fb      	ldrb	r3, [r7, #7]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d006      	beq.n	8003410 <BSP_LED_Toggle+0x28>
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	2b02      	cmp	r3, #2
 8003406:	d003      	beq.n	8003410 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003408:	f06f 0301 	mvn.w	r3, #1
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	e00b      	b.n	8003428 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8003410:	79fb      	ldrb	r3, [r7, #7]
 8003412:	4a08      	ldr	r2, [pc, #32]	@ (8003434 <BSP_LED_Toggle+0x4c>)
 8003414:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003418:	79fb      	ldrb	r3, [r7, #7]
 800341a:	4907      	ldr	r1, [pc, #28]	@ (8003438 <BSP_LED_Toggle+0x50>)
 800341c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003420:	4619      	mov	r1, r3
 8003422:	4610      	mov	r0, r2
 8003424:	f008 fc03 	bl	800bc2e <HAL_GPIO_TogglePin>
  }

  return ret;
 8003428:	68fb      	ldr	r3, [r7, #12]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	24000014 	.word	0x24000014
 8003438:	0801fd08 	.word	0x0801fd08

0800343c <BSP_LED_GetState>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval LED status
  */
int32_t BSP_LED_GetState (Led_TypeDef Led)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d009      	beq.n	8003460 <BSP_LED_GetState+0x24>
 800344c:	79fb      	ldrb	r3, [r7, #7]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d006      	beq.n	8003460 <BSP_LED_GetState+0x24>
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	2b02      	cmp	r3, #2
 8003456:	d003      	beq.n	8003460 <BSP_LED_GetState+0x24>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003458:	f06f 0301 	mvn.w	r3, #1
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	e00d      	b.n	800347c <BSP_LED_GetState+0x40>
  }
  else
  {
    ret = (int32_t)HAL_GPIO_ReadPin (LED_PORT [Led], LED_PIN [Led]);
 8003460:	79fb      	ldrb	r3, [r7, #7]
 8003462:	4a09      	ldr	r2, [pc, #36]	@ (8003488 <BSP_LED_GetState+0x4c>)
 8003464:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003468:	79fb      	ldrb	r3, [r7, #7]
 800346a:	4908      	ldr	r1, [pc, #32]	@ (800348c <BSP_LED_GetState+0x50>)
 800346c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003470:	4619      	mov	r1, r3
 8003472:	4610      	mov	r0, r2
 8003474:	f008 fbaa 	bl	800bbcc <HAL_GPIO_ReadPin>
 8003478:	4603      	mov	r3, r0
 800347a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800347c:	68fb      	ldr	r3, [r7, #12]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	24000014 	.word	0x24000014
 800348c:	0801fd08 	.word	0x0801fd08

08003490 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b088      	sub	sp, #32
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	460a      	mov	r2, r1
 800349a:	71fb      	strb	r3, [r7, #7]
 800349c:	4613      	mov	r3, r2
 800349e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80034a0:	4b2e      	ldr	r3, [pc, #184]	@ (800355c <BSP_PB_Init+0xcc>)
 80034a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034a6:	4a2d      	ldr	r2, [pc, #180]	@ (800355c <BSP_PB_Init+0xcc>)
 80034a8:	f043 0304 	orr.w	r3, r3, #4
 80034ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034b0:	4b2a      	ldr	r3, [pc, #168]	@ (800355c <BSP_PB_Init+0xcc>)
 80034b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034b6:	f003 0304 	and.w	r3, r3, #4
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80034be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80034c2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80034c4:	2302      	movs	r3, #2
 80034c6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80034c8:	2302      	movs	r3, #2
 80034ca:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80034cc:	79bb      	ldrb	r3, [r7, #6]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10c      	bne.n	80034ec <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80034d2:	2300      	movs	r3, #0
 80034d4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	4a21      	ldr	r2, [pc, #132]	@ (8003560 <BSP_PB_Init+0xd0>)
 80034da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034de:	f107 020c 	add.w	r2, r7, #12
 80034e2:	4611      	mov	r1, r2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f008 f8b7 	bl	800b658 <HAL_GPIO_Init>
 80034ea:	e031      	b.n	8003550 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80034ec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80034f0:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80034f2:	79fb      	ldrb	r3, [r7, #7]
 80034f4:	4a1a      	ldr	r2, [pc, #104]	@ (8003560 <BSP_PB_Init+0xd0>)
 80034f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034fa:	f107 020c 	add.w	r2, r7, #12
 80034fe:	4611      	mov	r1, r2
 8003500:	4618      	mov	r0, r3
 8003502:	f008 f8a9 	bl	800b658 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8003506:	79fb      	ldrb	r3, [r7, #7]
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	4a16      	ldr	r2, [pc, #88]	@ (8003564 <BSP_PB_Init+0xd4>)
 800350c:	441a      	add	r2, r3
 800350e:	79fb      	ldrb	r3, [r7, #7]
 8003510:	4915      	ldr	r1, [pc, #84]	@ (8003568 <BSP_PB_Init+0xd8>)
 8003512:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003516:	4619      	mov	r1, r3
 8003518:	4610      	mov	r0, r2
 800351a:	f006 fba8 	bl	8009c6e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	4a10      	ldr	r2, [pc, #64]	@ (8003564 <BSP_PB_Init+0xd4>)
 8003524:	1898      	adds	r0, r3, r2
 8003526:	79fb      	ldrb	r3, [r7, #7]
 8003528:	4a10      	ldr	r2, [pc, #64]	@ (800356c <BSP_PB_Init+0xdc>)
 800352a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800352e:	461a      	mov	r2, r3
 8003530:	2100      	movs	r1, #0
 8003532:	f006 fb7d 	bl	8009c30 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8003536:	2028      	movs	r0, #40	@ 0x28
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	4a0d      	ldr	r2, [pc, #52]	@ (8003570 <BSP_PB_Init+0xe0>)
 800353c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003540:	2200      	movs	r2, #0
 8003542:	4619      	mov	r1, r3
 8003544:	f001 f8c5 	bl	80046d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8003548:	2328      	movs	r3, #40	@ 0x28
 800354a:	4618      	mov	r0, r3
 800354c:	f001 f8db 	bl	8004706 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3720      	adds	r7, #32
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	58024400 	.word	0x58024400
 8003560:	24000020 	.word	0x24000020
 8003564:	24000110 	.word	0x24000110
 8003568:	0801fd18 	.word	0x0801fd18
 800356c:	24000024 	.word	0x24000024
 8003570:	24000028 	.word	0x24000028

08003574 <BSP_PB_DeInit>:
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_USER: Wakeup Push Button
  * @note PB DeInit does not disable the GPIO clock
  */
int32_t BSP_PB_DeInit(Button_TypeDef Button)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b088      	sub	sp, #32
 8003578:	af00      	add	r7, sp, #0
 800357a:	4603      	mov	r3, r0
 800357c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 800357e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003582:	60fb      	str	r3, [r7, #12]
  HAL_NVIC_DisableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8003584:	2328      	movs	r3, #40	@ 0x28
 8003586:	4618      	mov	r0, r3
 8003588:	f001 f8cb 	bl	8004722 <HAL_NVIC_DisableIRQ>
  HAL_GPIO_DeInit(BUTTON_PORT[Button], gpio_init_structure.Pin);
 800358c:	79fb      	ldrb	r3, [r7, #7]
 800358e:	4a06      	ldr	r2, [pc, #24]	@ (80035a8 <BSP_PB_DeInit+0x34>)
 8003590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	4611      	mov	r1, r2
 8003598:	4618      	mov	r0, r3
 800359a:	f008 fa0d 	bl	800b9b8 <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	24000020 	.word	0x24000020

080035ac <BSP_PB_GetState>:
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_USER: Wakeup Push Button
  * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
  */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	4603      	mov	r3, r0
 80035b4:	71fb      	strb	r3, [r7, #7]
  return (int32_t)HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80035b6:	79fb      	ldrb	r3, [r7, #7]
 80035b8:	4a06      	ldr	r2, [pc, #24]	@ (80035d4 <BSP_PB_GetState+0x28>)
 80035ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035c2:	4611      	mov	r1, r2
 80035c4:	4618      	mov	r0, r3
 80035c6:	f008 fb01 	bl	800bbcc <HAL_GPIO_ReadPin>
 80035ca:	4603      	mov	r3, r0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	24000020 	.word	0x24000020

080035d8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	00db      	lsls	r3, r3, #3
 80035e6:	4a04      	ldr	r2, [pc, #16]	@ (80035f8 <BSP_PB_IRQHandler+0x20>)
 80035e8:	4413      	add	r3, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f006 fb54 	bl	8009c98 <HAL_EXTI_IRQHandler>
}
 80035f0:	bf00      	nop
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	24000110 	.word	0x24000110

080035fc <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	4603      	mov	r3, r0
 8003604:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8003606:	bf00      	nop
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
	...

08003614 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	4603      	mov	r3, r0
 800361c:	6039      	str	r1, [r7, #0]
 800361e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003620:	2300      	movs	r3, #0
 8003622:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800362a:	f06f 0301 	mvn.w	r3, #1
 800362e:	60fb      	str	r3, [r7, #12]
 8003630:	e018      	b.n	8003664 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8003632:	79fb      	ldrb	r3, [r7, #7]
 8003634:	2294      	movs	r2, #148	@ 0x94
 8003636:	fb02 f303 	mul.w	r3, r2, r3
 800363a:	4a0d      	ldr	r2, [pc, #52]	@ (8003670 <BSP_COM_Init+0x5c>)
 800363c:	4413      	add	r3, r2
 800363e:	4618      	mov	r0, r3
 8003640:	f000 f8be 	bl	80037c0 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8003644:	79fb      	ldrb	r3, [r7, #7]
 8003646:	2294      	movs	r2, #148	@ 0x94
 8003648:	fb02 f303 	mul.w	r3, r2, r3
 800364c:	4a08      	ldr	r2, [pc, #32]	@ (8003670 <BSP_COM_Init+0x5c>)
 800364e:	4413      	add	r3, r2
 8003650:	6839      	ldr	r1, [r7, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f000 f848 	bl	80036e8 <MX_USART3_Init>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800365e:	f06f 0303 	mvn.w	r3, #3
 8003662:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003664:	68fb      	ldr	r3, [r7, #12]
}
 8003666:	4618      	mov	r0, r3
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	24000118 	.word	0x24000118

08003674 <BSP_COM_DeInit>:
  * @param  COM COM port to be configured.
  *          This parameter can be COM1
  * @retval BSP status
  */
int32_t BSP_COM_DeInit(COM_TypeDef COM)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800367e:	2300      	movs	r3, #0
 8003680:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <BSP_COM_DeInit+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003688:	f06f 0301 	mvn.w	r3, #1
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	e022      	b.n	80036d6 <BSP_COM_DeInit+0x62>
  }
  else
  {
    /* USART configuration */
    hcom_uart[COM].Instance = COM_USART[COM];
 8003690:	79fa      	ldrb	r2, [r7, #7]
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	4912      	ldr	r1, [pc, #72]	@ (80036e0 <BSP_COM_DeInit+0x6c>)
 8003696:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800369a:	4912      	ldr	r1, [pc, #72]	@ (80036e4 <BSP_COM_DeInit+0x70>)
 800369c:	2094      	movs	r0, #148	@ 0x94
 800369e:	fb00 f303 	mul.w	r3, r0, r3
 80036a2:	440b      	add	r3, r1
 80036a4:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    COM1_MspDeInit(&hcom_uart[COM]);
 80036a6:	79fb      	ldrb	r3, [r7, #7]
 80036a8:	2294      	movs	r2, #148	@ 0x94
 80036aa:	fb02 f303 	mul.w	r3, r2, r3
 80036ae:	4a0d      	ldr	r2, [pc, #52]	@ (80036e4 <BSP_COM_DeInit+0x70>)
 80036b0:	4413      	add	r3, r2
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f8dc 	bl	8003870 <COM1_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if(HAL_UART_DeInit(&hcom_uart[COM]) != HAL_OK)
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	2294      	movs	r2, #148	@ 0x94
 80036bc:	fb02 f303 	mul.w	r3, r2, r3
 80036c0:	4a08      	ldr	r2, [pc, #32]	@ (80036e4 <BSP_COM_DeInit+0x70>)
 80036c2:	4413      	add	r3, r2
 80036c4:	4618      	mov	r0, r3
 80036c6:	f016 fe0e 	bl	801a2e6 <HAL_UART_DeInit>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <BSP_COM_DeInit+0x62>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80036d0:	f06f 0303 	mvn.w	r3, #3
 80036d4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80036d6:	68fb      	ldr	r3, [r7, #12]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	24000010 	.word	0x24000010
 80036e4:	24000118 	.word	0x24000118

080036e8 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80036f2:	4b15      	ldr	r3, [pc, #84]	@ (8003748 <MX_USART3_Init+0x60>)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	220c      	movs	r2, #12
 8003706:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	895b      	ldrh	r3, [r3, #10]
 800370c:	461a      	mov	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	891b      	ldrh	r3, [r3, #8]
 800371e:	461a      	mov	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	899b      	ldrh	r3, [r3, #12]
 8003728:	461a      	mov	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003734:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f016 fc51 	bl	8019fde <HAL_UART_Init>
 800373c:	4603      	mov	r3, r0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	24000010 	.word	0x24000010

0800374c <BSP_COM_SelectLogPort>:
  * @param  COM COM port to be activated.
  *          This parameter can be COM1
  * @retval BSP status
  */
int32_t BSP_COM_SelectLogPort(COM_TypeDef COM)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	4603      	mov	r3, r0
 8003754:	71fb      	strb	r3, [r7, #7]
  if(COM_ActiveLogPort != COM)
 8003756:	4b07      	ldr	r3, [pc, #28]	@ (8003774 <BSP_COM_SelectLogPort+0x28>)
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	79fa      	ldrb	r2, [r7, #7]
 800375c:	429a      	cmp	r2, r3
 800375e:	d002      	beq.n	8003766 <BSP_COM_SelectLogPort+0x1a>
  {
    COM_ActiveLogPort = COM;
 8003760:	4a04      	ldr	r2, [pc, #16]	@ (8003774 <BSP_COM_SelectLogPort+0x28>)
 8003762:	79fb      	ldrb	r3, [r7, #7]
 8003764:	7013      	strb	r3, [r2, #0]
  }
  return BSP_ERROR_NONE;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr
 8003774:	240001ac 	.word	0x240001ac

08003778 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8003780:	4b09      	ldr	r3, [pc, #36]	@ (80037a8 <__io_putchar+0x30>)
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	461a      	mov	r2, r3
 8003786:	2394      	movs	r3, #148	@ 0x94
 8003788:	fb02 f303 	mul.w	r3, r2, r3
 800378c:	4a07      	ldr	r2, [pc, #28]	@ (80037ac <__io_putchar+0x34>)
 800378e:	1898      	adds	r0, r3, r2
 8003790:	1d39      	adds	r1, r7, #4
 8003792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003796:	2201      	movs	r2, #1
 8003798:	f016 fdf8 	bl	801a38c <HAL_UART_Transmit>
  return ch;
 800379c:	687b      	ldr	r3, [r7, #4]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	240001ac 	.word	0x240001ac
 80037ac:	24000118 	.word	0x24000118

080037b0 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80037b4:	2000      	movs	r0, #0
 80037b6:	f7ff ff21 	bl	80035fc <BSP_PB_Callback>
}
 80037ba:	bf00      	nop
 80037bc:	bd80      	pop	{r7, pc}
	...

080037c0 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08a      	sub	sp, #40	@ 0x28
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80037c8:	4b27      	ldr	r3, [pc, #156]	@ (8003868 <COM1_MspInit+0xa8>)
 80037ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037ce:	4a26      	ldr	r2, [pc, #152]	@ (8003868 <COM1_MspInit+0xa8>)
 80037d0:	f043 0308 	orr.w	r3, r3, #8
 80037d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037d8:	4b23      	ldr	r3, [pc, #140]	@ (8003868 <COM1_MspInit+0xa8>)
 80037da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	613b      	str	r3, [r7, #16]
 80037e4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80037e6:	4b20      	ldr	r3, [pc, #128]	@ (8003868 <COM1_MspInit+0xa8>)
 80037e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037ec:	4a1e      	ldr	r2, [pc, #120]	@ (8003868 <COM1_MspInit+0xa8>)
 80037ee:	f043 0308 	orr.w	r3, r3, #8
 80037f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037f6:	4b1c      	ldr	r3, [pc, #112]	@ (8003868 <COM1_MspInit+0xa8>)
 80037f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037fc:	f003 0308 	and.w	r3, r3, #8
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8003804:	4b18      	ldr	r3, [pc, #96]	@ (8003868 <COM1_MspInit+0xa8>)
 8003806:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800380a:	4a17      	ldr	r2, [pc, #92]	@ (8003868 <COM1_MspInit+0xa8>)
 800380c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003810:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003814:	4b14      	ldr	r3, [pc, #80]	@ (8003868 <COM1_MspInit+0xa8>)
 8003816:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800381a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800381e:	60bb      	str	r3, [r7, #8]
 8003820:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8003822:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003826:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003828:	2302      	movs	r3, #2
 800382a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800382c:	2302      	movs	r3, #2
 800382e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003830:	2301      	movs	r3, #1
 8003832:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8003834:	2307      	movs	r3, #7
 8003836:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8003838:	f107 0314 	add.w	r3, r7, #20
 800383c:	4619      	mov	r1, r3
 800383e:	480b      	ldr	r0, [pc, #44]	@ (800386c <COM1_MspInit+0xac>)
 8003840:	f007 ff0a 	bl	800b658 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8003844:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003848:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800384a:	2302      	movs	r3, #2
 800384c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800384e:	2307      	movs	r3, #7
 8003850:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8003852:	f107 0314 	add.w	r3, r7, #20
 8003856:	4619      	mov	r1, r3
 8003858:	4804      	ldr	r0, [pc, #16]	@ (800386c <COM1_MspInit+0xac>)
 800385a:	f007 fefd 	bl	800b658 <HAL_GPIO_Init>
}
 800385e:	bf00      	nop
 8003860:	3728      	adds	r7, #40	@ 0x28
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	58024400 	.word	0x58024400
 800386c:	58020c00 	.word	0x58020c00

08003870 <COM1_MspDeInit>:
  * @brief  Initialize USART3 Msp part
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspDeInit(UART_HandleTypeDef *huart)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b088      	sub	sp, #32
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* COM GPIO pin configuration */
  gpio_init_structure.Pin  = COM1_TX_PIN;
 8003878:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800387c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(COM1_TX_GPIO_PORT, gpio_init_structure.Pin);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	4619      	mov	r1, r3
 8003882:	480b      	ldr	r0, [pc, #44]	@ (80038b0 <COM1_MspDeInit+0x40>)
 8003884:	f008 f898 	bl	800b9b8 <HAL_GPIO_DeInit>

  gpio_init_structure.Pin  = COM1_RX_PIN;
 8003888:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800388c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(COM1_RX_GPIO_PORT, gpio_init_structure.Pin);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	4619      	mov	r1, r3
 8003892:	4807      	ldr	r0, [pc, #28]	@ (80038b0 <COM1_MspDeInit+0x40>)
 8003894:	f008 f890 	bl	800b9b8 <HAL_GPIO_DeInit>

  /* Disable USART clock */
  COM1_CLK_DISABLE();
 8003898:	4b06      	ldr	r3, [pc, #24]	@ (80038b4 <COM1_MspDeInit+0x44>)
 800389a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800389e:	4a05      	ldr	r2, [pc, #20]	@ (80038b4 <COM1_MspDeInit+0x44>)
 80038a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
}
 80038a8:	bf00      	nop
 80038aa:	3720      	adds	r7, #32
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	58020c00 	.word	0x58020c00
 80038b4:	58024400 	.word	0x58024400

080038b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038be:	2003      	movs	r0, #3
 80038c0:	f000 fefc 	bl	80046bc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80038c4:	f012 ff64 	bl	8016790 <HAL_RCC_GetSysClockFreq>
 80038c8:	4602      	mov	r2, r0
 80038ca:	4b15      	ldr	r3, [pc, #84]	@ (8003920 <HAL_Init+0x68>)
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	0a1b      	lsrs	r3, r3, #8
 80038d0:	f003 030f 	and.w	r3, r3, #15
 80038d4:	4913      	ldr	r1, [pc, #76]	@ (8003924 <HAL_Init+0x6c>)
 80038d6:	5ccb      	ldrb	r3, [r1, r3]
 80038d8:	f003 031f 	and.w	r3, r3, #31
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
 80038e0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80038e2:	4b0f      	ldr	r3, [pc, #60]	@ (8003920 <HAL_Init+0x68>)
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	f003 030f 	and.w	r3, r3, #15
 80038ea:	4a0e      	ldr	r2, [pc, #56]	@ (8003924 <HAL_Init+0x6c>)
 80038ec:	5cd3      	ldrb	r3, [r2, r3]
 80038ee:	f003 031f 	and.w	r3, r3, #31
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	fa22 f303 	lsr.w	r3, r2, r3
 80038f8:	4a0b      	ldr	r2, [pc, #44]	@ (8003928 <HAL_Init+0x70>)
 80038fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80038fc:	4a0b      	ldr	r2, [pc, #44]	@ (800392c <HAL_Init+0x74>)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003902:	2000      	movs	r0, #0
 8003904:	f000 f880 	bl	8003a08 <HAL_InitTick>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e002      	b.n	8003918 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003912:	f7ff f86b 	bl	80029ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	58024400 	.word	0x58024400
 8003924:	0801fcf8 	.word	0x0801fcf8
 8003928:	2400000c 	.word	0x2400000c
 800392c:	24000008 	.word	0x24000008

08003930 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_AHB3_FORCE_RESET();
 8003934:	4b26      	ldr	r3, [pc, #152]	@ (80039d0 <HAL_DeInit+0xa0>)
 8003936:	4a27      	ldr	r2, [pc, #156]	@ (80039d4 <HAL_DeInit+0xa4>)
 8003938:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_AHB3_RELEASE_RESET();
 800393a:	4b25      	ldr	r3, [pc, #148]	@ (80039d0 <HAL_DeInit+0xa0>)
 800393c:	2200      	movs	r2, #0
 800393e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 8003940:	4b23      	ldr	r3, [pc, #140]	@ (80039d0 <HAL_DeInit+0xa0>)
 8003942:	4a25      	ldr	r2, [pc, #148]	@ (80039d8 <HAL_DeInit+0xa8>)
 8003944:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RCC_AHB1_RELEASE_RESET();
 8003948:	4b21      	ldr	r3, [pc, #132]	@ (80039d0 <HAL_DeInit+0xa0>)
 800394a:	2200      	movs	r2, #0
 800394c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  __HAL_RCC_AHB2_FORCE_RESET();
 8003950:	4b1f      	ldr	r3, [pc, #124]	@ (80039d0 <HAL_DeInit+0xa0>)
 8003952:	f240 2271 	movw	r2, #625	@ 0x271
 8003956:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __HAL_RCC_AHB2_RELEASE_RESET();
 800395a:	4b1d      	ldr	r3, [pc, #116]	@ (80039d0 <HAL_DeInit+0xa0>)
 800395c:	2200      	movs	r2, #0
 800395e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_RCC_AHB4_FORCE_RESET();
 8003962:	4b1b      	ldr	r3, [pc, #108]	@ (80039d0 <HAL_DeInit+0xa0>)
 8003964:	4a1d      	ldr	r2, [pc, #116]	@ (80039dc <HAL_DeInit+0xac>)
 8003966:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 __HAL_RCC_AHB4_RELEASE_RESET();
 800396a:	4b19      	ldr	r3, [pc, #100]	@ (80039d0 <HAL_DeInit+0xa0>)
 800396c:	2200      	movs	r2, #0
 800396e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_RCC_APB3_FORCE_RESET();
 8003972:	4b17      	ldr	r3, [pc, #92]	@ (80039d0 <HAL_DeInit+0xa0>)
 8003974:	2218      	movs	r2, #24
 8003976:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  __HAL_RCC_APB3_RELEASE_RESET();
 800397a:	4b15      	ldr	r3, [pc, #84]	@ (80039d0 <HAL_DeInit+0xa0>)
 800397c:	2200      	movs	r2, #0
 800397e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  __HAL_RCC_APB1L_FORCE_RESET();
 8003982:	4b13      	ldr	r3, [pc, #76]	@ (80039d0 <HAL_DeInit+0xa0>)
 8003984:	4a16      	ldr	r2, [pc, #88]	@ (80039e0 <HAL_DeInit+0xb0>)
 8003986:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  __HAL_RCC_APB1L_RELEASE_RESET();
 800398a:	4b11      	ldr	r3, [pc, #68]	@ (80039d0 <HAL_DeInit+0xa0>)
 800398c:	2200      	movs	r2, #0
 800398e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  __HAL_RCC_APB1H_FORCE_RESET();
 8003992:	4b0f      	ldr	r3, [pc, #60]	@ (80039d0 <HAL_DeInit+0xa0>)
 8003994:	f44f 729b 	mov.w	r2, #310	@ 0x136
 8003998:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  __HAL_RCC_APB1H_RELEASE_RESET();
 800399c:	4b0c      	ldr	r3, [pc, #48]	@ (80039d0 <HAL_DeInit+0xa0>)
 800399e:	2200      	movs	r2, #0
 80039a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

   __HAL_RCC_APB2_FORCE_RESET();
 80039a4:	4b0a      	ldr	r3, [pc, #40]	@ (80039d0 <HAL_DeInit+0xa0>)
 80039a6:	4a0f      	ldr	r2, [pc, #60]	@ (80039e4 <HAL_DeInit+0xb4>)
 80039a8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
   __HAL_RCC_APB2_RELEASE_RESET();
 80039ac:	4b08      	ldr	r3, [pc, #32]	@ (80039d0 <HAL_DeInit+0xa0>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  __HAL_RCC_APB4_FORCE_RESET();
 80039b4:	4b06      	ldr	r3, [pc, #24]	@ (80039d0 <HAL_DeInit+0xa0>)
 80039b6:	4a0c      	ldr	r2, [pc, #48]	@ (80039e8 <HAL_DeInit+0xb8>)
 80039b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  __HAL_RCC_APB4_RELEASE_RESET();
 80039bc:	4b04      	ldr	r3, [pc, #16]	@ (80039d0 <HAL_DeInit+0xa0>)
 80039be:	2200      	movs	r2, #0
 80039c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80039c4:	f000 f819 	bl	80039fa <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	58024400 	.word	0x58024400
 80039d4:	00015031 	.word	0x00015031
 80039d8:	0a00c023 	.word	0x0a00c023
 80039dc:	032807ff 	.word	0x032807ff
 80039e0:	e8ffc3ff 	.word	0xe8ffc3ff
 80039e4:	31d73033 	.word	0x31d73033
 80039e8:	0020deaa 	.word	0x0020deaa
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80039f0:	bf00      	nop
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr

080039fa <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80039fa:	b480      	push	{r7}
 80039fc:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80039fe:	bf00      	nop
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003a10:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <HAL_InitTick+0x60>)
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e021      	b.n	8003a60 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003a1c:	4b13      	ldr	r3, [pc, #76]	@ (8003a6c <HAL_InitTick+0x64>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <HAL_InitTick+0x60>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	4619      	mov	r1, r3
 8003a26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a32:	4618      	mov	r0, r3
 8003a34:	f000 fe87 	bl	8004746 <HAL_SYSTICK_Config>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e00e      	b.n	8003a60 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b0f      	cmp	r3, #15
 8003a46:	d80a      	bhi.n	8003a5e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a48:	2200      	movs	r2, #0
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a50:	f000 fe3f 	bl	80046d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a54:	4a06      	ldr	r2, [pc, #24]	@ (8003a70 <HAL_InitTick+0x68>)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	e000      	b.n	8003a60 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3708      	adds	r7, #8
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	24000030 	.word	0x24000030
 8003a6c:	24000008 	.word	0x24000008
 8003a70:	2400002c 	.word	0x2400002c

08003a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a78:	4b06      	ldr	r3, [pc, #24]	@ (8003a94 <HAL_IncTick+0x20>)
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <HAL_IncTick+0x24>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4413      	add	r3, r2
 8003a84:	4a04      	ldr	r2, [pc, #16]	@ (8003a98 <HAL_IncTick+0x24>)
 8003a86:	6013      	str	r3, [r2, #0]
}
 8003a88:	bf00      	nop
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	24000030 	.word	0x24000030
 8003a98:	240001b0 	.word	0x240001b0

08003a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8003aa0:	4b03      	ldr	r3, [pc, #12]	@ (8003ab0 <HAL_GetTick+0x14>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	240001b0 	.word	0x240001b0

08003ab4 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003ab8:	4b03      	ldr	r3, [pc, #12]	@ (8003ac8 <HAL_GetTickPrio+0x14>)
 8003aba:	681b      	ldr	r3, [r3, #0]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	2400002c 	.word	0x2400002c

08003acc <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 8003ada:	4b0e      	ldr	r3, [pc, #56]	@ (8003b14 <HAL_SetTickFreq+0x48>)
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	79fa      	ldrb	r2, [r7, #7]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d012      	beq.n	8003b0a <HAL_SetTickFreq+0x3e>
  {

    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
 8003ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b14 <HAL_SetTickFreq+0x48>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
 8003aea:	4a0a      	ldr	r2, [pc, #40]	@ (8003b14 <HAL_SetTickFreq+0x48>)
 8003aec:	79fb      	ldrb	r3, [r7, #7]
 8003aee:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8003af0:	4b09      	ldr	r3, [pc, #36]	@ (8003b18 <HAL_SetTickFreq+0x4c>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7ff ff87 	bl	8003a08 <HAL_InitTick>
 8003afa:	4603      	mov	r3, r0
 8003afc:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8003afe:	7bfb      	ldrb	r3, [r7, #15]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d002      	beq.n	8003b0a <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 8003b04:	4a03      	ldr	r2, [pc, #12]	@ (8003b14 <HAL_SetTickFreq+0x48>)
 8003b06:	7bbb      	ldrb	r3, [r7, #14]
 8003b08:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	24000030 	.word	0x24000030
 8003b18:	2400002c 	.word	0x2400002c

08003b1c <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8003b20:	4b03      	ldr	r3, [pc, #12]	@ (8003b30 <HAL_GetTickFreq+0x14>)
 8003b22:	781b      	ldrb	r3, [r3, #0]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	24000030 	.word	0x24000030

08003b34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b3c:	f7ff ffae 	bl	8003a9c <HAL_GetTick>
 8003b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b4c:	d005      	beq.n	8003b5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b78 <HAL_Delay+0x44>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	4413      	add	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b5a:	bf00      	nop
 8003b5c:	f7ff ff9e 	bl	8003a9c <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d8f7      	bhi.n	8003b5c <HAL_Delay+0x28>
  {
  }
}
 8003b6c:	bf00      	nop
 8003b6e:	bf00      	nop
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	24000030 	.word	0x24000030

08003b7c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003b80:	4b05      	ldr	r3, [pc, #20]	@ (8003b98 <HAL_SuspendTick+0x1c>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a04      	ldr	r2, [pc, #16]	@ (8003b98 <HAL_SuspendTick+0x1c>)
 8003b86:	f023 0302 	bic.w	r3, r3, #2
 8003b8a:	6013      	str	r3, [r2, #0]
}
 8003b8c:	bf00      	nop
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	e000e010 	.word	0xe000e010

08003b9c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003ba0:	4b05      	ldr	r3, [pc, #20]	@ (8003bb8 <HAL_ResumeTick+0x1c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a04      	ldr	r2, [pc, #16]	@ (8003bb8 <HAL_ResumeTick+0x1c>)
 8003ba6:	f043 0302 	orr.w	r3, r3, #2
 8003baa:	6013      	str	r3, [r2, #0]
}
 8003bac:	bf00      	nop
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	e000e010 	.word	0xe000e010

08003bbc <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
 return __STM32H7xx_HAL_VERSION;
 8003bc0:	4b02      	ldr	r3, [pc, #8]	@ (8003bcc <HAL_GetHalVersion+0x10>)
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	010b0500 	.word	0x010b0500

08003bd0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003bd4:	4b03      	ldr	r3, [pc, #12]	@ (8003be4 <HAL_GetREVID+0x14>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	0c1b      	lsrs	r3, r3, #16
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	5c001000 	.word	0x5c001000

08003be8 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003bec:	4b04      	ldr	r3, [pc, #16]	@ (8003c00 <HAL_GetDEVID+0x18>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	5c001000 	.word	0x5c001000

08003c04 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8003c08:	4b03      	ldr	r3, [pc, #12]	@ (8003c18 <HAL_GetUIDw0+0x14>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	1ff1e800 	.word	0x1ff1e800

08003c1c <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003c20:	4b03      	ldr	r3, [pc, #12]	@ (8003c30 <HAL_GetUIDw1+0x14>)
 8003c22:	681b      	ldr	r3, [r3, #0]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	1ff1e804 	.word	0x1ff1e804

08003c34 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003c38:	4b03      	ldr	r3, [pc, #12]	@ (8003c48 <HAL_GetUIDw2+0x14>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	1ff1e808 	.word	0x1ff1e808

08003c4c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT4 around 1.5 V.
  *                                                This requires VDDA equal to or higher than 1.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8003c54:	4b06      	ldr	r3, [pc, #24]	@ (8003c70 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c5c:	4904      	ldr	r1, [pc, #16]	@ (8003c70 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	600b      	str	r3, [r1, #0]
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	58003c00 	.word	0x58003c00

08003c74 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8003c7c:	4b06      	ldr	r3, [pc, #24]	@ (8003c98 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f023 0202 	bic.w	r2, r3, #2
 8003c84:	4904      	ldr	r1, [pc, #16]	@ (8003c98 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	600b      	str	r3, [r1, #0]
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr
 8003c98:	58003c00 	.word	0x58003c00

08003c9c <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
/**
  * @brief  Tune the Internal Voltage Reference buffer (VREFBUF).
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
 8003ca4:	4b06      	ldr	r3, [pc, #24]	@ (8003cc0 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003cac:	4904      	ldr	r1, [pc, #16]	@ (8003cc0 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x24>)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	604b      	str	r3, [r1, #4]
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr
 8003cc0:	58003c00 	.word	0x58003c00

08003cc4 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003cca:	4b0f      	ldr	r3, [pc, #60]	@ (8003d08 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a0e      	ldr	r2, [pc, #56]	@ (8003d08 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8003cd0:	f043 0301 	orr.w	r3, r3, #1
 8003cd4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003cd6:	f7ff fee1 	bl	8003a9c <HAL_GetTick>
 8003cda:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003cdc:	e008      	b.n	8003cf0 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8003cde:	f7ff fedd 	bl	8003a9c <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b0a      	cmp	r3, #10
 8003cea:	d901      	bls.n	8003cf0 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e006      	b.n	8003cfe <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003cf0:	4b05      	ldr	r3, [pc, #20]	@ (8003d08 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0f0      	beq.n	8003cde <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	58003c00 	.word	0x58003c00

08003d0c <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003d10:	4b05      	ldr	r3, [pc, #20]	@ (8003d28 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a04      	ldr	r2, [pc, #16]	@ (8003d28 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8003d16:	f023 0301 	bic.w	r3, r3, #1
 8003d1a:	6013      	str	r3, [r2, #0]
}
 8003d1c:	bf00      	nop
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	58003c00 	.word	0x58003c00

08003d2c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8003d34:	4b06      	ldr	r3, [pc, #24]	@ (8003d50 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8003d3c:	4904      	ldr	r1, [pc, #16]	@ (8003d50 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	58000400 	.word	0x58000400

08003d54 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003d5e:	4b07      	ldr	r3, [pc, #28]	@ (8003d7c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	43db      	mvns	r3, r3
 8003d66:	401a      	ands	r2, r3
 8003d68:	4904      	ldr	r1, [pc, #16]	@ (8003d7c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	604b      	str	r3, [r1, #4]
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	58000400 	.word	0x58000400

08003d80 <HAL_SYSCFG_EnableBOOST>:
  *         when the supply voltage is below 2.7 V: in this case, the analog switch
  *         performance is the same on the full voltage range
  * @retval None
  */
void HAL_SYSCFG_EnableBOOST(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
 SET_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ;
 8003d84:	4b05      	ldr	r3, [pc, #20]	@ (8003d9c <HAL_SYSCFG_EnableBOOST+0x1c>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	4a04      	ldr	r2, [pc, #16]	@ (8003d9c <HAL_SYSCFG_EnableBOOST+0x1c>)
 8003d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d8e:	6053      	str	r3, [r2, #4]
}
 8003d90:	bf00      	nop
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	58000400 	.word	0x58000400

08003da0 <HAL_SYSCFG_DisableBOOST>:
  *         when the supply voltage is below 2.7 V: in this case, the analog switch
  *         performance is the same on the full voltage range
  * @retval None
  */
void HAL_SYSCFG_DisableBOOST(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0
 CLEAR_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ;
 8003da4:	4b05      	ldr	r3, [pc, #20]	@ (8003dbc <HAL_SYSCFG_DisableBOOST+0x1c>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4a04      	ldr	r2, [pc, #16]	@ (8003dbc <HAL_SYSCFG_DisableBOOST+0x1c>)
 8003daa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dae:	6053      	str	r3, [r2, #4]
}
 8003db0:	bf00      	nop
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	58000400 	.word	0x58000400

08003dc0 <HAL_SYSCFG_CM7BootAddConfig>:
  *   @arg SYSCFG_BOOT_ADDR1:  Select the boot address1
  * @param  BootAddress :Specifies the CM7 Boot Address to be loaded in Address0 or Address1
  * @retval None
  */
void HAL_SYSCFG_CM7BootAddConfig(uint32_t BootRegister, uint32_t BootAddress)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_SYSCFG_BOOT_REGISTER(BootRegister));
  assert_param(IS_SYSCFG_BOOT_ADDRESS(BootAddress));
  if ( BootRegister == SYSCFG_BOOT_ADDR0 )
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d10b      	bne.n	8003de8 <HAL_SYSCFG_CM7BootAddConfig+0x28>
  {
    /* Configure CM7 BOOT ADD0 */
#if defined(DUAL_CORE)
    MODIFY_REG(SYSCFG->UR2, SYSCFG_UR2_BCM7_ADD0, ((BootAddress >> 16) << SYSCFG_UR2_BCM7_ADD0_Pos));
#else
    MODIFY_REG(SYSCFG->UR2, SYSCFG_UR2_BOOT_ADD0, ((BootAddress >> 16) << SYSCFG_UR2_BOOT_ADD0_Pos));
 8003dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8003e0c <HAL_SYSCFG_CM7BootAddConfig+0x4c>)
 8003dd2:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	0c1b      	lsrs	r3, r3, #16
 8003ddc:	041b      	lsls	r3, r3, #16
 8003dde:	490b      	ldr	r1, [pc, #44]	@ (8003e0c <HAL_SYSCFG_CM7BootAddConfig+0x4c>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	f8c1 3308 	str.w	r3, [r1, #776]	@ 0x308
    MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BCM7_ADD1, (BootAddress >> 16));
#else
    MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BOOT_ADD1, (BootAddress >> 16));
#endif /*DUAL_CORE*/
  }
}
 8003de6:	e00a      	b.n	8003dfe <HAL_SYSCFG_CM7BootAddConfig+0x3e>
    MODIFY_REG(SYSCFG->UR3, SYSCFG_UR3_BOOT_ADD1, (BootAddress >> 16));
 8003de8:	4b08      	ldr	r3, [pc, #32]	@ (8003e0c <HAL_SYSCFG_CM7BootAddConfig+0x4c>)
 8003dea:	f8d3 230c 	ldr.w	r2, [r3, #780]	@ 0x30c
 8003dee:	4b08      	ldr	r3, [pc, #32]	@ (8003e10 <HAL_SYSCFG_CM7BootAddConfig+0x50>)
 8003df0:	4013      	ands	r3, r2
 8003df2:	683a      	ldr	r2, [r7, #0]
 8003df4:	0c12      	lsrs	r2, r2, #16
 8003df6:	4905      	ldr	r1, [pc, #20]	@ (8003e0c <HAL_SYSCFG_CM7BootAddConfig+0x4c>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	f8c1 330c 	str.w	r3, [r1, #780]	@ 0x30c
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	58000400 	.word	0x58000400
 8003e10:	ffff0000 	.word	0xffff0000

08003e14 <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 8003e18:	4b05      	ldr	r3, [pc, #20]	@ (8003e30 <HAL_EnableCompensationCell+0x1c>)
 8003e1a:	6a1b      	ldr	r3, [r3, #32]
 8003e1c:	4a04      	ldr	r2, [pc, #16]	@ (8003e30 <HAL_EnableCompensationCell+0x1c>)
 8003e1e:	f043 0301 	orr.w	r3, r3, #1
 8003e22:	6213      	str	r3, [r2, #32]
}
 8003e24:	bf00      	nop
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	58000400 	.word	0x58000400

08003e34 <HAL_DisableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
 8003e34:	b480      	push	{r7}
 8003e36:	af00      	add	r7, sp, #0
  CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN);
 8003e38:	4b05      	ldr	r3, [pc, #20]	@ (8003e50 <HAL_DisableCompensationCell+0x1c>)
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	4a04      	ldr	r2, [pc, #16]	@ (8003e50 <HAL_DisableCompensationCell+0x1c>)
 8003e3e:	f023 0301 	bic.w	r3, r3, #1
 8003e42:	6213      	str	r3, [r2, #32]
}
 8003e44:	bf00      	nop
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	58000400 	.word	0x58000400

08003e54 <HAL_SYSCFG_EnableIOSpeedOptimize>:
  *         used only if the product supply voltage is below 2.5 V. Setting this bit when VDD is
  *         higher than 2.5 V might be destructive.
  * @retval None
  */
void HAL_SYSCFG_EnableIOSpeedOptimize(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
#if defined(SYSCFG_CCCSR_HSLV)
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV);
 8003e58:	4b05      	ldr	r3, [pc, #20]	@ (8003e70 <HAL_SYSCFG_EnableIOSpeedOptimize+0x1c>)
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	4a04      	ldr	r2, [pc, #16]	@ (8003e70 <HAL_SYSCFG_EnableIOSpeedOptimize+0x1c>)
 8003e5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e62:	6213      	str	r3, [r2, #32]
#else
  SET_BIT(SYSCFG->CCCSR, (SYSCFG_CCCSR_HSLV0| SYSCFG_CCCSR_HSLV1 | SYSCFG_CCCSR_HSLV2  | SYSCFG_CCCSR_HSLV3));
#endif   /* SYSCFG_CCCSR_HSLV */
}
 8003e64:	bf00      	nop
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	58000400 	.word	0x58000400

08003e74 <HAL_SYSCFG_DisableIOSpeedOptimize>:
  *         used only if the product supply voltage is below 2.5 V. Setting this bit when VDD is
  *         higher than 2.5 V might be destructive.
  * @retval None
  */
void HAL_SYSCFG_DisableIOSpeedOptimize(void)
{
 8003e74:	b480      	push	{r7}
 8003e76:	af00      	add	r7, sp, #0
#if defined(SYSCFG_CCCSR_HSLV)
  CLEAR_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_HSLV);
 8003e78:	4b05      	ldr	r3, [pc, #20]	@ (8003e90 <HAL_SYSCFG_DisableIOSpeedOptimize+0x1c>)
 8003e7a:	6a1b      	ldr	r3, [r3, #32]
 8003e7c:	4a04      	ldr	r2, [pc, #16]	@ (8003e90 <HAL_SYSCFG_DisableIOSpeedOptimize+0x1c>)
 8003e7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e82:	6213      	str	r3, [r2, #32]
#else
  CLEAR_BIT(SYSCFG->CCCSR, (SYSCFG_CCCSR_HSLV0| SYSCFG_CCCSR_HSLV1 | SYSCFG_CCCSR_HSLV2  | SYSCFG_CCCSR_HSLV3));
#endif   /* SYSCFG_CCCSR_HSLV */
}
 8003e84:	bf00      	nop
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	58000400 	.word	0x58000400

08003e94 <HAL_SYSCFG_CompensationCodeSelect>:
  *   @arg SYSCFG_CELL_CODE : Select Code from the cell (available in the SYSCFG_CCVR)
  *   @arg SYSCFG_REGISTER_CODE: Select Code from the SYSCFG compensation cell code register (SYSCFG_CCCR)
  * @retval None
  */
void HAL_SYSCFG_CompensationCodeSelect(uint32_t SYSCFG_CompCode)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_CODE_SELECT(SYSCFG_CompCode));
  MODIFY_REG(SYSCFG->CCCSR, SYSCFG_CCCSR_CS, (uint32_t)(SYSCFG_CompCode));
 8003e9c:	4b06      	ldr	r3, [pc, #24]	@ (8003eb8 <HAL_SYSCFG_CompensationCodeSelect+0x24>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	f023 0202 	bic.w	r2, r3, #2
 8003ea4:	4904      	ldr	r1, [pc, #16]	@ (8003eb8 <HAL_SYSCFG_CompensationCodeSelect+0x24>)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	620b      	str	r3, [r1, #32]
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	58000400 	.word	0x58000400

08003ebc <HAL_SYSCFG_CompensationCodeConfig>:
  *         This code is applied to the I/O compensation cell when the CS bit of the
  *          SYSCFG_CMPCR is set
  * @retval None
  */
void HAL_SYSCFG_CompensationCodeConfig(uint32_t SYSCFG_PMOSCode, uint32_t SYSCFG_NMOSCode )
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_CODE_CONFIG(SYSCFG_PMOSCode));
  assert_param(IS_SYSCFG_CODE_CONFIG(SYSCFG_NMOSCode));
  MODIFY_REG(SYSCFG->CCCR, SYSCFG_CCCR_NCC|SYSCFG_CCCR_PCC, (((uint32_t)(SYSCFG_PMOSCode)<< 4)|(uint32_t)(SYSCFG_NMOSCode)) );
 8003ec6:	4b08      	ldr	r3, [pc, #32]	@ (8003ee8 <HAL_SYSCFG_CompensationCodeConfig+0x2c>)
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	0119      	lsls	r1, r3, #4
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	430b      	orrs	r3, r1
 8003ed6:	4904      	ldr	r1, [pc, #16]	@ (8003ee8 <HAL_SYSCFG_CompensationCodeConfig+0x2c>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	58000400 	.word	0x58000400

08003eec <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during Domain1/CDomain SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD1);
 8003ef0:	4b05      	ldr	r3, [pc, #20]	@ (8003f08 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	4a04      	ldr	r2, [pc, #16]	@ (8003f08 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8003ef6:	f043 0301 	orr.w	r3, r3, #1
 8003efa:	6053      	str	r3, [r2, #4]
}
 8003efc:	bf00      	nop
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	5c001000 	.word	0x5c001000

08003f0c <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the Debug Module during Domain1/CDomain SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD1);
 8003f10:	4b05      	ldr	r3, [pc, #20]	@ (8003f28 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	4a04      	ldr	r2, [pc, #16]	@ (8003f28 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 8003f16:	f023 0301 	bic.w	r3, r3, #1
 8003f1a:	6053      	str	r3, [r2, #4]
}
 8003f1c:	bf00      	nop
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	5c001000 	.word	0x5c001000

08003f2c <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during Domain1/CDomain STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD1);
 8003f30:	4b05      	ldr	r3, [pc, #20]	@ (8003f48 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	4a04      	ldr	r2, [pc, #16]	@ (8003f48 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 8003f36:	f043 0302 	orr.w	r3, r3, #2
 8003f3a:	6053      	str	r3, [r2, #4]
}
 8003f3c:	bf00      	nop
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	5c001000 	.word	0x5c001000

08003f4c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during Domain1/CDomain STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD1);
 8003f50:	4b05      	ldr	r3, [pc, #20]	@ (8003f68 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	4a04      	ldr	r2, [pc, #16]	@ (8003f68 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 8003f56:	f023 0302 	bic.w	r3, r3, #2
 8003f5a:	6053      	str	r3, [r2, #4]
}
 8003f5c:	bf00      	nop
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	5c001000 	.word	0x5c001000

08003f6c <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during Domain1/CDomain STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD1);
 8003f70:	4b05      	ldr	r3, [pc, #20]	@ (8003f88 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	4a04      	ldr	r2, [pc, #16]	@ (8003f88 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 8003f76:	f043 0304 	orr.w	r3, r3, #4
 8003f7a:	6053      	str	r3, [r2, #4]
}
 8003f7c:	bf00      	nop
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	5c001000 	.word	0x5c001000

08003f8c <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during Domain1/CDomain STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD1);
 8003f90:	4b05      	ldr	r3, [pc, #20]	@ (8003fa8 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	4a04      	ldr	r2, [pc, #16]	@ (8003fa8 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 8003f96:	f023 0304 	bic.w	r3, r3, #4
 8003f9a:	6053      	str	r3, [r2, #4]
}
 8003f9c:	bf00      	nop
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	5c001000 	.word	0x5c001000

08003fac <HAL_SetFMCMemorySwappingConfig>:
  * @param  BankMapConfig: Defines the FMC Bank mapping configuration. This parameter can be
            FMC_SWAPBMAP_DISABLE, FMC_SWAPBMAP_SDRAM_SRAM, FMC_SWAPBMAP_SDRAMB2
  * @retval HAL state
  */
void HAL_SetFMCMemorySwappingConfig(uint32_t BankMapConfig)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FMC_SWAPBMAP_MODE(BankMapConfig));
  MODIFY_REG(FMC_Bank1_R->BTCR[0], FMC_BCR1_BMAP, BankMapConfig);
 8003fb4:	4b06      	ldr	r3, [pc, #24]	@ (8003fd0 <HAL_SetFMCMemorySwappingConfig+0x24>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003fbc:	4904      	ldr	r1, [pc, #16]	@ (8003fd0 <HAL_SetFMCMemorySwappingConfig+0x24>)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	600b      	str	r3, [r1, #0]
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr
 8003fd0:	52004000 	.word	0x52004000

08003fd4 <HAL_GetFMCMemorySwappingConfig>:
  * @brief  Get FMC Bank mapping mode.
  * @retval The FMC Bank mapping mode. This parameter can be
            FMC_SWAPBMAP_DISABLE, FMC_SWAPBMAP_SDRAM_SRAM, FMC_SWAPBMAP_SDRAMB2
*/
uint32_t HAL_GetFMCMemorySwappingConfig(void)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  return READ_BIT(FMC_Bank1_R->BTCR[0], FMC_BCR1_BMAP);
 8003fd8:	4b04      	ldr	r3, [pc, #16]	@ (8003fec <HAL_GetFMCMemorySwappingConfig+0x18>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	52004000 	.word	0x52004000

08003ff0 <HAL_EXTI_EdgeConfig>:
  *   @arg EXTI_RISING_EDGE : Configurable line, with Rising edge trigger detection
  *   @arg EXTI_FALLING_EDGE: Configurable line, with Falling edge trigger detection
  * @retval None
  */
void HAL_EXTI_EdgeConfig(uint32_t EXTI_Line , uint32_t EXTI_Edge )
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_HAL_EXTI_CONFIG_LINE(EXTI_Line));
  assert_param(IS_EXTI_EDGE_LINE(EXTI_Edge));

  /* Clear Rising Falling edge configuration */
  CLEAR_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	095b      	lsrs	r3, r3, #5
 8003ffe:	015a      	lsls	r2, r3, #5
 8004000:	4b2e      	ldr	r3, [pc, #184]	@ (80040bc <HAL_EXTI_EdgeConfig+0xcc>)
 8004002:	4413      	add	r3, r2
 8004004:	6819      	ldr	r1, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f003 031f 	and.w	r3, r3, #31
 800400c:	2201      	movs	r2, #1
 800400e:	fa02 f303 	lsl.w	r3, r2, r3
 8004012:	43da      	mvns	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	095b      	lsrs	r3, r3, #5
 8004018:	0158      	lsls	r0, r3, #5
 800401a:	4b28      	ldr	r3, [pc, #160]	@ (80040bc <HAL_EXTI_EdgeConfig+0xcc>)
 800401c:	4403      	add	r3, r0
 800401e:	4618      	mov	r0, r3
 8004020:	ea01 0302 	and.w	r3, r1, r2
 8004024:	6003      	str	r3, [r0, #0]
  CLEAR_BIT( *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	095b      	lsrs	r3, r3, #5
 800402a:	f103 7330 	add.w	r3, r3, #46137344	@ 0x2c00000
 800402e:	015b      	lsls	r3, r3, #5
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f003 031f 	and.w	r3, r3, #31
 8004038:	2101      	movs	r1, #1
 800403a:	fa01 f303 	lsl.w	r3, r1, r3
 800403e:	43db      	mvns	r3, r3
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	0949      	lsrs	r1, r1, #5
 8004044:	f101 7130 	add.w	r1, r1, #46137344	@ 0x2c00000
 8004048:	0149      	lsls	r1, r1, #5
 800404a:	4013      	ands	r3, r2
 800404c:	600b      	str	r3, [r1, #0]

  if( (EXTI_Edge & EXTI_RISING_EDGE) == EXTI_RISING_EDGE)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d012      	beq.n	800407e <HAL_EXTI_EdgeConfig+0x8e>
  {
   SET_BIT( *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	095b      	lsrs	r3, r3, #5
 800405c:	f103 7330 	add.w	r3, r3, #46137344	@ 0x2c00000
 8004060:	015b      	lsls	r3, r3, #5
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f003 031f 	and.w	r3, r3, #31
 800406a:	2101      	movs	r1, #1
 800406c:	fa01 f303 	lsl.w	r3, r1, r3
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	0949      	lsrs	r1, r1, #5
 8004074:	f101 7130 	add.w	r1, r1, #46137344	@ 0x2c00000
 8004078:	0149      	lsls	r1, r1, #5
 800407a:	4313      	orrs	r3, r2
 800407c:	600b      	str	r3, [r1, #0]
  }
  if( (EXTI_Edge & EXTI_FALLING_EDGE) == EXTI_FALLING_EDGE)
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d013      	beq.n	80040b0 <HAL_EXTI_EdgeConfig+0xc0>
  {
   SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	095b      	lsrs	r3, r3, #5
 800408c:	015a      	lsls	r2, r3, #5
 800408e:	4b0b      	ldr	r3, [pc, #44]	@ (80040bc <HAL_EXTI_EdgeConfig+0xcc>)
 8004090:	4413      	add	r3, r2
 8004092:	6819      	ldr	r1, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f003 031f 	and.w	r3, r3, #31
 800409a:	2201      	movs	r2, #1
 800409c:	409a      	lsls	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	095b      	lsrs	r3, r3, #5
 80040a2:	0158      	lsls	r0, r3, #5
 80040a4:	4b05      	ldr	r3, [pc, #20]	@ (80040bc <HAL_EXTI_EdgeConfig+0xcc>)
 80040a6:	4403      	add	r3, r0
 80040a8:	4618      	mov	r0, r3
 80040aa:	ea41 0302 	orr.w	r3, r1, r2
 80040ae:	6003      	str	r3, [r0, #0]
  }
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr
 80040bc:	58000004 	.word	0x58000004

080040c0 <HAL_EXTI_GenerateSWInterrupt>:
  * @param   EXTI_Line: Specifies the EXTI LINE, it can be one of the following values,
  *          (EXTI_LINE0..EXTI_LINE21),EXTI_LINE49,EXTI_LINE51,EXTI_LINE82,EXTI_LINE84,EXTI_LINE85 and EXTI_LINE86.
  * @retval None
  */
void HAL_EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HAL_EXTI_CONFIG_LINE(EXTI_Line));

  SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->SWIER1)) + ((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	095b      	lsrs	r3, r3, #5
 80040cc:	015a      	lsls	r2, r3, #5
 80040ce:	4b0b      	ldr	r3, [pc, #44]	@ (80040fc <HAL_EXTI_GenerateSWInterrupt+0x3c>)
 80040d0:	4413      	add	r3, r2
 80040d2:	6819      	ldr	r1, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f003 031f 	and.w	r3, r3, #31
 80040da:	2201      	movs	r2, #1
 80040dc:	409a      	lsls	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	095b      	lsrs	r3, r3, #5
 80040e2:	0158      	lsls	r0, r3, #5
 80040e4:	4b05      	ldr	r3, [pc, #20]	@ (80040fc <HAL_EXTI_GenerateSWInterrupt+0x3c>)
 80040e6:	4403      	add	r3, r0
 80040e8:	4618      	mov	r0, r3
 80040ea:	ea41 0302 	orr.w	r3, r1, r2
 80040ee:	6003      	str	r3, [r0, #0]
}
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	58000008 	.word	0x58000008

08004100 <HAL_EXTI_D1_ClearFlag>:
  * @param   EXTI_Line: Specifies the EXTI LINE, it can be one of the following values,
  *         (EXTI_LINE0....EXTI_LINE87)excluding :line45, line81,line83 which are reserved
  * @retval None
  */
void HAL_EXTI_D1_ClearFlag(uint32_t EXTI_Line)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
 assert_param(IS_EXTI_D1_LINE(EXTI_Line));
 WRITE_REG(*(__IO uint32_t *) (((uint32_t) &(EXTI_D1->PR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f003 021f 	and.w	r2, r3, #31
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	095b      	lsrs	r3, r3, #5
 8004112:	0119      	lsls	r1, r3, #4
 8004114:	4b05      	ldr	r3, [pc, #20]	@ (800412c <HAL_EXTI_D1_ClearFlag+0x2c>)
 8004116:	440b      	add	r3, r1
 8004118:	4619      	mov	r1, r3
 800411a:	2301      	movs	r3, #1
 800411c:	4093      	lsls	r3, r2
 800411e:	600b      	str	r3, [r1, #0]

}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	58000088 	.word	0x58000088

08004130 <HAL_EXTI_D1_EventInputConfig>:
  * @param   EXTI_LineCmd controls (Enable/Disable) the EXTI line.

  * @retval None
  */
void HAL_EXTI_D1_EventInputConfig(uint32_t EXTI_Line , uint32_t EXTI_Mode,  uint32_t EXTI_LineCmd )
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
  /* Check the parameter */
  assert_param(IS_EXTI_D1_LINE(EXTI_Line));
  assert_param(IS_EXTI_MODE_LINE(EXTI_Mode));

  if( (EXTI_Mode & EXTI_MODE_IT) == EXTI_MODE_IT)
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d02d      	beq.n	80041a2 <HAL_EXTI_D1_EventInputConfig+0x72>
  {
     if( EXTI_LineCmd == 0UL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d116      	bne.n	800417a <HAL_EXTI_D1_EventInputConfig+0x4a>
     {
       /* Clear EXTI line configuration */
        CLEAR_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI_D1->IMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)),(uint32_t)(1UL << (EXTI_Line & 0x1FUL)) );
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	095a      	lsrs	r2, r3, #5
 8004150:	4b30      	ldr	r3, [pc, #192]	@ (8004214 <HAL_EXTI_D1_EventInputConfig+0xe4>)
 8004152:	4413      	add	r3, r2
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	6819      	ldr	r1, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f003 031f 	and.w	r3, r3, #31
 800415e:	2201      	movs	r2, #1
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	43da      	mvns	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	0958      	lsrs	r0, r3, #5
 800416a:	4b2a      	ldr	r3, [pc, #168]	@ (8004214 <HAL_EXTI_D1_EventInputConfig+0xe4>)
 800416c:	4403      	add	r3, r0
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	4618      	mov	r0, r3
 8004172:	ea01 0302 	and.w	r3, r1, r2
 8004176:	6003      	str	r3, [r0, #0]
 8004178:	e013      	b.n	80041a2 <HAL_EXTI_D1_EventInputConfig+0x72>
     }
     else
     {
        SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI_D1->IMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	095a      	lsrs	r2, r3, #5
 800417e:	4b25      	ldr	r3, [pc, #148]	@ (8004214 <HAL_EXTI_D1_EventInputConfig+0xe4>)
 8004180:	4413      	add	r3, r2
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	6819      	ldr	r1, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f003 031f 	and.w	r3, r3, #31
 800418c:	2201      	movs	r2, #1
 800418e:	409a      	lsls	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	0958      	lsrs	r0, r3, #5
 8004194:	4b1f      	ldr	r3, [pc, #124]	@ (8004214 <HAL_EXTI_D1_EventInputConfig+0xe4>)
 8004196:	4403      	add	r3, r0
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	4618      	mov	r0, r3
 800419c:	ea41 0302 	orr.w	r3, r1, r2
 80041a0:	6003      	str	r3, [r0, #0]
     }
  }

  if( (EXTI_Mode & EXTI_MODE_EVT) == EXTI_MODE_EVT)
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d02d      	beq.n	8004208 <HAL_EXTI_D1_EventInputConfig+0xd8>
  {
    if( EXTI_LineCmd == 0UL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d116      	bne.n	80041e0 <HAL_EXTI_D1_EventInputConfig+0xb0>
    {
      /* Clear EXTI line configuration */
      CLEAR_BIT(  *(__IO uint32_t *) (((uint32_t) &(EXTI_D1->EMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	095b      	lsrs	r3, r3, #5
 80041b6:	011a      	lsls	r2, r3, #4
 80041b8:	4b17      	ldr	r3, [pc, #92]	@ (8004218 <HAL_EXTI_D1_EventInputConfig+0xe8>)
 80041ba:	4413      	add	r3, r2
 80041bc:	6819      	ldr	r1, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f003 031f 	and.w	r3, r3, #31
 80041c4:	2201      	movs	r2, #1
 80041c6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ca:	43da      	mvns	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	095b      	lsrs	r3, r3, #5
 80041d0:	0118      	lsls	r0, r3, #4
 80041d2:	4b11      	ldr	r3, [pc, #68]	@ (8004218 <HAL_EXTI_D1_EventInputConfig+0xe8>)
 80041d4:	4403      	add	r3, r0
 80041d6:	4618      	mov	r0, r3
 80041d8:	ea01 0302 	and.w	r3, r1, r2
 80041dc:	6003      	str	r3, [r0, #0]
    else
    {
      SET_BIT(  *(__IO uint32_t *) (((uint32_t) &(EXTI_D1->EMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
    }
  }
}
 80041de:	e013      	b.n	8004208 <HAL_EXTI_D1_EventInputConfig+0xd8>
      SET_BIT(  *(__IO uint32_t *) (((uint32_t) &(EXTI_D1->EMR1)) + ((EXTI_Line >> 5 ) * 0x10UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	095b      	lsrs	r3, r3, #5
 80041e4:	011a      	lsls	r2, r3, #4
 80041e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004218 <HAL_EXTI_D1_EventInputConfig+0xe8>)
 80041e8:	4413      	add	r3, r2
 80041ea:	6819      	ldr	r1, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f003 031f 	and.w	r3, r3, #31
 80041f2:	2201      	movs	r2, #1
 80041f4:	409a      	lsls	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	095b      	lsrs	r3, r3, #5
 80041fa:	0118      	lsls	r0, r3, #4
 80041fc:	4b06      	ldr	r3, [pc, #24]	@ (8004218 <HAL_EXTI_D1_EventInputConfig+0xe8>)
 80041fe:	4403      	add	r3, r0
 8004200:	4618      	mov	r0, r3
 8004202:	ea41 0302 	orr.w	r3, r1, r2
 8004206:	6003      	str	r3, [r0, #0]
}
 8004208:	bf00      	nop
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	05800008 	.word	0x05800008
 8004218:	58000084 	.word	0x58000084

0800421c <HAL_EXTI_D3_EventInputConfig>:
  *   @arg LPTIM4_OUT_CLEAR : LPTIM4 out selected as D3 domain pendclear source
  *   @arg LPTIM5_OUT_CLEAR : LPTIM5 out selected as D3 domain pendclear source
  * @retval None
  */
void HAL_EXTI_D3_EventInputConfig(uint32_t EXTI_Line, uint32_t EXTI_LineCmd , uint32_t EXTI_ClearSrc  )
{
 800421c:	b480      	push	{r7}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]

  /* Check the parameter */
  assert_param(IS_EXTI_D3_LINE(EXTI_Line));
  assert_param(IS_EXTI_D3_CLEAR(EXTI_ClearSrc));

  if( EXTI_LineCmd == 0UL)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d116      	bne.n	800425c <HAL_EXTI_D3_EventInputConfig+0x40>
  {
    /* Clear EXTI line configuration */
    CLEAR_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->D3PMR1)) + ((EXTI_Line >> 5 ) * 0x20UL)),(uint32_t)(1UL << (EXTI_Line & 0x1FUL)) );
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	095b      	lsrs	r3, r3, #5
 8004232:	015a      	lsls	r2, r3, #5
 8004234:	4b2a      	ldr	r3, [pc, #168]	@ (80042e0 <HAL_EXTI_D3_EventInputConfig+0xc4>)
 8004236:	4413      	add	r3, r2
 8004238:	6819      	ldr	r1, [r3, #0]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f003 031f 	and.w	r3, r3, #31
 8004240:	2201      	movs	r2, #1
 8004242:	fa02 f303 	lsl.w	r3, r2, r3
 8004246:	43da      	mvns	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	095b      	lsrs	r3, r3, #5
 800424c:	0158      	lsls	r0, r3, #5
 800424e:	4b24      	ldr	r3, [pc, #144]	@ (80042e0 <HAL_EXTI_D3_EventInputConfig+0xc4>)
 8004250:	4403      	add	r3, r0
 8004252:	4618      	mov	r0, r3
 8004254:	ea01 0302 	and.w	r3, r1, r2
 8004258:	6003      	str	r3, [r0, #0]
 800425a:	e013      	b.n	8004284 <HAL_EXTI_D3_EventInputConfig+0x68>
  }
  else
  {
    SET_BIT(*(__IO uint32_t *) (((uint32_t) &(EXTI->D3PMR1)) +((EXTI_Line >> 5 ) * 0x20UL)), (uint32_t)(1UL << (EXTI_Line & 0x1FUL)));
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	015a      	lsls	r2, r3, #5
 8004262:	4b1f      	ldr	r3, [pc, #124]	@ (80042e0 <HAL_EXTI_D3_EventInputConfig+0xc4>)
 8004264:	4413      	add	r3, r2
 8004266:	6819      	ldr	r1, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f003 031f 	and.w	r3, r3, #31
 800426e:	2201      	movs	r2, #1
 8004270:	409a      	lsls	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	095b      	lsrs	r3, r3, #5
 8004276:	0158      	lsls	r0, r3, #5
 8004278:	4b19      	ldr	r3, [pc, #100]	@ (80042e0 <HAL_EXTI_D3_EventInputConfig+0xc4>)
 800427a:	4403      	add	r3, r0
 800427c:	4618      	mov	r0, r3
 800427e:	ea41 0302 	orr.w	r3, r1, r2
 8004282:	6003      	str	r3, [r0, #0]
  }

  if(((EXTI_Line>>4)%2UL) == 0UL)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	091b      	lsrs	r3, r3, #4
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	2b00      	cmp	r3, #0
 800428e:	d106      	bne.n	800429e <HAL_EXTI_D3_EventInputConfig+0x82>
  {
    pRegv = (__IO uint32_t *) (((uint32_t) &(EXTI->D3PCR1L)) + ((EXTI_Line >> 5 ) * 0x20UL));
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	095b      	lsrs	r3, r3, #5
 8004294:	015a      	lsls	r2, r3, #5
 8004296:	4b13      	ldr	r3, [pc, #76]	@ (80042e4 <HAL_EXTI_D3_EventInputConfig+0xc8>)
 8004298:	4413      	add	r3, r2
 800429a:	617b      	str	r3, [r7, #20]
 800429c:	e005      	b.n	80042aa <HAL_EXTI_D3_EventInputConfig+0x8e>
  }
  else
  {
    pRegv = (__IO uint32_t *) (((uint32_t) &(EXTI->D3PCR1H)) + ((EXTI_Line >> 5 ) * 0x20UL));
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	095b      	lsrs	r3, r3, #5
 80042a2:	015a      	lsls	r2, r3, #5
 80042a4:	4b10      	ldr	r3, [pc, #64]	@ (80042e8 <HAL_EXTI_D3_EventInputConfig+0xcc>)
 80042a6:	4413      	add	r3, r2
 80042a8:	617b      	str	r3, [r7, #20]
  }
  MODIFY_REG(*pRegv, (uint32_t)(3UL << ((EXTI_Line*2UL) & 0x1FUL)), (uint32_t)(EXTI_ClearSrc << ((EXTI_Line*2UL) & 0x1FUL)));
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	f003 031e 	and.w	r3, r3, #30
 80042b6:	2103      	movs	r1, #3
 80042b8:	fa01 f303 	lsl.w	r3, r1, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	401a      	ands	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	f003 031e 	and.w	r3, r3, #30
 80042c8:	6879      	ldr	r1, [r7, #4]
 80042ca:	fa01 f303 	lsl.w	r3, r1, r3
 80042ce:	431a      	orrs	r2, r3
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	601a      	str	r2, [r3, #0]

}
 80042d4:	bf00      	nop
 80042d6:	371c      	adds	r7, #28
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	5800000c 	.word	0x5800000c
 80042e4:	58000010 	.word	0x58000010
 80042e8:	58000014 	.word	0x58000014

080042ec <__NVIC_SetPriorityGrouping>:
{
 80042ec:	b480      	push	{r7}
 80042ee:	b085      	sub	sp, #20
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f003 0307 	and.w	r3, r3, #7
 80042fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042fc:	4b0b      	ldr	r3, [pc, #44]	@ (800432c <__NVIC_SetPriorityGrouping+0x40>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004308:	4013      	ands	r3, r2
 800430a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004314:	4b06      	ldr	r3, [pc, #24]	@ (8004330 <__NVIC_SetPriorityGrouping+0x44>)
 8004316:	4313      	orrs	r3, r2
 8004318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800431a:	4a04      	ldr	r2, [pc, #16]	@ (800432c <__NVIC_SetPriorityGrouping+0x40>)
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	60d3      	str	r3, [r2, #12]
}
 8004320:	bf00      	nop
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr
 800432c:	e000ed00 	.word	0xe000ed00
 8004330:	05fa0000 	.word	0x05fa0000

08004334 <__NVIC_GetPriorityGrouping>:
{
 8004334:	b480      	push	{r7}
 8004336:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004338:	4b04      	ldr	r3, [pc, #16]	@ (800434c <__NVIC_GetPriorityGrouping+0x18>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	0a1b      	lsrs	r3, r3, #8
 800433e:	f003 0307 	and.w	r3, r3, #7
}
 8004342:	4618      	mov	r0, r3
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	e000ed00 	.word	0xe000ed00

08004350 <__NVIC_EnableIRQ>:
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	4603      	mov	r3, r0
 8004358:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800435a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800435e:	2b00      	cmp	r3, #0
 8004360:	db0b      	blt.n	800437a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	f003 021f 	and.w	r2, r3, #31
 8004368:	4907      	ldr	r1, [pc, #28]	@ (8004388 <__NVIC_EnableIRQ+0x38>)
 800436a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800436e:	095b      	lsrs	r3, r3, #5
 8004370:	2001      	movs	r0, #1
 8004372:	fa00 f202 	lsl.w	r2, r0, r2
 8004376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	e000e100 	.word	0xe000e100

0800438c <__NVIC_DisableIRQ>:
{
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	4603      	mov	r3, r0
 8004394:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004396:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800439a:	2b00      	cmp	r3, #0
 800439c:	db12      	blt.n	80043c4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800439e:	88fb      	ldrh	r3, [r7, #6]
 80043a0:	f003 021f 	and.w	r2, r3, #31
 80043a4:	490a      	ldr	r1, [pc, #40]	@ (80043d0 <__NVIC_DisableIRQ+0x44>)
 80043a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043aa:	095b      	lsrs	r3, r3, #5
 80043ac:	2001      	movs	r0, #1
 80043ae:	fa00 f202 	lsl.w	r2, r0, r2
 80043b2:	3320      	adds	r3, #32
 80043b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80043b8:	f3bf 8f4f 	dsb	sy
}
 80043bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80043be:	f3bf 8f6f 	isb	sy
}
 80043c2:	bf00      	nop
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr
 80043d0:	e000e100 	.word	0xe000e100

080043d4 <__NVIC_GetPendingIRQ>:
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	4603      	mov	r3, r0
 80043dc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80043de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	db0e      	blt.n	8004404 <__NVIC_GetPendingIRQ+0x30>
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80043e6:	4a0b      	ldr	r2, [pc, #44]	@ (8004414 <__NVIC_GetPendingIRQ+0x40>)
 80043e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043ec:	095b      	lsrs	r3, r3, #5
 80043ee:	3340      	adds	r3, #64	@ 0x40
 80043f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043f4:	88fb      	ldrh	r3, [r7, #6]
 80043f6:	f003 031f 	and.w	r3, r3, #31
 80043fa:	fa22 f303 	lsr.w	r3, r2, r3
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	e000      	b.n	8004406 <__NVIC_GetPendingIRQ+0x32>
    return(0U);
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	e000e100 	.word	0xe000e100

08004418 <__NVIC_SetPendingIRQ>:
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	4603      	mov	r3, r0
 8004420:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004422:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004426:	2b00      	cmp	r3, #0
 8004428:	db0c      	blt.n	8004444 <__NVIC_SetPendingIRQ+0x2c>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800442a:	88fb      	ldrh	r3, [r7, #6]
 800442c:	f003 021f 	and.w	r2, r3, #31
 8004430:	4907      	ldr	r1, [pc, #28]	@ (8004450 <__NVIC_SetPendingIRQ+0x38>)
 8004432:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	2001      	movs	r0, #1
 800443a:	fa00 f202 	lsl.w	r2, r0, r2
 800443e:	3340      	adds	r3, #64	@ 0x40
 8004440:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	e000e100 	.word	0xe000e100

08004454 <__NVIC_ClearPendingIRQ>:
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800445e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004462:	2b00      	cmp	r3, #0
 8004464:	db0c      	blt.n	8004480 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	f003 021f 	and.w	r2, r3, #31
 800446c:	4907      	ldr	r1, [pc, #28]	@ (800448c <__NVIC_ClearPendingIRQ+0x38>)
 800446e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004472:	095b      	lsrs	r3, r3, #5
 8004474:	2001      	movs	r0, #1
 8004476:	fa00 f202 	lsl.w	r2, r0, r2
 800447a:	3360      	adds	r3, #96	@ 0x60
 800447c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr
 800448c:	e000e100 	.word	0xe000e100

08004490 <__NVIC_GetActive>:
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800449a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	db0e      	blt.n	80044c0 <__NVIC_GetActive+0x30>
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80044a2:	4a0b      	ldr	r2, [pc, #44]	@ (80044d0 <__NVIC_GetActive+0x40>)
 80044a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044a8:	095b      	lsrs	r3, r3, #5
 80044aa:	3380      	adds	r3, #128	@ 0x80
 80044ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80044b0:	88fb      	ldrh	r3, [r7, #6]
 80044b2:	f003 031f 	and.w	r3, r3, #31
 80044b6:	fa22 f303 	lsr.w	r3, r2, r3
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	e000      	b.n	80044c2 <__NVIC_GetActive+0x32>
    return(0U);
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	e000e100 	.word	0xe000e100

080044d4 <__NVIC_SetPriority>:
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	4603      	mov	r3, r0
 80044dc:	6039      	str	r1, [r7, #0]
 80044de:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80044e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	db0a      	blt.n	80044fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	490c      	ldr	r1, [pc, #48]	@ (8004520 <__NVIC_SetPriority+0x4c>)
 80044ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044f2:	0112      	lsls	r2, r2, #4
 80044f4:	b2d2      	uxtb	r2, r2
 80044f6:	440b      	add	r3, r1
 80044f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80044fc:	e00a      	b.n	8004514 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	b2da      	uxtb	r2, r3
 8004502:	4908      	ldr	r1, [pc, #32]	@ (8004524 <__NVIC_SetPriority+0x50>)
 8004504:	88fb      	ldrh	r3, [r7, #6]
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	3b04      	subs	r3, #4
 800450c:	0112      	lsls	r2, r2, #4
 800450e:	b2d2      	uxtb	r2, r2
 8004510:	440b      	add	r3, r1
 8004512:	761a      	strb	r2, [r3, #24]
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	e000e100 	.word	0xe000e100
 8004524:	e000ed00 	.word	0xe000ed00

08004528 <__NVIC_GetPriority>:
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	4603      	mov	r3, r0
 8004530:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004532:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004536:	2b00      	cmp	r3, #0
 8004538:	db09      	blt.n	800454e <__NVIC_GetPriority+0x26>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
 800453a:	4a0d      	ldr	r2, [pc, #52]	@ (8004570 <__NVIC_GetPriority+0x48>)
 800453c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004540:	4413      	add	r3, r2
 8004542:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
 8004546:	b2db      	uxtb	r3, r3
 8004548:	091b      	lsrs	r3, r3, #4
 800454a:	b2db      	uxtb	r3, r3
 800454c:	e009      	b.n	8004562 <__NVIC_GetPriority+0x3a>
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 800454e:	4a09      	ldr	r2, [pc, #36]	@ (8004574 <__NVIC_GetPriority+0x4c>)
 8004550:	88fb      	ldrh	r3, [r7, #6]
 8004552:	f003 030f 	and.w	r3, r3, #15
 8004556:	3b04      	subs	r3, #4
 8004558:	4413      	add	r3, r2
 800455a:	7e1b      	ldrb	r3, [r3, #24]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	091b      	lsrs	r3, r3, #4
 8004560:	b2db      	uxtb	r3, r3
}
 8004562:	4618      	mov	r0, r3
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	e000e100 	.word	0xe000e100
 8004574:	e000ed00 	.word	0xe000ed00

08004578 <NVIC_EncodePriority>:
{
 8004578:	b480      	push	{r7}
 800457a:	b089      	sub	sp, #36	@ 0x24
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f003 0307 	and.w	r3, r3, #7
 800458a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	f1c3 0307 	rsb	r3, r3, #7
 8004592:	2b04      	cmp	r3, #4
 8004594:	bf28      	it	cs
 8004596:	2304      	movcs	r3, #4
 8004598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	3304      	adds	r3, #4
 800459e:	2b06      	cmp	r3, #6
 80045a0:	d902      	bls.n	80045a8 <NVIC_EncodePriority+0x30>
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	3b03      	subs	r3, #3
 80045a6:	e000      	b.n	80045aa <NVIC_EncodePriority+0x32>
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045ac:	f04f 32ff 	mov.w	r2, #4294967295
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	43da      	mvns	r2, r3
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	401a      	ands	r2, r3
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045c0:	f04f 31ff 	mov.w	r1, #4294967295
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	fa01 f303 	lsl.w	r3, r1, r3
 80045ca:	43d9      	mvns	r1, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045d0:	4313      	orrs	r3, r2
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3724      	adds	r7, #36	@ 0x24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr

080045de <NVIC_DecodePriority>:
{
 80045de:	b480      	push	{r7}
 80045e0:	b089      	sub	sp, #36	@ 0x24
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	60f8      	str	r0, [r7, #12]
 80045e6:	60b9      	str	r1, [r7, #8]
 80045e8:	607a      	str	r2, [r7, #4]
 80045ea:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	f003 0307 	and.w	r3, r3, #7
 80045f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f1c3 0307 	rsb	r3, r3, #7
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	bf28      	it	cs
 80045fe:	2304      	movcs	r3, #4
 8004600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	3304      	adds	r3, #4
 8004606:	2b06      	cmp	r3, #6
 8004608:	d902      	bls.n	8004610 <NVIC_DecodePriority+0x32>
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	3b03      	subs	r3, #3
 800460e:	e000      	b.n	8004612 <NVIC_DecodePriority+0x34>
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	40da      	lsrs	r2, r3
 800461a:	f04f 31ff 	mov.w	r1, #4294967295
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	fa01 f303 	lsl.w	r3, r1, r3
 8004624:	43db      	mvns	r3, r3
 8004626:	401a      	ands	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 800462c:	f04f 32ff 	mov.w	r2, #4294967295
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	fa02 f303 	lsl.w	r3, r2, r3
 8004636:	43da      	mvns	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	401a      	ands	r2, r3
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	601a      	str	r2, [r3, #0]
}
 8004640:	bf00      	nop
 8004642:	3724      	adds	r7, #36	@ 0x24
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <__NVIC_SystemReset>:
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8004650:	f3bf 8f4f 	dsb	sy
}
 8004654:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004656:	4b06      	ldr	r3, [pc, #24]	@ (8004670 <__NVIC_SystemReset+0x24>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800465e:	4904      	ldr	r1, [pc, #16]	@ (8004670 <__NVIC_SystemReset+0x24>)
 8004660:	4b04      	ldr	r3, [pc, #16]	@ (8004674 <__NVIC_SystemReset+0x28>)
 8004662:	4313      	orrs	r3, r2
 8004664:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004666:	f3bf 8f4f 	dsb	sy
}
 800466a:	bf00      	nop
    __NOP();
 800466c:	bf00      	nop
 800466e:	e7fd      	b.n	800466c <__NVIC_SystemReset+0x20>
 8004670:	e000ed00 	.word	0xe000ed00
 8004674:	05fa0004 	.word	0x05fa0004

08004678 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3b01      	subs	r3, #1
 8004684:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004688:	d301      	bcc.n	800468e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800468a:	2301      	movs	r3, #1
 800468c:	e00f      	b.n	80046ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800468e:	4a0a      	ldr	r2, [pc, #40]	@ (80046b8 <SysTick_Config+0x40>)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	3b01      	subs	r3, #1
 8004694:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004696:	210f      	movs	r1, #15
 8004698:	f04f 30ff 	mov.w	r0, #4294967295
 800469c:	f7ff ff1a 	bl	80044d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046a0:	4b05      	ldr	r3, [pc, #20]	@ (80046b8 <SysTick_Config+0x40>)
 80046a2:	2200      	movs	r2, #0
 80046a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046a6:	4b04      	ldr	r3, [pc, #16]	@ (80046b8 <SysTick_Config+0x40>)
 80046a8:	2207      	movs	r2, #7
 80046aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	e000e010 	.word	0xe000e010

080046bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f7ff fe11 	bl	80042ec <__NVIC_SetPriorityGrouping>
}
 80046ca:	bf00      	nop
 80046cc:	3708      	adds	r7, #8
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046d2:	b580      	push	{r7, lr}
 80046d4:	b086      	sub	sp, #24
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	4603      	mov	r3, r0
 80046da:	60b9      	str	r1, [r7, #8]
 80046dc:	607a      	str	r2, [r7, #4]
 80046de:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80046e0:	f7ff fe28 	bl	8004334 <__NVIC_GetPriorityGrouping>
 80046e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	68b9      	ldr	r1, [r7, #8]
 80046ea:	6978      	ldr	r0, [r7, #20]
 80046ec:	f7ff ff44 	bl	8004578 <NVIC_EncodePriority>
 80046f0:	4602      	mov	r2, r0
 80046f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80046f6:	4611      	mov	r1, r2
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff feeb 	bl	80044d4 <__NVIC_SetPriority>
}
 80046fe:	bf00      	nop
 8004700:	3718      	adds	r7, #24
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}

08004706 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b082      	sub	sp, #8
 800470a:	af00      	add	r7, sp, #0
 800470c:	4603      	mov	r3, r0
 800470e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004710:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff fe1b 	bl	8004350 <__NVIC_EnableIRQ>
}
 800471a:	bf00      	nop
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b082      	sub	sp, #8
 8004726:	af00      	add	r7, sp, #0
 8004728:	4603      	mov	r3, r0
 800472a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800472c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004730:	4618      	mov	r0, r3
 8004732:	f7ff fe2b 	bl	800438c <__NVIC_DisableIRQ>
}
 8004736:	bf00      	nop
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004742:	f7ff ff83 	bl	800464c <__NVIC_SystemReset>

08004746 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b082      	sub	sp, #8
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f7ff ff92 	bl	8004678 <SysTick_Config>
 8004754:	4603      	mov	r3, r0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3708      	adds	r7, #8
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
	...

08004760 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004764:	f3bf 8f5f 	dmb	sy
}
 8004768:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800476a:	4b07      	ldr	r3, [pc, #28]	@ (8004788 <HAL_MPU_Disable+0x28>)
 800476c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476e:	4a06      	ldr	r2, [pc, #24]	@ (8004788 <HAL_MPU_Disable+0x28>)
 8004770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004774:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004776:	4b05      	ldr	r3, [pc, #20]	@ (800478c <HAL_MPU_Disable+0x2c>)
 8004778:	2200      	movs	r2, #0
 800477a:	605a      	str	r2, [r3, #4]
}
 800477c:	bf00      	nop
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	e000ed00 	.word	0xe000ed00
 800478c:	e000ed90 	.word	0xe000ed90

08004790 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004798:	4a0b      	ldr	r2, [pc, #44]	@ (80047c8 <HAL_MPU_Enable+0x38>)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f043 0301 	orr.w	r3, r3, #1
 80047a0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80047a2:	4b0a      	ldr	r3, [pc, #40]	@ (80047cc <HAL_MPU_Enable+0x3c>)
 80047a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a6:	4a09      	ldr	r2, [pc, #36]	@ (80047cc <HAL_MPU_Enable+0x3c>)
 80047a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047ac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80047ae:	f3bf 8f4f 	dsb	sy
}
 80047b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80047b4:	f3bf 8f6f 	isb	sy
}
 80047b8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop
 80047c8:	e000ed90 	.word	0xe000ed90
 80047cc:	e000ed00 	.word	0xe000ed00

080047d0 <HAL_MPU_EnableRegion>:
/**
  * @brief  Enables the MPU Region.
  * @retval None
  */
void HAL_MPU_EnableRegion(uint32_t RegionNumber)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
 80047d8:	4a07      	ldr	r2, [pc, #28]	@ (80047f8 <HAL_MPU_EnableRegion+0x28>)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6093      	str	r3, [r2, #8]

  /* Enable the Region */
  SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80047de:	4b06      	ldr	r3, [pc, #24]	@ (80047f8 <HAL_MPU_EnableRegion+0x28>)
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	4a05      	ldr	r2, [pc, #20]	@ (80047f8 <HAL_MPU_EnableRegion+0x28>)
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	6113      	str	r3, [r2, #16]
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	e000ed90 	.word	0xe000ed90

080047fc <HAL_MPU_DisableRegion>:
/**
  * @brief  Disables the MPU Region.
  * @retval None
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
 8004804:	4a07      	ldr	r2, [pc, #28]	@ (8004824 <HAL_MPU_DisableRegion+0x28>)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800480a:	4b06      	ldr	r3, [pc, #24]	@ (8004824 <HAL_MPU_DisableRegion+0x28>)
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	4a05      	ldr	r2, [pc, #20]	@ (8004824 <HAL_MPU_DisableRegion+0x28>)
 8004810:	f023 0301 	bic.w	r3, r3, #1
 8004814:	6113      	str	r3, [r2, #16]
}
 8004816:	bf00      	nop
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	e000ed90 	.word	0xe000ed90

08004828 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	785a      	ldrb	r2, [r3, #1]
 8004834:	4b1b      	ldr	r3, [pc, #108]	@ (80048a4 <HAL_MPU_ConfigRegion+0x7c>)
 8004836:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004838:	4b1a      	ldr	r3, [pc, #104]	@ (80048a4 <HAL_MPU_ConfigRegion+0x7c>)
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	4a19      	ldr	r2, [pc, #100]	@ (80048a4 <HAL_MPU_ConfigRegion+0x7c>)
 800483e:	f023 0301 	bic.w	r3, r3, #1
 8004842:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004844:	4a17      	ldr	r2, [pc, #92]	@ (80048a4 <HAL_MPU_ConfigRegion+0x7c>)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	7b1b      	ldrb	r3, [r3, #12]
 8004850:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	7adb      	ldrb	r3, [r3, #11]
 8004856:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004858:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	7a9b      	ldrb	r3, [r3, #10]
 800485e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004860:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	7b5b      	ldrb	r3, [r3, #13]
 8004866:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004868:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	7b9b      	ldrb	r3, [r3, #14]
 800486e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004870:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	7bdb      	ldrb	r3, [r3, #15]
 8004876:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004878:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	7a5b      	ldrb	r3, [r3, #9]
 800487e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004880:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	7a1b      	ldrb	r3, [r3, #8]
 8004886:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004888:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	7812      	ldrb	r2, [r2, #0]
 800488e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004890:	4a04      	ldr	r2, [pc, #16]	@ (80048a4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004892:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004894:	6113      	str	r3, [r2, #16]
}
 8004896:	bf00      	nop
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	e000ed90 	.word	0xe000ed90

080048a8 <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
 80048ac:	f7ff fd42 	bl	8004334 <__NVIC_GetPriorityGrouping>
 80048b0:	4603      	mov	r3, r0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	bd80      	pop	{r7, pc}

080048b6 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 80048b6:	b580      	push	{r7, lr}
 80048b8:	b084      	sub	sp, #16
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
 80048c0:	603b      	str	r3, [r7, #0]
 80048c2:	4603      	mov	r3, r0
 80048c4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 80048c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7ff fe2c 	bl	8004528 <__NVIC_GetPriority>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	68b9      	ldr	r1, [r7, #8]
 80048d6:	f7ff fe82 	bl	80045de <NVIC_DecodePriority>
}
 80048da:	bf00      	nop
 80048dc:	3710      	adds	r7, #16
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b082      	sub	sp, #8
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	4603      	mov	r3, r0
 80048ea:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80048ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7ff fd91 	bl	8004418 <__NVIC_SetPendingIRQ>
}
 80048f6:	bf00      	nop
 80048f8:	3708      	adds	r7, #8
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval status  - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 80048fe:	b580      	push	{r7, lr}
 8004900:	b082      	sub	sp, #8
 8004902:	af00      	add	r7, sp, #0
 8004904:	4603      	mov	r3, r0
 8004906:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8004908:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800490c:	4618      	mov	r0, r3
 800490e:	f7ff fd61 	bl	80043d4 <__NVIC_GetPendingIRQ>
 8004912:	4603      	mov	r3, r0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3708      	adds	r7, #8
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b082      	sub	sp, #8
 8004920:	af00      	add	r7, sp, #0
 8004922:	4603      	mov	r3, r0
 8004924:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8004926:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800492a:	4618      	mov	r0, r3
 800492c:	f7ff fd92 	bl	8004454 <__NVIC_ClearPendingIRQ>
}
 8004930:	bf00      	nop
 8004932:	3708      	adds	r7, #8
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval status  - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	4603      	mov	r3, r0
 8004940:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 8004942:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004946:	4618      	mov	r0, r3
 8004948:	f7ff fda2 	bl	8004490 <__NVIC_GetActive>
 800494c:	4603      	mov	r3, r0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
	...

08004958 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b04      	cmp	r3, #4
 8004964:	d106      	bne.n	8004974 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004966:	4b09      	ldr	r3, [pc, #36]	@ (800498c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a08      	ldr	r2, [pc, #32]	@ (800498c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800496c:	f043 0304 	orr.w	r3, r3, #4
 8004970:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8004972:	e005      	b.n	8004980 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8004974:	4b05      	ldr	r3, [pc, #20]	@ (800498c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a04      	ldr	r2, [pc, #16]	@ (800498c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800497a:	f023 0304 	bic.w	r3, r3, #4
 800497e:	6013      	str	r3, [r2, #0]
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	e000e010 	.word	0xe000e010

08004990 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8004994:	f000 f802 	bl	800499c <HAL_SYSTICK_Callback>
}
 8004998:	bf00      	nop
 800499a:	bd80      	pop	{r7, pc}

0800499c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80049a0:	bf00      	nop
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr

080049aa <HAL_GetCurrentCPUID>:
/**
* @brief  Returns the current CPU ID.
* @retval CPU identifier
*/
uint32_t HAL_GetCurrentCPUID(void)
{
 80049aa:	b480      	push	{r7}
 80049ac:	af00      	add	r7, sp, #0
  return  CM7_CPUID;
 80049ae:	2303      	movs	r3, #3
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
	...

080049bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80049c4:	f7ff f86a 	bl	8003a9c <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e316      	b.n	8005002 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a66      	ldr	r2, [pc, #408]	@ (8004b74 <HAL_DMA_Init+0x1b8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d04a      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a65      	ldr	r2, [pc, #404]	@ (8004b78 <HAL_DMA_Init+0x1bc>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d045      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a63      	ldr	r2, [pc, #396]	@ (8004b7c <HAL_DMA_Init+0x1c0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d040      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a62      	ldr	r2, [pc, #392]	@ (8004b80 <HAL_DMA_Init+0x1c4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d03b      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a60      	ldr	r2, [pc, #384]	@ (8004b84 <HAL_DMA_Init+0x1c8>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d036      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a5f      	ldr	r2, [pc, #380]	@ (8004b88 <HAL_DMA_Init+0x1cc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d031      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a5d      	ldr	r2, [pc, #372]	@ (8004b8c <HAL_DMA_Init+0x1d0>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d02c      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a5c      	ldr	r2, [pc, #368]	@ (8004b90 <HAL_DMA_Init+0x1d4>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d027      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a5a      	ldr	r2, [pc, #360]	@ (8004b94 <HAL_DMA_Init+0x1d8>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d022      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a59      	ldr	r2, [pc, #356]	@ (8004b98 <HAL_DMA_Init+0x1dc>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d01d      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a57      	ldr	r2, [pc, #348]	@ (8004b9c <HAL_DMA_Init+0x1e0>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d018      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a56      	ldr	r2, [pc, #344]	@ (8004ba0 <HAL_DMA_Init+0x1e4>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d013      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a54      	ldr	r2, [pc, #336]	@ (8004ba4 <HAL_DMA_Init+0x1e8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d00e      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a53      	ldr	r2, [pc, #332]	@ (8004ba8 <HAL_DMA_Init+0x1ec>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d009      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a51      	ldr	r2, [pc, #324]	@ (8004bac <HAL_DMA_Init+0x1f0>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d004      	beq.n	8004a74 <HAL_DMA_Init+0xb8>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a50      	ldr	r2, [pc, #320]	@ (8004bb0 <HAL_DMA_Init+0x1f4>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d101      	bne.n	8004a78 <HAL_DMA_Init+0xbc>
 8004a74:	2301      	movs	r3, #1
 8004a76:	e000      	b.n	8004a7a <HAL_DMA_Init+0xbe>
 8004a78:	2300      	movs	r3, #0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f000 813b 	beq.w	8004cf6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2202      	movs	r2, #2
 8004a84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a37      	ldr	r2, [pc, #220]	@ (8004b74 <HAL_DMA_Init+0x1b8>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d04a      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a36      	ldr	r2, [pc, #216]	@ (8004b78 <HAL_DMA_Init+0x1bc>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d045      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a34      	ldr	r2, [pc, #208]	@ (8004b7c <HAL_DMA_Init+0x1c0>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d040      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a33      	ldr	r2, [pc, #204]	@ (8004b80 <HAL_DMA_Init+0x1c4>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d03b      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a31      	ldr	r2, [pc, #196]	@ (8004b84 <HAL_DMA_Init+0x1c8>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d036      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a30      	ldr	r2, [pc, #192]	@ (8004b88 <HAL_DMA_Init+0x1cc>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d031      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8004b8c <HAL_DMA_Init+0x1d0>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d02c      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a2d      	ldr	r2, [pc, #180]	@ (8004b90 <HAL_DMA_Init+0x1d4>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d027      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a2b      	ldr	r2, [pc, #172]	@ (8004b94 <HAL_DMA_Init+0x1d8>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d022      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a2a      	ldr	r2, [pc, #168]	@ (8004b98 <HAL_DMA_Init+0x1dc>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d01d      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a28      	ldr	r2, [pc, #160]	@ (8004b9c <HAL_DMA_Init+0x1e0>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d018      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a27      	ldr	r2, [pc, #156]	@ (8004ba0 <HAL_DMA_Init+0x1e4>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d013      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a25      	ldr	r2, [pc, #148]	@ (8004ba4 <HAL_DMA_Init+0x1e8>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d00e      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a24      	ldr	r2, [pc, #144]	@ (8004ba8 <HAL_DMA_Init+0x1ec>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d009      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a22      	ldr	r2, [pc, #136]	@ (8004bac <HAL_DMA_Init+0x1f0>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d004      	beq.n	8004b30 <HAL_DMA_Init+0x174>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a21      	ldr	r2, [pc, #132]	@ (8004bb0 <HAL_DMA_Init+0x1f4>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d108      	bne.n	8004b42 <HAL_DMA_Init+0x186>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0201 	bic.w	r2, r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	e007      	b.n	8004b52 <HAL_DMA_Init+0x196>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 0201 	bic.w	r2, r2, #1
 8004b50:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004b52:	e02f      	b.n	8004bb4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b54:	f7fe ffa2 	bl	8003a9c <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b05      	cmp	r3, #5
 8004b60:	d928      	bls.n	8004bb4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2220      	movs	r2, #32
 8004b66:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2203      	movs	r2, #3
 8004b6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e246      	b.n	8005002 <HAL_DMA_Init+0x646>
 8004b74:	40020010 	.word	0x40020010
 8004b78:	40020028 	.word	0x40020028
 8004b7c:	40020040 	.word	0x40020040
 8004b80:	40020058 	.word	0x40020058
 8004b84:	40020070 	.word	0x40020070
 8004b88:	40020088 	.word	0x40020088
 8004b8c:	400200a0 	.word	0x400200a0
 8004b90:	400200b8 	.word	0x400200b8
 8004b94:	40020410 	.word	0x40020410
 8004b98:	40020428 	.word	0x40020428
 8004b9c:	40020440 	.word	0x40020440
 8004ba0:	40020458 	.word	0x40020458
 8004ba4:	40020470 	.word	0x40020470
 8004ba8:	40020488 	.word	0x40020488
 8004bac:	400204a0 	.word	0x400204a0
 8004bb0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d1c8      	bne.n	8004b54 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	4b83      	ldr	r3, [pc, #524]	@ (8004ddc <HAL_DMA_Init+0x420>)
 8004bce:	4013      	ands	r3, r2
 8004bd0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004bda:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	691b      	ldr	r3, [r3, #16]
 8004be0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004be6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bf2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	d107      	bne.n	8004c18 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c10:	4313      	orrs	r3, r2
 8004c12:	697a      	ldr	r2, [r7, #20]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004c18:	4b71      	ldr	r3, [pc, #452]	@ (8004de0 <HAL_DMA_Init+0x424>)
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	4b71      	ldr	r3, [pc, #452]	@ (8004de4 <HAL_DMA_Init+0x428>)
 8004c1e:	4013      	ands	r3, r2
 8004c20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c24:	d328      	bcc.n	8004c78 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b28      	cmp	r3, #40	@ 0x28
 8004c2c:	d903      	bls.n	8004c36 <HAL_DMA_Init+0x27a>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c34:	d917      	bls.n	8004c66 <HAL_DMA_Init+0x2aa>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c3c:	d903      	bls.n	8004c46 <HAL_DMA_Init+0x28a>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2b42      	cmp	r3, #66	@ 0x42
 8004c44:	d90f      	bls.n	8004c66 <HAL_DMA_Init+0x2aa>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2b46      	cmp	r3, #70	@ 0x46
 8004c4c:	d903      	bls.n	8004c56 <HAL_DMA_Init+0x29a>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2b48      	cmp	r3, #72	@ 0x48
 8004c54:	d907      	bls.n	8004c66 <HAL_DMA_Init+0x2aa>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2b4e      	cmp	r3, #78	@ 0x4e
 8004c5c:	d905      	bls.n	8004c6a <HAL_DMA_Init+0x2ae>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	2b52      	cmp	r3, #82	@ 0x52
 8004c64:	d801      	bhi.n	8004c6a <HAL_DMA_Init+0x2ae>
 8004c66:	2301      	movs	r3, #1
 8004c68:	e000      	b.n	8004c6c <HAL_DMA_Init+0x2b0>
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d003      	beq.n	8004c78 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c76:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	f023 0307 	bic.w	r3, r3, #7
 8004c8e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9e:	2b04      	cmp	r3, #4
 8004ca0:	d117      	bne.n	8004cd2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00e      	beq.n	8004cd2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f003 fa95 	bl	80081e4 <DMA_CheckFifoParam>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d008      	beq.n	8004cd2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2240      	movs	r2, #64	@ 0x40
 8004cc4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e197      	b.n	8005002 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f003 f9d0 	bl	8008080 <DMA_CalcBaseAndBitshift>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce8:	f003 031f 	and.w	r3, r3, #31
 8004cec:	223f      	movs	r2, #63	@ 0x3f
 8004cee:	409a      	lsls	r2, r3
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	609a      	str	r2, [r3, #8]
 8004cf4:	e0cd      	b.n	8004e92 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a3b      	ldr	r2, [pc, #236]	@ (8004de8 <HAL_DMA_Init+0x42c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d022      	beq.n	8004d46 <HAL_DMA_Init+0x38a>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a39      	ldr	r2, [pc, #228]	@ (8004dec <HAL_DMA_Init+0x430>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d01d      	beq.n	8004d46 <HAL_DMA_Init+0x38a>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a38      	ldr	r2, [pc, #224]	@ (8004df0 <HAL_DMA_Init+0x434>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d018      	beq.n	8004d46 <HAL_DMA_Init+0x38a>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a36      	ldr	r2, [pc, #216]	@ (8004df4 <HAL_DMA_Init+0x438>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d013      	beq.n	8004d46 <HAL_DMA_Init+0x38a>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a35      	ldr	r2, [pc, #212]	@ (8004df8 <HAL_DMA_Init+0x43c>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d00e      	beq.n	8004d46 <HAL_DMA_Init+0x38a>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a33      	ldr	r2, [pc, #204]	@ (8004dfc <HAL_DMA_Init+0x440>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d009      	beq.n	8004d46 <HAL_DMA_Init+0x38a>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a32      	ldr	r2, [pc, #200]	@ (8004e00 <HAL_DMA_Init+0x444>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d004      	beq.n	8004d46 <HAL_DMA_Init+0x38a>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a30      	ldr	r2, [pc, #192]	@ (8004e04 <HAL_DMA_Init+0x448>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d101      	bne.n	8004d4a <HAL_DMA_Init+0x38e>
 8004d46:	2301      	movs	r3, #1
 8004d48:	e000      	b.n	8004d4c <HAL_DMA_Init+0x390>
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 8097 	beq.w	8004e80 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a24      	ldr	r2, [pc, #144]	@ (8004de8 <HAL_DMA_Init+0x42c>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d021      	beq.n	8004da0 <HAL_DMA_Init+0x3e4>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a22      	ldr	r2, [pc, #136]	@ (8004dec <HAL_DMA_Init+0x430>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d01c      	beq.n	8004da0 <HAL_DMA_Init+0x3e4>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a21      	ldr	r2, [pc, #132]	@ (8004df0 <HAL_DMA_Init+0x434>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d017      	beq.n	8004da0 <HAL_DMA_Init+0x3e4>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a1f      	ldr	r2, [pc, #124]	@ (8004df4 <HAL_DMA_Init+0x438>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d012      	beq.n	8004da0 <HAL_DMA_Init+0x3e4>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004df8 <HAL_DMA_Init+0x43c>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d00d      	beq.n	8004da0 <HAL_DMA_Init+0x3e4>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a1c      	ldr	r2, [pc, #112]	@ (8004dfc <HAL_DMA_Init+0x440>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d008      	beq.n	8004da0 <HAL_DMA_Init+0x3e4>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a1b      	ldr	r2, [pc, #108]	@ (8004e00 <HAL_DMA_Init+0x444>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d003      	beq.n	8004da0 <HAL_DMA_Init+0x3e4>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a19      	ldr	r2, [pc, #100]	@ (8004e04 <HAL_DMA_Init+0x448>)
 8004d9e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2202      	movs	r2, #2
 8004da4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	4b13      	ldr	r3, [pc, #76]	@ (8004e08 <HAL_DMA_Init+0x44c>)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b40      	cmp	r3, #64	@ 0x40
 8004dc6:	d021      	beq.n	8004e0c <HAL_DMA_Init+0x450>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2b80      	cmp	r3, #128	@ 0x80
 8004dce:	d102      	bne.n	8004dd6 <HAL_DMA_Init+0x41a>
 8004dd0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004dd4:	e01b      	b.n	8004e0e <HAL_DMA_Init+0x452>
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	e019      	b.n	8004e0e <HAL_DMA_Init+0x452>
 8004dda:	bf00      	nop
 8004ddc:	fe10803f 	.word	0xfe10803f
 8004de0:	5c001000 	.word	0x5c001000
 8004de4:	ffff0000 	.word	0xffff0000
 8004de8:	58025408 	.word	0x58025408
 8004dec:	5802541c 	.word	0x5802541c
 8004df0:	58025430 	.word	0x58025430
 8004df4:	58025444 	.word	0x58025444
 8004df8:	58025458 	.word	0x58025458
 8004dfc:	5802546c 	.word	0x5802546c
 8004e00:	58025480 	.word	0x58025480
 8004e04:	58025494 	.word	0x58025494
 8004e08:	fffe000f 	.word	0xfffe000f
 8004e0c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	68d2      	ldr	r2, [r2, #12]
 8004e12:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004e14:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004e1c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004e24:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	699b      	ldr	r3, [r3, #24]
 8004e2a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004e2c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004e34:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004e3c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	461a      	mov	r2, r3
 8004e52:	4b6e      	ldr	r3, [pc, #440]	@ (800500c <HAL_DMA_Init+0x650>)
 8004e54:	4413      	add	r3, r2
 8004e56:	4a6e      	ldr	r2, [pc, #440]	@ (8005010 <HAL_DMA_Init+0x654>)
 8004e58:	fba2 2303 	umull	r2, r3, r2, r3
 8004e5c:	091b      	lsrs	r3, r3, #4
 8004e5e:	009a      	lsls	r2, r3, #2
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f003 f90b 	bl	8008080 <DMA_CalcBaseAndBitshift>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e72:	f003 031f 	and.w	r3, r3, #31
 8004e76:	2201      	movs	r2, #1
 8004e78:	409a      	lsls	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	605a      	str	r2, [r3, #4]
 8004e7e:	e008      	b.n	8004e92 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2240      	movs	r2, #64	@ 0x40
 8004e84:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2203      	movs	r2, #3
 8004e8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e0b7      	b.n	8005002 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a5f      	ldr	r2, [pc, #380]	@ (8005014 <HAL_DMA_Init+0x658>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d072      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a5d      	ldr	r2, [pc, #372]	@ (8005018 <HAL_DMA_Init+0x65c>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d06d      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a5c      	ldr	r2, [pc, #368]	@ (800501c <HAL_DMA_Init+0x660>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d068      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a5a      	ldr	r2, [pc, #360]	@ (8005020 <HAL_DMA_Init+0x664>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d063      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a59      	ldr	r2, [pc, #356]	@ (8005024 <HAL_DMA_Init+0x668>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d05e      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a57      	ldr	r2, [pc, #348]	@ (8005028 <HAL_DMA_Init+0x66c>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d059      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a56      	ldr	r2, [pc, #344]	@ (800502c <HAL_DMA_Init+0x670>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d054      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a54      	ldr	r2, [pc, #336]	@ (8005030 <HAL_DMA_Init+0x674>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d04f      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a53      	ldr	r2, [pc, #332]	@ (8005034 <HAL_DMA_Init+0x678>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d04a      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a51      	ldr	r2, [pc, #324]	@ (8005038 <HAL_DMA_Init+0x67c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d045      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a50      	ldr	r2, [pc, #320]	@ (800503c <HAL_DMA_Init+0x680>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d040      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a4e      	ldr	r2, [pc, #312]	@ (8005040 <HAL_DMA_Init+0x684>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d03b      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a4d      	ldr	r2, [pc, #308]	@ (8005044 <HAL_DMA_Init+0x688>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d036      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a4b      	ldr	r2, [pc, #300]	@ (8005048 <HAL_DMA_Init+0x68c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d031      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a4a      	ldr	r2, [pc, #296]	@ (800504c <HAL_DMA_Init+0x690>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d02c      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a48      	ldr	r2, [pc, #288]	@ (8005050 <HAL_DMA_Init+0x694>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d027      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a47      	ldr	r2, [pc, #284]	@ (8005054 <HAL_DMA_Init+0x698>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d022      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a45      	ldr	r2, [pc, #276]	@ (8005058 <HAL_DMA_Init+0x69c>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d01d      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a44      	ldr	r2, [pc, #272]	@ (800505c <HAL_DMA_Init+0x6a0>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d018      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a42      	ldr	r2, [pc, #264]	@ (8005060 <HAL_DMA_Init+0x6a4>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d013      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a41      	ldr	r2, [pc, #260]	@ (8005064 <HAL_DMA_Init+0x6a8>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d00e      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a3f      	ldr	r2, [pc, #252]	@ (8005068 <HAL_DMA_Init+0x6ac>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d009      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a3e      	ldr	r2, [pc, #248]	@ (800506c <HAL_DMA_Init+0x6b0>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d004      	beq.n	8004f82 <HAL_DMA_Init+0x5c6>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a3c      	ldr	r2, [pc, #240]	@ (8005070 <HAL_DMA_Init+0x6b4>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d101      	bne.n	8004f86 <HAL_DMA_Init+0x5ca>
 8004f82:	2301      	movs	r3, #1
 8004f84:	e000      	b.n	8004f88 <HAL_DMA_Init+0x5cc>
 8004f86:	2300      	movs	r3, #0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d032      	beq.n	8004ff2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f003 f9a5 	bl	80082dc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	2b80      	cmp	r3, #128	@ 0x80
 8004f98:	d102      	bne.n	8004fa0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fa8:	b2d2      	uxtb	r2, r2
 8004faa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004fb4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d010      	beq.n	8004fe0 <HAL_DMA_Init+0x624>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	2b08      	cmp	r3, #8
 8004fc4:	d80c      	bhi.n	8004fe0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f003 fa22 	bl	8008410 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004fdc:	605a      	str	r2, [r3, #4]
 8004fde:	e008      	b.n	8004ff2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3718      	adds	r7, #24
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	a7fdabf8 	.word	0xa7fdabf8
 8005010:	cccccccd 	.word	0xcccccccd
 8005014:	40020010 	.word	0x40020010
 8005018:	40020028 	.word	0x40020028
 800501c:	40020040 	.word	0x40020040
 8005020:	40020058 	.word	0x40020058
 8005024:	40020070 	.word	0x40020070
 8005028:	40020088 	.word	0x40020088
 800502c:	400200a0 	.word	0x400200a0
 8005030:	400200b8 	.word	0x400200b8
 8005034:	40020410 	.word	0x40020410
 8005038:	40020428 	.word	0x40020428
 800503c:	40020440 	.word	0x40020440
 8005040:	40020458 	.word	0x40020458
 8005044:	40020470 	.word	0x40020470
 8005048:	40020488 	.word	0x40020488
 800504c:	400204a0 	.word	0x400204a0
 8005050:	400204b8 	.word	0x400204b8
 8005054:	58025408 	.word	0x58025408
 8005058:	5802541c 	.word	0x5802541c
 800505c:	58025430 	.word	0x58025430
 8005060:	58025444 	.word	0x58025444
 8005064:	58025458 	.word	0x58025458
 8005068:	5802546c 	.word	0x5802546c
 800506c:	58025480 	.word	0x58025480
 8005070:	58025494 	.word	0x58025494

08005074 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e1a8      	b.n	80053d8 <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a82      	ldr	r2, [pc, #520]	@ (8005294 <HAL_DMA_DeInit+0x220>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d04a      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a80      	ldr	r2, [pc, #512]	@ (8005298 <HAL_DMA_DeInit+0x224>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d045      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a7f      	ldr	r2, [pc, #508]	@ (800529c <HAL_DMA_DeInit+0x228>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d040      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a7d      	ldr	r2, [pc, #500]	@ (80052a0 <HAL_DMA_DeInit+0x22c>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d03b      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a7c      	ldr	r2, [pc, #496]	@ (80052a4 <HAL_DMA_DeInit+0x230>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d036      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a7a      	ldr	r2, [pc, #488]	@ (80052a8 <HAL_DMA_DeInit+0x234>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d031      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a79      	ldr	r2, [pc, #484]	@ (80052ac <HAL_DMA_DeInit+0x238>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d02c      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a77      	ldr	r2, [pc, #476]	@ (80052b0 <HAL_DMA_DeInit+0x23c>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d027      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a76      	ldr	r2, [pc, #472]	@ (80052b4 <HAL_DMA_DeInit+0x240>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d022      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a74      	ldr	r2, [pc, #464]	@ (80052b8 <HAL_DMA_DeInit+0x244>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d01d      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a73      	ldr	r2, [pc, #460]	@ (80052bc <HAL_DMA_DeInit+0x248>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d018      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a71      	ldr	r2, [pc, #452]	@ (80052c0 <HAL_DMA_DeInit+0x24c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d013      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a70      	ldr	r2, [pc, #448]	@ (80052c4 <HAL_DMA_DeInit+0x250>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d00e      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a6e      	ldr	r2, [pc, #440]	@ (80052c8 <HAL_DMA_DeInit+0x254>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d009      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a6d      	ldr	r2, [pc, #436]	@ (80052cc <HAL_DMA_DeInit+0x258>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d004      	beq.n	8005126 <HAL_DMA_DeInit+0xb2>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a6b      	ldr	r2, [pc, #428]	@ (80052d0 <HAL_DMA_DeInit+0x25c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d108      	bne.n	8005138 <HAL_DMA_DeInit+0xc4>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f022 0201 	bic.w	r2, r2, #1
 8005134:	601a      	str	r2, [r3, #0]
 8005136:	e007      	b.n	8005148 <HAL_DMA_DeInit+0xd4>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f022 0201 	bic.w	r2, r2, #1
 8005146:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a51      	ldr	r2, [pc, #324]	@ (8005294 <HAL_DMA_DeInit+0x220>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d04a      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a50      	ldr	r2, [pc, #320]	@ (8005298 <HAL_DMA_DeInit+0x224>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d045      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a4e      	ldr	r2, [pc, #312]	@ (800529c <HAL_DMA_DeInit+0x228>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d040      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a4d      	ldr	r2, [pc, #308]	@ (80052a0 <HAL_DMA_DeInit+0x22c>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d03b      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a4b      	ldr	r2, [pc, #300]	@ (80052a4 <HAL_DMA_DeInit+0x230>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d036      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a4a      	ldr	r2, [pc, #296]	@ (80052a8 <HAL_DMA_DeInit+0x234>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d031      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a48      	ldr	r2, [pc, #288]	@ (80052ac <HAL_DMA_DeInit+0x238>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d02c      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a47      	ldr	r2, [pc, #284]	@ (80052b0 <HAL_DMA_DeInit+0x23c>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d027      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a45      	ldr	r2, [pc, #276]	@ (80052b4 <HAL_DMA_DeInit+0x240>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d022      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a44      	ldr	r2, [pc, #272]	@ (80052b8 <HAL_DMA_DeInit+0x244>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d01d      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a42      	ldr	r2, [pc, #264]	@ (80052bc <HAL_DMA_DeInit+0x248>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d018      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a41      	ldr	r2, [pc, #260]	@ (80052c0 <HAL_DMA_DeInit+0x24c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d013      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a3f      	ldr	r2, [pc, #252]	@ (80052c4 <HAL_DMA_DeInit+0x250>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d00e      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a3e      	ldr	r2, [pc, #248]	@ (80052c8 <HAL_DMA_DeInit+0x254>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d009      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a3c      	ldr	r2, [pc, #240]	@ (80052cc <HAL_DMA_DeInit+0x258>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d004      	beq.n	80051e8 <HAL_DMA_DeInit+0x174>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a3b      	ldr	r2, [pc, #236]	@ (80052d0 <HAL_DMA_DeInit+0x25c>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d101      	bne.n	80051ec <HAL_DMA_DeInit+0x178>
 80051e8:	2301      	movs	r3, #1
 80051ea:	e000      	b.n	80051ee <HAL_DMA_DeInit+0x17a>
 80051ec:	2300      	movs	r3, #0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d025      	beq.n	800523e <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2200      	movs	r2, #0
 80051f8:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2200      	movs	r2, #0
 8005200:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2200      	movs	r2, #0
 8005208:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2200      	movs	r2, #0
 8005210:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2200      	movs	r2, #0
 8005218:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	2221      	movs	r2, #33	@ 0x21
 8005220:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f002 ff2c 	bl	8008080 <DMA_CalcBaseAndBitshift>
 8005228:	4603      	mov	r3, r0
 800522a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005230:	f003 031f 	and.w	r3, r3, #31
 8005234:	223f      	movs	r2, #63	@ 0x3f
 8005236:	409a      	lsls	r2, r3
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	609a      	str	r2, [r3, #8]
 800523c:	e081      	b.n	8005342 <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a24      	ldr	r2, [pc, #144]	@ (80052d4 <HAL_DMA_DeInit+0x260>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d022      	beq.n	800528e <HAL_DMA_DeInit+0x21a>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a22      	ldr	r2, [pc, #136]	@ (80052d8 <HAL_DMA_DeInit+0x264>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d01d      	beq.n	800528e <HAL_DMA_DeInit+0x21a>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a21      	ldr	r2, [pc, #132]	@ (80052dc <HAL_DMA_DeInit+0x268>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d018      	beq.n	800528e <HAL_DMA_DeInit+0x21a>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1f      	ldr	r2, [pc, #124]	@ (80052e0 <HAL_DMA_DeInit+0x26c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d013      	beq.n	800528e <HAL_DMA_DeInit+0x21a>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a1e      	ldr	r2, [pc, #120]	@ (80052e4 <HAL_DMA_DeInit+0x270>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d00e      	beq.n	800528e <HAL_DMA_DeInit+0x21a>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a1c      	ldr	r2, [pc, #112]	@ (80052e8 <HAL_DMA_DeInit+0x274>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d009      	beq.n	800528e <HAL_DMA_DeInit+0x21a>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1b      	ldr	r2, [pc, #108]	@ (80052ec <HAL_DMA_DeInit+0x278>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d004      	beq.n	800528e <HAL_DMA_DeInit+0x21a>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a19      	ldr	r2, [pc, #100]	@ (80052f0 <HAL_DMA_DeInit+0x27c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d132      	bne.n	80052f4 <HAL_DMA_DeInit+0x280>
 800528e:	2301      	movs	r3, #1
 8005290:	e031      	b.n	80052f6 <HAL_DMA_DeInit+0x282>
 8005292:	bf00      	nop
 8005294:	40020010 	.word	0x40020010
 8005298:	40020028 	.word	0x40020028
 800529c:	40020040 	.word	0x40020040
 80052a0:	40020058 	.word	0x40020058
 80052a4:	40020070 	.word	0x40020070
 80052a8:	40020088 	.word	0x40020088
 80052ac:	400200a0 	.word	0x400200a0
 80052b0:	400200b8 	.word	0x400200b8
 80052b4:	40020410 	.word	0x40020410
 80052b8:	40020428 	.word	0x40020428
 80052bc:	40020440 	.word	0x40020440
 80052c0:	40020458 	.word	0x40020458
 80052c4:	40020470 	.word	0x40020470
 80052c8:	40020488 	.word	0x40020488
 80052cc:	400204a0 	.word	0x400204a0
 80052d0:	400204b8 	.word	0x400204b8
 80052d4:	58025408 	.word	0x58025408
 80052d8:	5802541c 	.word	0x5802541c
 80052dc:	58025430 	.word	0x58025430
 80052e0:	58025444 	.word	0x58025444
 80052e4:	58025458 	.word	0x58025458
 80052e8:	5802546c 	.word	0x5802546c
 80052ec:	58025480 	.word	0x58025480
 80052f0:	58025494 	.word	0x58025494
 80052f4:	2300      	movs	r3, #0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d021      	beq.n	800533e <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2200      	movs	r2, #0
 8005300:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2200      	movs	r2, #0
 8005308:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2200      	movs	r2, #0
 8005310:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2200      	movs	r2, #0
 8005318:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2200      	movs	r2, #0
 8005320:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f002 feac 	bl	8008080 <DMA_CalcBaseAndBitshift>
 8005328:	4603      	mov	r3, r0
 800532a:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005330:	f003 031f 	and.w	r3, r3, #31
 8005334:	2201      	movs	r2, #1
 8005336:	409a      	lsls	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	605a      	str	r2, [r3, #4]
 800533c:	e001      	b.n	8005342 <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e04a      	b.n	80053d8 <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f002 ffca 	bl	80082dc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800534c:	2b00      	cmp	r3, #0
 800534e:	d008      	beq.n	8005362 <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005354:	2200      	movs	r2, #0
 8005356:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005360:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00f      	beq.n	800538a <HAL_DMA_DeInit+0x316>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	2b08      	cmp	r3, #8
 8005370:	d80b      	bhi.n	800538a <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f003 f84c 	bl	8008410 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800537c:	2200      	movs	r2, #0
 800537e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005388:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	671a      	str	r2, [r3, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	675a      	str	r2, [r3, #116]	@ 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3710      	adds	r7, #16
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
 80053ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053ee:	2300      	movs	r3, #0
 80053f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <HAL_DMA_Start+0x1c>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e0ec      	b.n	80055d6 <HAL_DMA_Start+0x1f6>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <HAL_DMA_Start+0x2a>
 8005406:	2302      	movs	r3, #2
 8005408:	e0e5      	b.n	80055d6 <HAL_DMA_Start+0x1f6>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2201      	movs	r2, #1
 800540e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b01      	cmp	r3, #1
 800541c:	f040 80d0 	bne.w	80055c0 <HAL_DMA_Start+0x1e0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2202      	movs	r2, #2
 8005424:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a6b      	ldr	r2, [pc, #428]	@ (80055e0 <HAL_DMA_Start+0x200>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d04a      	beq.n	80054ce <HAL_DMA_Start+0xee>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a69      	ldr	r2, [pc, #420]	@ (80055e4 <HAL_DMA_Start+0x204>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d045      	beq.n	80054ce <HAL_DMA_Start+0xee>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a68      	ldr	r2, [pc, #416]	@ (80055e8 <HAL_DMA_Start+0x208>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d040      	beq.n	80054ce <HAL_DMA_Start+0xee>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a66      	ldr	r2, [pc, #408]	@ (80055ec <HAL_DMA_Start+0x20c>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d03b      	beq.n	80054ce <HAL_DMA_Start+0xee>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a65      	ldr	r2, [pc, #404]	@ (80055f0 <HAL_DMA_Start+0x210>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d036      	beq.n	80054ce <HAL_DMA_Start+0xee>
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a63      	ldr	r2, [pc, #396]	@ (80055f4 <HAL_DMA_Start+0x214>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d031      	beq.n	80054ce <HAL_DMA_Start+0xee>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a62      	ldr	r2, [pc, #392]	@ (80055f8 <HAL_DMA_Start+0x218>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d02c      	beq.n	80054ce <HAL_DMA_Start+0xee>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a60      	ldr	r2, [pc, #384]	@ (80055fc <HAL_DMA_Start+0x21c>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d027      	beq.n	80054ce <HAL_DMA_Start+0xee>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a5f      	ldr	r2, [pc, #380]	@ (8005600 <HAL_DMA_Start+0x220>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d022      	beq.n	80054ce <HAL_DMA_Start+0xee>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a5d      	ldr	r2, [pc, #372]	@ (8005604 <HAL_DMA_Start+0x224>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d01d      	beq.n	80054ce <HAL_DMA_Start+0xee>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a5c      	ldr	r2, [pc, #368]	@ (8005608 <HAL_DMA_Start+0x228>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d018      	beq.n	80054ce <HAL_DMA_Start+0xee>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a5a      	ldr	r2, [pc, #360]	@ (800560c <HAL_DMA_Start+0x22c>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d013      	beq.n	80054ce <HAL_DMA_Start+0xee>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a59      	ldr	r2, [pc, #356]	@ (8005610 <HAL_DMA_Start+0x230>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d00e      	beq.n	80054ce <HAL_DMA_Start+0xee>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a57      	ldr	r2, [pc, #348]	@ (8005614 <HAL_DMA_Start+0x234>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d009      	beq.n	80054ce <HAL_DMA_Start+0xee>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a56      	ldr	r2, [pc, #344]	@ (8005618 <HAL_DMA_Start+0x238>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d004      	beq.n	80054ce <HAL_DMA_Start+0xee>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a54      	ldr	r2, [pc, #336]	@ (800561c <HAL_DMA_Start+0x23c>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d108      	bne.n	80054e0 <HAL_DMA_Start+0x100>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f022 0201 	bic.w	r2, r2, #1
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	e007      	b.n	80054f0 <HAL_DMA_Start+0x110>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 0201 	bic.w	r2, r2, #1
 80054ee:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	68b9      	ldr	r1, [r7, #8]
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f002 fc16 	bl	8007d28 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a37      	ldr	r2, [pc, #220]	@ (80055e0 <HAL_DMA_Start+0x200>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d04a      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a36      	ldr	r2, [pc, #216]	@ (80055e4 <HAL_DMA_Start+0x204>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d045      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a34      	ldr	r2, [pc, #208]	@ (80055e8 <HAL_DMA_Start+0x208>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d040      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a33      	ldr	r2, [pc, #204]	@ (80055ec <HAL_DMA_Start+0x20c>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d03b      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a31      	ldr	r2, [pc, #196]	@ (80055f0 <HAL_DMA_Start+0x210>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d036      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a30      	ldr	r2, [pc, #192]	@ (80055f4 <HAL_DMA_Start+0x214>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d031      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a2e      	ldr	r2, [pc, #184]	@ (80055f8 <HAL_DMA_Start+0x218>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d02c      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a2d      	ldr	r2, [pc, #180]	@ (80055fc <HAL_DMA_Start+0x21c>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d027      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a2b      	ldr	r2, [pc, #172]	@ (8005600 <HAL_DMA_Start+0x220>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d022      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a2a      	ldr	r2, [pc, #168]	@ (8005604 <HAL_DMA_Start+0x224>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d01d      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a28      	ldr	r2, [pc, #160]	@ (8005608 <HAL_DMA_Start+0x228>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d018      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a27      	ldr	r2, [pc, #156]	@ (800560c <HAL_DMA_Start+0x22c>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d013      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a25      	ldr	r2, [pc, #148]	@ (8005610 <HAL_DMA_Start+0x230>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d00e      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a24      	ldr	r2, [pc, #144]	@ (8005614 <HAL_DMA_Start+0x234>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d009      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a22      	ldr	r2, [pc, #136]	@ (8005618 <HAL_DMA_Start+0x238>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d004      	beq.n	800559c <HAL_DMA_Start+0x1bc>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a21      	ldr	r2, [pc, #132]	@ (800561c <HAL_DMA_Start+0x23c>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d108      	bne.n	80055ae <HAL_DMA_Start+0x1ce>
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f042 0201 	orr.w	r2, r2, #1
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	e012      	b.n	80055d4 <HAL_DMA_Start+0x1f4>
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f042 0201 	orr.w	r2, r2, #1
 80055bc:	601a      	str	r2, [r3, #0]
 80055be:	e009      	b.n	80055d4 <HAL_DMA_Start+0x1f4>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80055d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3718      	adds	r7, #24
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	40020010 	.word	0x40020010
 80055e4:	40020028 	.word	0x40020028
 80055e8:	40020040 	.word	0x40020040
 80055ec:	40020058 	.word	0x40020058
 80055f0:	40020070 	.word	0x40020070
 80055f4:	40020088 	.word	0x40020088
 80055f8:	400200a0 	.word	0x400200a0
 80055fc:	400200b8 	.word	0x400200b8
 8005600:	40020410 	.word	0x40020410
 8005604:	40020428 	.word	0x40020428
 8005608:	40020440 	.word	0x40020440
 800560c:	40020458 	.word	0x40020458
 8005610:	40020470 	.word	0x40020470
 8005614:	40020488 	.word	0x40020488
 8005618:	400204a0 	.word	0x400204a0
 800561c:	400204b8 	.word	0x400204b8

08005620 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b086      	sub	sp, #24
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
 800562c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800562e:	2300      	movs	r3, #0
 8005630:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d101      	bne.n	800563c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e226      	b.n	8005a8a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005642:	2b01      	cmp	r3, #1
 8005644:	d101      	bne.n	800564a <HAL_DMA_Start_IT+0x2a>
 8005646:	2302      	movs	r3, #2
 8005648:	e21f      	b.n	8005a8a <HAL_DMA_Start_IT+0x46a>
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005658:	b2db      	uxtb	r3, r3
 800565a:	2b01      	cmp	r3, #1
 800565c:	f040 820a 	bne.w	8005a74 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a68      	ldr	r2, [pc, #416]	@ (8005814 <HAL_DMA_Start_IT+0x1f4>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d04a      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a66      	ldr	r2, [pc, #408]	@ (8005818 <HAL_DMA_Start_IT+0x1f8>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d045      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a65      	ldr	r2, [pc, #404]	@ (800581c <HAL_DMA_Start_IT+0x1fc>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d040      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a63      	ldr	r2, [pc, #396]	@ (8005820 <HAL_DMA_Start_IT+0x200>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d03b      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a62      	ldr	r2, [pc, #392]	@ (8005824 <HAL_DMA_Start_IT+0x204>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d036      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a60      	ldr	r2, [pc, #384]	@ (8005828 <HAL_DMA_Start_IT+0x208>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d031      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a5f      	ldr	r2, [pc, #380]	@ (800582c <HAL_DMA_Start_IT+0x20c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d02c      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a5d      	ldr	r2, [pc, #372]	@ (8005830 <HAL_DMA_Start_IT+0x210>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d027      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a5c      	ldr	r2, [pc, #368]	@ (8005834 <HAL_DMA_Start_IT+0x214>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d022      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a5a      	ldr	r2, [pc, #360]	@ (8005838 <HAL_DMA_Start_IT+0x218>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d01d      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a59      	ldr	r2, [pc, #356]	@ (800583c <HAL_DMA_Start_IT+0x21c>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d018      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a57      	ldr	r2, [pc, #348]	@ (8005840 <HAL_DMA_Start_IT+0x220>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d013      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a56      	ldr	r2, [pc, #344]	@ (8005844 <HAL_DMA_Start_IT+0x224>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d00e      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a54      	ldr	r2, [pc, #336]	@ (8005848 <HAL_DMA_Start_IT+0x228>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d009      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a53      	ldr	r2, [pc, #332]	@ (800584c <HAL_DMA_Start_IT+0x22c>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d004      	beq.n	800570e <HAL_DMA_Start_IT+0xee>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a51      	ldr	r2, [pc, #324]	@ (8005850 <HAL_DMA_Start_IT+0x230>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d108      	bne.n	8005720 <HAL_DMA_Start_IT+0x100>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f022 0201 	bic.w	r2, r2, #1
 800571c:	601a      	str	r2, [r3, #0]
 800571e:	e007      	b.n	8005730 <HAL_DMA_Start_IT+0x110>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f022 0201 	bic.w	r2, r2, #1
 800572e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	68f8      	ldr	r0, [r7, #12]
 8005738:	f002 faf6 	bl	8007d28 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a34      	ldr	r2, [pc, #208]	@ (8005814 <HAL_DMA_Start_IT+0x1f4>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d04a      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a33      	ldr	r2, [pc, #204]	@ (8005818 <HAL_DMA_Start_IT+0x1f8>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d045      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a31      	ldr	r2, [pc, #196]	@ (800581c <HAL_DMA_Start_IT+0x1fc>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d040      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a30      	ldr	r2, [pc, #192]	@ (8005820 <HAL_DMA_Start_IT+0x200>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d03b      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a2e      	ldr	r2, [pc, #184]	@ (8005824 <HAL_DMA_Start_IT+0x204>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d036      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a2d      	ldr	r2, [pc, #180]	@ (8005828 <HAL_DMA_Start_IT+0x208>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d031      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a2b      	ldr	r2, [pc, #172]	@ (800582c <HAL_DMA_Start_IT+0x20c>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d02c      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a2a      	ldr	r2, [pc, #168]	@ (8005830 <HAL_DMA_Start_IT+0x210>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d027      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a28      	ldr	r2, [pc, #160]	@ (8005834 <HAL_DMA_Start_IT+0x214>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d022      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a27      	ldr	r2, [pc, #156]	@ (8005838 <HAL_DMA_Start_IT+0x218>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d01d      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a25      	ldr	r2, [pc, #148]	@ (800583c <HAL_DMA_Start_IT+0x21c>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d018      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a24      	ldr	r2, [pc, #144]	@ (8005840 <HAL_DMA_Start_IT+0x220>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d013      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a22      	ldr	r2, [pc, #136]	@ (8005844 <HAL_DMA_Start_IT+0x224>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d00e      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a21      	ldr	r2, [pc, #132]	@ (8005848 <HAL_DMA_Start_IT+0x228>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d009      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a1f      	ldr	r2, [pc, #124]	@ (800584c <HAL_DMA_Start_IT+0x22c>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d004      	beq.n	80057dc <HAL_DMA_Start_IT+0x1bc>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005850 <HAL_DMA_Start_IT+0x230>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d101      	bne.n	80057e0 <HAL_DMA_Start_IT+0x1c0>
 80057dc:	2301      	movs	r3, #1
 80057de:	e000      	b.n	80057e2 <HAL_DMA_Start_IT+0x1c2>
 80057e0:	2300      	movs	r3, #0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d036      	beq.n	8005854 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f023 021e 	bic.w	r2, r3, #30
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f042 0216 	orr.w	r2, r2, #22
 80057f8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d03e      	beq.n	8005880 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f042 0208 	orr.w	r2, r2, #8
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	e035      	b.n	8005880 <HAL_DMA_Start_IT+0x260>
 8005814:	40020010 	.word	0x40020010
 8005818:	40020028 	.word	0x40020028
 800581c:	40020040 	.word	0x40020040
 8005820:	40020058 	.word	0x40020058
 8005824:	40020070 	.word	0x40020070
 8005828:	40020088 	.word	0x40020088
 800582c:	400200a0 	.word	0x400200a0
 8005830:	400200b8 	.word	0x400200b8
 8005834:	40020410 	.word	0x40020410
 8005838:	40020428 	.word	0x40020428
 800583c:	40020440 	.word	0x40020440
 8005840:	40020458 	.word	0x40020458
 8005844:	40020470 	.word	0x40020470
 8005848:	40020488 	.word	0x40020488
 800584c:	400204a0 	.word	0x400204a0
 8005850:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f023 020e 	bic.w	r2, r3, #14
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 020a 	orr.w	r2, r2, #10
 8005866:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800586c:	2b00      	cmp	r3, #0
 800586e:	d007      	beq.n	8005880 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0204 	orr.w	r2, r2, #4
 800587e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a83      	ldr	r2, [pc, #524]	@ (8005a94 <HAL_DMA_Start_IT+0x474>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d072      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a82      	ldr	r2, [pc, #520]	@ (8005a98 <HAL_DMA_Start_IT+0x478>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d06d      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a80      	ldr	r2, [pc, #512]	@ (8005a9c <HAL_DMA_Start_IT+0x47c>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d068      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a7f      	ldr	r2, [pc, #508]	@ (8005aa0 <HAL_DMA_Start_IT+0x480>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d063      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a7d      	ldr	r2, [pc, #500]	@ (8005aa4 <HAL_DMA_Start_IT+0x484>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d05e      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a7c      	ldr	r2, [pc, #496]	@ (8005aa8 <HAL_DMA_Start_IT+0x488>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d059      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a7a      	ldr	r2, [pc, #488]	@ (8005aac <HAL_DMA_Start_IT+0x48c>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d054      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a79      	ldr	r2, [pc, #484]	@ (8005ab0 <HAL_DMA_Start_IT+0x490>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d04f      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a77      	ldr	r2, [pc, #476]	@ (8005ab4 <HAL_DMA_Start_IT+0x494>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d04a      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a76      	ldr	r2, [pc, #472]	@ (8005ab8 <HAL_DMA_Start_IT+0x498>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d045      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a74      	ldr	r2, [pc, #464]	@ (8005abc <HAL_DMA_Start_IT+0x49c>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d040      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a73      	ldr	r2, [pc, #460]	@ (8005ac0 <HAL_DMA_Start_IT+0x4a0>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d03b      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a71      	ldr	r2, [pc, #452]	@ (8005ac4 <HAL_DMA_Start_IT+0x4a4>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d036      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a70      	ldr	r2, [pc, #448]	@ (8005ac8 <HAL_DMA_Start_IT+0x4a8>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d031      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a6e      	ldr	r2, [pc, #440]	@ (8005acc <HAL_DMA_Start_IT+0x4ac>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d02c      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a6d      	ldr	r2, [pc, #436]	@ (8005ad0 <HAL_DMA_Start_IT+0x4b0>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d027      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a6b      	ldr	r2, [pc, #428]	@ (8005ad4 <HAL_DMA_Start_IT+0x4b4>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d022      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a6a      	ldr	r2, [pc, #424]	@ (8005ad8 <HAL_DMA_Start_IT+0x4b8>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d01d      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a68      	ldr	r2, [pc, #416]	@ (8005adc <HAL_DMA_Start_IT+0x4bc>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d018      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a67      	ldr	r2, [pc, #412]	@ (8005ae0 <HAL_DMA_Start_IT+0x4c0>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d013      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a65      	ldr	r2, [pc, #404]	@ (8005ae4 <HAL_DMA_Start_IT+0x4c4>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d00e      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a64      	ldr	r2, [pc, #400]	@ (8005ae8 <HAL_DMA_Start_IT+0x4c8>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d009      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a62      	ldr	r2, [pc, #392]	@ (8005aec <HAL_DMA_Start_IT+0x4cc>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d004      	beq.n	8005970 <HAL_DMA_Start_IT+0x350>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a61      	ldr	r2, [pc, #388]	@ (8005af0 <HAL_DMA_Start_IT+0x4d0>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d101      	bne.n	8005974 <HAL_DMA_Start_IT+0x354>
 8005970:	2301      	movs	r3, #1
 8005972:	e000      	b.n	8005976 <HAL_DMA_Start_IT+0x356>
 8005974:	2300      	movs	r3, #0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d01a      	beq.n	80059b0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d007      	beq.n	8005998 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005992:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005996:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800599c:	2b00      	cmp	r3, #0
 800599e:	d007      	beq.n	80059b0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059ae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a37      	ldr	r2, [pc, #220]	@ (8005a94 <HAL_DMA_Start_IT+0x474>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d04a      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a36      	ldr	r2, [pc, #216]	@ (8005a98 <HAL_DMA_Start_IT+0x478>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d045      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a34      	ldr	r2, [pc, #208]	@ (8005a9c <HAL_DMA_Start_IT+0x47c>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d040      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a33      	ldr	r2, [pc, #204]	@ (8005aa0 <HAL_DMA_Start_IT+0x480>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d03b      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a31      	ldr	r2, [pc, #196]	@ (8005aa4 <HAL_DMA_Start_IT+0x484>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d036      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a30      	ldr	r2, [pc, #192]	@ (8005aa8 <HAL_DMA_Start_IT+0x488>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d031      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a2e      	ldr	r2, [pc, #184]	@ (8005aac <HAL_DMA_Start_IT+0x48c>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d02c      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a2d      	ldr	r2, [pc, #180]	@ (8005ab0 <HAL_DMA_Start_IT+0x490>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d027      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a2b      	ldr	r2, [pc, #172]	@ (8005ab4 <HAL_DMA_Start_IT+0x494>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d022      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a2a      	ldr	r2, [pc, #168]	@ (8005ab8 <HAL_DMA_Start_IT+0x498>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d01d      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a28      	ldr	r2, [pc, #160]	@ (8005abc <HAL_DMA_Start_IT+0x49c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d018      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a27      	ldr	r2, [pc, #156]	@ (8005ac0 <HAL_DMA_Start_IT+0x4a0>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d013      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a25      	ldr	r2, [pc, #148]	@ (8005ac4 <HAL_DMA_Start_IT+0x4a4>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00e      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a24      	ldr	r2, [pc, #144]	@ (8005ac8 <HAL_DMA_Start_IT+0x4a8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d009      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a22      	ldr	r2, [pc, #136]	@ (8005acc <HAL_DMA_Start_IT+0x4ac>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d004      	beq.n	8005a50 <HAL_DMA_Start_IT+0x430>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a21      	ldr	r2, [pc, #132]	@ (8005ad0 <HAL_DMA_Start_IT+0x4b0>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d108      	bne.n	8005a62 <HAL_DMA_Start_IT+0x442>
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f042 0201 	orr.w	r2, r2, #1
 8005a5e:	601a      	str	r2, [r3, #0]
 8005a60:	e012      	b.n	8005a88 <HAL_DMA_Start_IT+0x468>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f042 0201 	orr.w	r2, r2, #1
 8005a70:	601a      	str	r2, [r3, #0]
 8005a72:	e009      	b.n	8005a88 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3718      	adds	r7, #24
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	40020010 	.word	0x40020010
 8005a98:	40020028 	.word	0x40020028
 8005a9c:	40020040 	.word	0x40020040
 8005aa0:	40020058 	.word	0x40020058
 8005aa4:	40020070 	.word	0x40020070
 8005aa8:	40020088 	.word	0x40020088
 8005aac:	400200a0 	.word	0x400200a0
 8005ab0:	400200b8 	.word	0x400200b8
 8005ab4:	40020410 	.word	0x40020410
 8005ab8:	40020428 	.word	0x40020428
 8005abc:	40020440 	.word	0x40020440
 8005ac0:	40020458 	.word	0x40020458
 8005ac4:	40020470 	.word	0x40020470
 8005ac8:	40020488 	.word	0x40020488
 8005acc:	400204a0 	.word	0x400204a0
 8005ad0:	400204b8 	.word	0x400204b8
 8005ad4:	58025408 	.word	0x58025408
 8005ad8:	5802541c 	.word	0x5802541c
 8005adc:	58025430 	.word	0x58025430
 8005ae0:	58025444 	.word	0x58025444
 8005ae4:	58025458 	.word	0x58025458
 8005ae8:	5802546c 	.word	0x5802546c
 8005aec:	58025480 	.word	0x58025480
 8005af0:	58025494 	.word	0x58025494

08005af4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005afc:	f7fd ffce 	bl	8003a9c <HAL_GetTick>
 8005b00:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d101      	bne.n	8005b0c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e2dc      	b.n	80060c6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d008      	beq.n	8005b2a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2280      	movs	r2, #128	@ 0x80
 8005b1c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e2cd      	b.n	80060c6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a76      	ldr	r2, [pc, #472]	@ (8005d08 <HAL_DMA_Abort+0x214>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d04a      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a74      	ldr	r2, [pc, #464]	@ (8005d0c <HAL_DMA_Abort+0x218>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d045      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a73      	ldr	r2, [pc, #460]	@ (8005d10 <HAL_DMA_Abort+0x21c>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d040      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a71      	ldr	r2, [pc, #452]	@ (8005d14 <HAL_DMA_Abort+0x220>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d03b      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a70      	ldr	r2, [pc, #448]	@ (8005d18 <HAL_DMA_Abort+0x224>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d036      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a6e      	ldr	r2, [pc, #440]	@ (8005d1c <HAL_DMA_Abort+0x228>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d031      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a6d      	ldr	r2, [pc, #436]	@ (8005d20 <HAL_DMA_Abort+0x22c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d02c      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a6b      	ldr	r2, [pc, #428]	@ (8005d24 <HAL_DMA_Abort+0x230>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d027      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a6a      	ldr	r2, [pc, #424]	@ (8005d28 <HAL_DMA_Abort+0x234>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d022      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a68      	ldr	r2, [pc, #416]	@ (8005d2c <HAL_DMA_Abort+0x238>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d01d      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a67      	ldr	r2, [pc, #412]	@ (8005d30 <HAL_DMA_Abort+0x23c>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d018      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a65      	ldr	r2, [pc, #404]	@ (8005d34 <HAL_DMA_Abort+0x240>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d013      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a64      	ldr	r2, [pc, #400]	@ (8005d38 <HAL_DMA_Abort+0x244>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d00e      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a62      	ldr	r2, [pc, #392]	@ (8005d3c <HAL_DMA_Abort+0x248>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d009      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a61      	ldr	r2, [pc, #388]	@ (8005d40 <HAL_DMA_Abort+0x24c>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d004      	beq.n	8005bca <HAL_DMA_Abort+0xd6>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a5f      	ldr	r2, [pc, #380]	@ (8005d44 <HAL_DMA_Abort+0x250>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d101      	bne.n	8005bce <HAL_DMA_Abort+0xda>
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e000      	b.n	8005bd0 <HAL_DMA_Abort+0xdc>
 8005bce:	2300      	movs	r3, #0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d013      	beq.n	8005bfc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f022 021e 	bic.w	r2, r2, #30
 8005be2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	695a      	ldr	r2, [r3, #20]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bf2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	617b      	str	r3, [r7, #20]
 8005bfa:	e00a      	b.n	8005c12 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f022 020e 	bic.w	r2, r2, #14
 8005c0a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a3c      	ldr	r2, [pc, #240]	@ (8005d08 <HAL_DMA_Abort+0x214>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d072      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a3a      	ldr	r2, [pc, #232]	@ (8005d0c <HAL_DMA_Abort+0x218>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d06d      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a39      	ldr	r2, [pc, #228]	@ (8005d10 <HAL_DMA_Abort+0x21c>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d068      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a37      	ldr	r2, [pc, #220]	@ (8005d14 <HAL_DMA_Abort+0x220>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d063      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a36      	ldr	r2, [pc, #216]	@ (8005d18 <HAL_DMA_Abort+0x224>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d05e      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a34      	ldr	r2, [pc, #208]	@ (8005d1c <HAL_DMA_Abort+0x228>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d059      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a33      	ldr	r2, [pc, #204]	@ (8005d20 <HAL_DMA_Abort+0x22c>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d054      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a31      	ldr	r2, [pc, #196]	@ (8005d24 <HAL_DMA_Abort+0x230>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d04f      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a30      	ldr	r2, [pc, #192]	@ (8005d28 <HAL_DMA_Abort+0x234>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d04a      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a2e      	ldr	r2, [pc, #184]	@ (8005d2c <HAL_DMA_Abort+0x238>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d045      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a2d      	ldr	r2, [pc, #180]	@ (8005d30 <HAL_DMA_Abort+0x23c>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d040      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a2b      	ldr	r2, [pc, #172]	@ (8005d34 <HAL_DMA_Abort+0x240>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d03b      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a2a      	ldr	r2, [pc, #168]	@ (8005d38 <HAL_DMA_Abort+0x244>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d036      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a28      	ldr	r2, [pc, #160]	@ (8005d3c <HAL_DMA_Abort+0x248>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d031      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a27      	ldr	r2, [pc, #156]	@ (8005d40 <HAL_DMA_Abort+0x24c>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d02c      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a25      	ldr	r2, [pc, #148]	@ (8005d44 <HAL_DMA_Abort+0x250>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d027      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a24      	ldr	r2, [pc, #144]	@ (8005d48 <HAL_DMA_Abort+0x254>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d022      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a22      	ldr	r2, [pc, #136]	@ (8005d4c <HAL_DMA_Abort+0x258>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d01d      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a21      	ldr	r2, [pc, #132]	@ (8005d50 <HAL_DMA_Abort+0x25c>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d018      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a1f      	ldr	r2, [pc, #124]	@ (8005d54 <HAL_DMA_Abort+0x260>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d013      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a1e      	ldr	r2, [pc, #120]	@ (8005d58 <HAL_DMA_Abort+0x264>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d00e      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a1c      	ldr	r2, [pc, #112]	@ (8005d5c <HAL_DMA_Abort+0x268>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d009      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8005d60 <HAL_DMA_Abort+0x26c>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d004      	beq.n	8005d02 <HAL_DMA_Abort+0x20e>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a19      	ldr	r2, [pc, #100]	@ (8005d64 <HAL_DMA_Abort+0x270>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d132      	bne.n	8005d68 <HAL_DMA_Abort+0x274>
 8005d02:	2301      	movs	r3, #1
 8005d04:	e031      	b.n	8005d6a <HAL_DMA_Abort+0x276>
 8005d06:	bf00      	nop
 8005d08:	40020010 	.word	0x40020010
 8005d0c:	40020028 	.word	0x40020028
 8005d10:	40020040 	.word	0x40020040
 8005d14:	40020058 	.word	0x40020058
 8005d18:	40020070 	.word	0x40020070
 8005d1c:	40020088 	.word	0x40020088
 8005d20:	400200a0 	.word	0x400200a0
 8005d24:	400200b8 	.word	0x400200b8
 8005d28:	40020410 	.word	0x40020410
 8005d2c:	40020428 	.word	0x40020428
 8005d30:	40020440 	.word	0x40020440
 8005d34:	40020458 	.word	0x40020458
 8005d38:	40020470 	.word	0x40020470
 8005d3c:	40020488 	.word	0x40020488
 8005d40:	400204a0 	.word	0x400204a0
 8005d44:	400204b8 	.word	0x400204b8
 8005d48:	58025408 	.word	0x58025408
 8005d4c:	5802541c 	.word	0x5802541c
 8005d50:	58025430 	.word	0x58025430
 8005d54:	58025444 	.word	0x58025444
 8005d58:	58025458 	.word	0x58025458
 8005d5c:	5802546c 	.word	0x5802546c
 8005d60:	58025480 	.word	0x58025480
 8005d64:	58025494 	.word	0x58025494
 8005d68:	2300      	movs	r3, #0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d007      	beq.n	8005d7e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a6d      	ldr	r2, [pc, #436]	@ (8005f38 <HAL_DMA_Abort+0x444>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d04a      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a6b      	ldr	r2, [pc, #428]	@ (8005f3c <HAL_DMA_Abort+0x448>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d045      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a6a      	ldr	r2, [pc, #424]	@ (8005f40 <HAL_DMA_Abort+0x44c>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d040      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a68      	ldr	r2, [pc, #416]	@ (8005f44 <HAL_DMA_Abort+0x450>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d03b      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a67      	ldr	r2, [pc, #412]	@ (8005f48 <HAL_DMA_Abort+0x454>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d036      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a65      	ldr	r2, [pc, #404]	@ (8005f4c <HAL_DMA_Abort+0x458>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d031      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a64      	ldr	r2, [pc, #400]	@ (8005f50 <HAL_DMA_Abort+0x45c>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d02c      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a62      	ldr	r2, [pc, #392]	@ (8005f54 <HAL_DMA_Abort+0x460>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d027      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a61      	ldr	r2, [pc, #388]	@ (8005f58 <HAL_DMA_Abort+0x464>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d022      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a5f      	ldr	r2, [pc, #380]	@ (8005f5c <HAL_DMA_Abort+0x468>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d01d      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a5e      	ldr	r2, [pc, #376]	@ (8005f60 <HAL_DMA_Abort+0x46c>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d018      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a5c      	ldr	r2, [pc, #368]	@ (8005f64 <HAL_DMA_Abort+0x470>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d013      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a5b      	ldr	r2, [pc, #364]	@ (8005f68 <HAL_DMA_Abort+0x474>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d00e      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a59      	ldr	r2, [pc, #356]	@ (8005f6c <HAL_DMA_Abort+0x478>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d009      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a58      	ldr	r2, [pc, #352]	@ (8005f70 <HAL_DMA_Abort+0x47c>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d004      	beq.n	8005e1e <HAL_DMA_Abort+0x32a>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a56      	ldr	r2, [pc, #344]	@ (8005f74 <HAL_DMA_Abort+0x480>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d108      	bne.n	8005e30 <HAL_DMA_Abort+0x33c>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f022 0201 	bic.w	r2, r2, #1
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	e007      	b.n	8005e40 <HAL_DMA_Abort+0x34c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f022 0201 	bic.w	r2, r2, #1
 8005e3e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005e40:	e013      	b.n	8005e6a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e42:	f7fd fe2b 	bl	8003a9c <HAL_GetTick>
 8005e46:	4602      	mov	r2, r0
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b05      	cmp	r3, #5
 8005e4e:	d90c      	bls.n	8005e6a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2220      	movs	r2, #32
 8005e54:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2203      	movs	r2, #3
 8005e5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e12d      	b.n	80060c6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1e5      	bne.n	8005e42 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a2f      	ldr	r2, [pc, #188]	@ (8005f38 <HAL_DMA_Abort+0x444>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d04a      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a2d      	ldr	r2, [pc, #180]	@ (8005f3c <HAL_DMA_Abort+0x448>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d045      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a2c      	ldr	r2, [pc, #176]	@ (8005f40 <HAL_DMA_Abort+0x44c>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d040      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a2a      	ldr	r2, [pc, #168]	@ (8005f44 <HAL_DMA_Abort+0x450>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d03b      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a29      	ldr	r2, [pc, #164]	@ (8005f48 <HAL_DMA_Abort+0x454>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d036      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a27      	ldr	r2, [pc, #156]	@ (8005f4c <HAL_DMA_Abort+0x458>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d031      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a26      	ldr	r2, [pc, #152]	@ (8005f50 <HAL_DMA_Abort+0x45c>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d02c      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a24      	ldr	r2, [pc, #144]	@ (8005f54 <HAL_DMA_Abort+0x460>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d027      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a23      	ldr	r2, [pc, #140]	@ (8005f58 <HAL_DMA_Abort+0x464>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d022      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a21      	ldr	r2, [pc, #132]	@ (8005f5c <HAL_DMA_Abort+0x468>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d01d      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a20      	ldr	r2, [pc, #128]	@ (8005f60 <HAL_DMA_Abort+0x46c>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d018      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a1e      	ldr	r2, [pc, #120]	@ (8005f64 <HAL_DMA_Abort+0x470>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d013      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f68 <HAL_DMA_Abort+0x474>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d00e      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a1b      	ldr	r2, [pc, #108]	@ (8005f6c <HAL_DMA_Abort+0x478>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d009      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a1a      	ldr	r2, [pc, #104]	@ (8005f70 <HAL_DMA_Abort+0x47c>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d004      	beq.n	8005f16 <HAL_DMA_Abort+0x422>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a18      	ldr	r2, [pc, #96]	@ (8005f74 <HAL_DMA_Abort+0x480>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d101      	bne.n	8005f1a <HAL_DMA_Abort+0x426>
 8005f16:	2301      	movs	r3, #1
 8005f18:	e000      	b.n	8005f1c <HAL_DMA_Abort+0x428>
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d02b      	beq.n	8005f78 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f24:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f2a:	f003 031f 	and.w	r3, r3, #31
 8005f2e:	223f      	movs	r2, #63	@ 0x3f
 8005f30:	409a      	lsls	r2, r3
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	609a      	str	r2, [r3, #8]
 8005f36:	e02a      	b.n	8005f8e <HAL_DMA_Abort+0x49a>
 8005f38:	40020010 	.word	0x40020010
 8005f3c:	40020028 	.word	0x40020028
 8005f40:	40020040 	.word	0x40020040
 8005f44:	40020058 	.word	0x40020058
 8005f48:	40020070 	.word	0x40020070
 8005f4c:	40020088 	.word	0x40020088
 8005f50:	400200a0 	.word	0x400200a0
 8005f54:	400200b8 	.word	0x400200b8
 8005f58:	40020410 	.word	0x40020410
 8005f5c:	40020428 	.word	0x40020428
 8005f60:	40020440 	.word	0x40020440
 8005f64:	40020458 	.word	0x40020458
 8005f68:	40020470 	.word	0x40020470
 8005f6c:	40020488 	.word	0x40020488
 8005f70:	400204a0 	.word	0x400204a0
 8005f74:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f7c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f82:	f003 031f 	and.w	r3, r3, #31
 8005f86:	2201      	movs	r2, #1
 8005f88:	409a      	lsls	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a4f      	ldr	r2, [pc, #316]	@ (80060d0 <HAL_DMA_Abort+0x5dc>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d072      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a4d      	ldr	r2, [pc, #308]	@ (80060d4 <HAL_DMA_Abort+0x5e0>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d06d      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a4c      	ldr	r2, [pc, #304]	@ (80060d8 <HAL_DMA_Abort+0x5e4>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d068      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a4a      	ldr	r2, [pc, #296]	@ (80060dc <HAL_DMA_Abort+0x5e8>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d063      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a49      	ldr	r2, [pc, #292]	@ (80060e0 <HAL_DMA_Abort+0x5ec>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d05e      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a47      	ldr	r2, [pc, #284]	@ (80060e4 <HAL_DMA_Abort+0x5f0>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d059      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a46      	ldr	r2, [pc, #280]	@ (80060e8 <HAL_DMA_Abort+0x5f4>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d054      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a44      	ldr	r2, [pc, #272]	@ (80060ec <HAL_DMA_Abort+0x5f8>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d04f      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a43      	ldr	r2, [pc, #268]	@ (80060f0 <HAL_DMA_Abort+0x5fc>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d04a      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a41      	ldr	r2, [pc, #260]	@ (80060f4 <HAL_DMA_Abort+0x600>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d045      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a40      	ldr	r2, [pc, #256]	@ (80060f8 <HAL_DMA_Abort+0x604>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d040      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a3e      	ldr	r2, [pc, #248]	@ (80060fc <HAL_DMA_Abort+0x608>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d03b      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a3d      	ldr	r2, [pc, #244]	@ (8006100 <HAL_DMA_Abort+0x60c>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d036      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a3b      	ldr	r2, [pc, #236]	@ (8006104 <HAL_DMA_Abort+0x610>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d031      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a3a      	ldr	r2, [pc, #232]	@ (8006108 <HAL_DMA_Abort+0x614>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d02c      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a38      	ldr	r2, [pc, #224]	@ (800610c <HAL_DMA_Abort+0x618>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d027      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a37      	ldr	r2, [pc, #220]	@ (8006110 <HAL_DMA_Abort+0x61c>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d022      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a35      	ldr	r2, [pc, #212]	@ (8006114 <HAL_DMA_Abort+0x620>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d01d      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a34      	ldr	r2, [pc, #208]	@ (8006118 <HAL_DMA_Abort+0x624>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d018      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a32      	ldr	r2, [pc, #200]	@ (800611c <HAL_DMA_Abort+0x628>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d013      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a31      	ldr	r2, [pc, #196]	@ (8006120 <HAL_DMA_Abort+0x62c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d00e      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a2f      	ldr	r2, [pc, #188]	@ (8006124 <HAL_DMA_Abort+0x630>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d009      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a2e      	ldr	r2, [pc, #184]	@ (8006128 <HAL_DMA_Abort+0x634>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d004      	beq.n	800607e <HAL_DMA_Abort+0x58a>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a2c      	ldr	r2, [pc, #176]	@ (800612c <HAL_DMA_Abort+0x638>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d101      	bne.n	8006082 <HAL_DMA_Abort+0x58e>
 800607e:	2301      	movs	r3, #1
 8006080:	e000      	b.n	8006084 <HAL_DMA_Abort+0x590>
 8006082:	2300      	movs	r3, #0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d015      	beq.n	80060b4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006090:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00c      	beq.n	80060b4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060a8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80060b2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3718      	adds	r7, #24
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	40020010 	.word	0x40020010
 80060d4:	40020028 	.word	0x40020028
 80060d8:	40020040 	.word	0x40020040
 80060dc:	40020058 	.word	0x40020058
 80060e0:	40020070 	.word	0x40020070
 80060e4:	40020088 	.word	0x40020088
 80060e8:	400200a0 	.word	0x400200a0
 80060ec:	400200b8 	.word	0x400200b8
 80060f0:	40020410 	.word	0x40020410
 80060f4:	40020428 	.word	0x40020428
 80060f8:	40020440 	.word	0x40020440
 80060fc:	40020458 	.word	0x40020458
 8006100:	40020470 	.word	0x40020470
 8006104:	40020488 	.word	0x40020488
 8006108:	400204a0 	.word	0x400204a0
 800610c:	400204b8 	.word	0x400204b8
 8006110:	58025408 	.word	0x58025408
 8006114:	5802541c 	.word	0x5802541c
 8006118:	58025430 	.word	0x58025430
 800611c:	58025444 	.word	0x58025444
 8006120:	58025458 	.word	0x58025458
 8006124:	5802546c 	.word	0x5802546c
 8006128:	58025480 	.word	0x58025480
 800612c:	58025494 	.word	0x58025494

08006130 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e237      	b.n	80065b2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006148:	b2db      	uxtb	r3, r3
 800614a:	2b02      	cmp	r3, #2
 800614c:	d004      	beq.n	8006158 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2280      	movs	r2, #128	@ 0x80
 8006152:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	e22c      	b.n	80065b2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a5c      	ldr	r2, [pc, #368]	@ (80062d0 <HAL_DMA_Abort_IT+0x1a0>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d04a      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a5b      	ldr	r2, [pc, #364]	@ (80062d4 <HAL_DMA_Abort_IT+0x1a4>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d045      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a59      	ldr	r2, [pc, #356]	@ (80062d8 <HAL_DMA_Abort_IT+0x1a8>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d040      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a58      	ldr	r2, [pc, #352]	@ (80062dc <HAL_DMA_Abort_IT+0x1ac>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d03b      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a56      	ldr	r2, [pc, #344]	@ (80062e0 <HAL_DMA_Abort_IT+0x1b0>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d036      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a55      	ldr	r2, [pc, #340]	@ (80062e4 <HAL_DMA_Abort_IT+0x1b4>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d031      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a53      	ldr	r2, [pc, #332]	@ (80062e8 <HAL_DMA_Abort_IT+0x1b8>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d02c      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a52      	ldr	r2, [pc, #328]	@ (80062ec <HAL_DMA_Abort_IT+0x1bc>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d027      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a50      	ldr	r2, [pc, #320]	@ (80062f0 <HAL_DMA_Abort_IT+0x1c0>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d022      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a4f      	ldr	r2, [pc, #316]	@ (80062f4 <HAL_DMA_Abort_IT+0x1c4>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d01d      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a4d      	ldr	r2, [pc, #308]	@ (80062f8 <HAL_DMA_Abort_IT+0x1c8>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d018      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a4c      	ldr	r2, [pc, #304]	@ (80062fc <HAL_DMA_Abort_IT+0x1cc>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d013      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a4a      	ldr	r2, [pc, #296]	@ (8006300 <HAL_DMA_Abort_IT+0x1d0>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d00e      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a49      	ldr	r2, [pc, #292]	@ (8006304 <HAL_DMA_Abort_IT+0x1d4>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d009      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a47      	ldr	r2, [pc, #284]	@ (8006308 <HAL_DMA_Abort_IT+0x1d8>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d004      	beq.n	80061f8 <HAL_DMA_Abort_IT+0xc8>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a46      	ldr	r2, [pc, #280]	@ (800630c <HAL_DMA_Abort_IT+0x1dc>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d101      	bne.n	80061fc <HAL_DMA_Abort_IT+0xcc>
 80061f8:	2301      	movs	r3, #1
 80061fa:	e000      	b.n	80061fe <HAL_DMA_Abort_IT+0xce>
 80061fc:	2300      	movs	r3, #0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 8086 	beq.w	8006310 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2204      	movs	r2, #4
 8006208:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a2f      	ldr	r2, [pc, #188]	@ (80062d0 <HAL_DMA_Abort_IT+0x1a0>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d04a      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a2e      	ldr	r2, [pc, #184]	@ (80062d4 <HAL_DMA_Abort_IT+0x1a4>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d045      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a2c      	ldr	r2, [pc, #176]	@ (80062d8 <HAL_DMA_Abort_IT+0x1a8>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d040      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a2b      	ldr	r2, [pc, #172]	@ (80062dc <HAL_DMA_Abort_IT+0x1ac>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d03b      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a29      	ldr	r2, [pc, #164]	@ (80062e0 <HAL_DMA_Abort_IT+0x1b0>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d036      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a28      	ldr	r2, [pc, #160]	@ (80062e4 <HAL_DMA_Abort_IT+0x1b4>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d031      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a26      	ldr	r2, [pc, #152]	@ (80062e8 <HAL_DMA_Abort_IT+0x1b8>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d02c      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a25      	ldr	r2, [pc, #148]	@ (80062ec <HAL_DMA_Abort_IT+0x1bc>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d027      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a23      	ldr	r2, [pc, #140]	@ (80062f0 <HAL_DMA_Abort_IT+0x1c0>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d022      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a22      	ldr	r2, [pc, #136]	@ (80062f4 <HAL_DMA_Abort_IT+0x1c4>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d01d      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a20      	ldr	r2, [pc, #128]	@ (80062f8 <HAL_DMA_Abort_IT+0x1c8>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d018      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a1f      	ldr	r2, [pc, #124]	@ (80062fc <HAL_DMA_Abort_IT+0x1cc>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d013      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a1d      	ldr	r2, [pc, #116]	@ (8006300 <HAL_DMA_Abort_IT+0x1d0>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d00e      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a1c      	ldr	r2, [pc, #112]	@ (8006304 <HAL_DMA_Abort_IT+0x1d4>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d009      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1a      	ldr	r2, [pc, #104]	@ (8006308 <HAL_DMA_Abort_IT+0x1d8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d004      	beq.n	80062ac <HAL_DMA_Abort_IT+0x17c>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a19      	ldr	r2, [pc, #100]	@ (800630c <HAL_DMA_Abort_IT+0x1dc>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d108      	bne.n	80062be <HAL_DMA_Abort_IT+0x18e>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0201 	bic.w	r2, r2, #1
 80062ba:	601a      	str	r2, [r3, #0]
 80062bc:	e178      	b.n	80065b0 <HAL_DMA_Abort_IT+0x480>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f022 0201 	bic.w	r2, r2, #1
 80062cc:	601a      	str	r2, [r3, #0]
 80062ce:	e16f      	b.n	80065b0 <HAL_DMA_Abort_IT+0x480>
 80062d0:	40020010 	.word	0x40020010
 80062d4:	40020028 	.word	0x40020028
 80062d8:	40020040 	.word	0x40020040
 80062dc:	40020058 	.word	0x40020058
 80062e0:	40020070 	.word	0x40020070
 80062e4:	40020088 	.word	0x40020088
 80062e8:	400200a0 	.word	0x400200a0
 80062ec:	400200b8 	.word	0x400200b8
 80062f0:	40020410 	.word	0x40020410
 80062f4:	40020428 	.word	0x40020428
 80062f8:	40020440 	.word	0x40020440
 80062fc:	40020458 	.word	0x40020458
 8006300:	40020470 	.word	0x40020470
 8006304:	40020488 	.word	0x40020488
 8006308:	400204a0 	.word	0x400204a0
 800630c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f022 020e 	bic.w	r2, r2, #14
 800631e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a6c      	ldr	r2, [pc, #432]	@ (80064d8 <HAL_DMA_Abort_IT+0x3a8>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d04a      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a6b      	ldr	r2, [pc, #428]	@ (80064dc <HAL_DMA_Abort_IT+0x3ac>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d045      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a69      	ldr	r2, [pc, #420]	@ (80064e0 <HAL_DMA_Abort_IT+0x3b0>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d040      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a68      	ldr	r2, [pc, #416]	@ (80064e4 <HAL_DMA_Abort_IT+0x3b4>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d03b      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a66      	ldr	r2, [pc, #408]	@ (80064e8 <HAL_DMA_Abort_IT+0x3b8>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d036      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a65      	ldr	r2, [pc, #404]	@ (80064ec <HAL_DMA_Abort_IT+0x3bc>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d031      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a63      	ldr	r2, [pc, #396]	@ (80064f0 <HAL_DMA_Abort_IT+0x3c0>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d02c      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a62      	ldr	r2, [pc, #392]	@ (80064f4 <HAL_DMA_Abort_IT+0x3c4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d027      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a60      	ldr	r2, [pc, #384]	@ (80064f8 <HAL_DMA_Abort_IT+0x3c8>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d022      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a5f      	ldr	r2, [pc, #380]	@ (80064fc <HAL_DMA_Abort_IT+0x3cc>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d01d      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a5d      	ldr	r2, [pc, #372]	@ (8006500 <HAL_DMA_Abort_IT+0x3d0>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d018      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a5c      	ldr	r2, [pc, #368]	@ (8006504 <HAL_DMA_Abort_IT+0x3d4>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d013      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a5a      	ldr	r2, [pc, #360]	@ (8006508 <HAL_DMA_Abort_IT+0x3d8>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d00e      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a59      	ldr	r2, [pc, #356]	@ (800650c <HAL_DMA_Abort_IT+0x3dc>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d009      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a57      	ldr	r2, [pc, #348]	@ (8006510 <HAL_DMA_Abort_IT+0x3e0>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d004      	beq.n	80063c0 <HAL_DMA_Abort_IT+0x290>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a56      	ldr	r2, [pc, #344]	@ (8006514 <HAL_DMA_Abort_IT+0x3e4>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d108      	bne.n	80063d2 <HAL_DMA_Abort_IT+0x2a2>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f022 0201 	bic.w	r2, r2, #1
 80063ce:	601a      	str	r2, [r3, #0]
 80063d0:	e007      	b.n	80063e2 <HAL_DMA_Abort_IT+0x2b2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f022 0201 	bic.w	r2, r2, #1
 80063e0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a3c      	ldr	r2, [pc, #240]	@ (80064d8 <HAL_DMA_Abort_IT+0x3a8>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d072      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a3a      	ldr	r2, [pc, #232]	@ (80064dc <HAL_DMA_Abort_IT+0x3ac>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d06d      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a39      	ldr	r2, [pc, #228]	@ (80064e0 <HAL_DMA_Abort_IT+0x3b0>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d068      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a37      	ldr	r2, [pc, #220]	@ (80064e4 <HAL_DMA_Abort_IT+0x3b4>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d063      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a36      	ldr	r2, [pc, #216]	@ (80064e8 <HAL_DMA_Abort_IT+0x3b8>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d05e      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a34      	ldr	r2, [pc, #208]	@ (80064ec <HAL_DMA_Abort_IT+0x3bc>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d059      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a33      	ldr	r2, [pc, #204]	@ (80064f0 <HAL_DMA_Abort_IT+0x3c0>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d054      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a31      	ldr	r2, [pc, #196]	@ (80064f4 <HAL_DMA_Abort_IT+0x3c4>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d04f      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a30      	ldr	r2, [pc, #192]	@ (80064f8 <HAL_DMA_Abort_IT+0x3c8>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d04a      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a2e      	ldr	r2, [pc, #184]	@ (80064fc <HAL_DMA_Abort_IT+0x3cc>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d045      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a2d      	ldr	r2, [pc, #180]	@ (8006500 <HAL_DMA_Abort_IT+0x3d0>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d040      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a2b      	ldr	r2, [pc, #172]	@ (8006504 <HAL_DMA_Abort_IT+0x3d4>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d03b      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a2a      	ldr	r2, [pc, #168]	@ (8006508 <HAL_DMA_Abort_IT+0x3d8>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d036      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a28      	ldr	r2, [pc, #160]	@ (800650c <HAL_DMA_Abort_IT+0x3dc>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d031      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a27      	ldr	r2, [pc, #156]	@ (8006510 <HAL_DMA_Abort_IT+0x3e0>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d02c      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a25      	ldr	r2, [pc, #148]	@ (8006514 <HAL_DMA_Abort_IT+0x3e4>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d027      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a24      	ldr	r2, [pc, #144]	@ (8006518 <HAL_DMA_Abort_IT+0x3e8>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d022      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a22      	ldr	r2, [pc, #136]	@ (800651c <HAL_DMA_Abort_IT+0x3ec>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d01d      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a21      	ldr	r2, [pc, #132]	@ (8006520 <HAL_DMA_Abort_IT+0x3f0>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d018      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a1f      	ldr	r2, [pc, #124]	@ (8006524 <HAL_DMA_Abort_IT+0x3f4>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d013      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006528 <HAL_DMA_Abort_IT+0x3f8>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d00e      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a1c      	ldr	r2, [pc, #112]	@ (800652c <HAL_DMA_Abort_IT+0x3fc>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d009      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a1b      	ldr	r2, [pc, #108]	@ (8006530 <HAL_DMA_Abort_IT+0x400>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d004      	beq.n	80064d2 <HAL_DMA_Abort_IT+0x3a2>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a19      	ldr	r2, [pc, #100]	@ (8006534 <HAL_DMA_Abort_IT+0x404>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d132      	bne.n	8006538 <HAL_DMA_Abort_IT+0x408>
 80064d2:	2301      	movs	r3, #1
 80064d4:	e031      	b.n	800653a <HAL_DMA_Abort_IT+0x40a>
 80064d6:	bf00      	nop
 80064d8:	40020010 	.word	0x40020010
 80064dc:	40020028 	.word	0x40020028
 80064e0:	40020040 	.word	0x40020040
 80064e4:	40020058 	.word	0x40020058
 80064e8:	40020070 	.word	0x40020070
 80064ec:	40020088 	.word	0x40020088
 80064f0:	400200a0 	.word	0x400200a0
 80064f4:	400200b8 	.word	0x400200b8
 80064f8:	40020410 	.word	0x40020410
 80064fc:	40020428 	.word	0x40020428
 8006500:	40020440 	.word	0x40020440
 8006504:	40020458 	.word	0x40020458
 8006508:	40020470 	.word	0x40020470
 800650c:	40020488 	.word	0x40020488
 8006510:	400204a0 	.word	0x400204a0
 8006514:	400204b8 	.word	0x400204b8
 8006518:	58025408 	.word	0x58025408
 800651c:	5802541c 	.word	0x5802541c
 8006520:	58025430 	.word	0x58025430
 8006524:	58025444 	.word	0x58025444
 8006528:	58025458 	.word	0x58025458
 800652c:	5802546c 	.word	0x5802546c
 8006530:	58025480 	.word	0x58025480
 8006534:	58025494 	.word	0x58025494
 8006538:	2300      	movs	r3, #0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d028      	beq.n	8006590 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006548:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800654c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006552:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006558:	f003 031f 	and.w	r3, r3, #31
 800655c:	2201      	movs	r2, #1
 800655e:	409a      	lsls	r2, r3
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006568:	687a      	ldr	r2, [r7, #4]
 800656a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800656c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00c      	beq.n	8006590 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006580:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006584:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800658e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d003      	beq.n	80065b0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop

080065bc <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode).
  * @param  Timeout:       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b08a      	sub	sp, #40	@ 0x28
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	460b      	mov	r3, r1
 80065c6:	607a      	str	r2, [r7, #4]
 80065c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	76fb      	strb	r3, [r7, #27]
  uint32_t cpltlevel_mask;
  uint32_t tickstart = HAL_GetTick();
 80065ce:	f7fd fa65 	bl	8003a9c <HAL_GetTick>
 80065d2:	6178      	str	r0, [r7, #20]
  __IO uint32_t *isr_reg;
  /* IT clear flag register */
  __IO uint32_t *ifcr_reg;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <HAL_DMA_PollForTransfer+0x22>
  {
    return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e374      	b.n	8006cc8 <HAL_DMA_PollForTransfer+0x70c>
  }

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d008      	beq.n	80065fc <HAL_DMA_PollForTransfer+0x40>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2280      	movs	r2, #128	@ 0x80
 80065ee:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e365      	b.n	8006cc8 <HAL_DMA_PollForTransfer+0x70c>
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a7b      	ldr	r2, [pc, #492]	@ (80067f0 <HAL_DMA_PollForTransfer+0x234>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d04a      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a7a      	ldr	r2, [pc, #488]	@ (80067f4 <HAL_DMA_PollForTransfer+0x238>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d045      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a78      	ldr	r2, [pc, #480]	@ (80067f8 <HAL_DMA_PollForTransfer+0x23c>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d040      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a77      	ldr	r2, [pc, #476]	@ (80067fc <HAL_DMA_PollForTransfer+0x240>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d03b      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a75      	ldr	r2, [pc, #468]	@ (8006800 <HAL_DMA_PollForTransfer+0x244>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d036      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a74      	ldr	r2, [pc, #464]	@ (8006804 <HAL_DMA_PollForTransfer+0x248>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d031      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a72      	ldr	r2, [pc, #456]	@ (8006808 <HAL_DMA_PollForTransfer+0x24c>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d02c      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a71      	ldr	r2, [pc, #452]	@ (800680c <HAL_DMA_PollForTransfer+0x250>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d027      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a6f      	ldr	r2, [pc, #444]	@ (8006810 <HAL_DMA_PollForTransfer+0x254>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d022      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a6e      	ldr	r2, [pc, #440]	@ (8006814 <HAL_DMA_PollForTransfer+0x258>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d01d      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a6c      	ldr	r2, [pc, #432]	@ (8006818 <HAL_DMA_PollForTransfer+0x25c>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d018      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a6b      	ldr	r2, [pc, #428]	@ (800681c <HAL_DMA_PollForTransfer+0x260>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d013      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a69      	ldr	r2, [pc, #420]	@ (8006820 <HAL_DMA_PollForTransfer+0x264>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d00e      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a68      	ldr	r2, [pc, #416]	@ (8006824 <HAL_DMA_PollForTransfer+0x268>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d009      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a66      	ldr	r2, [pc, #408]	@ (8006828 <HAL_DMA_PollForTransfer+0x26c>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d004      	beq.n	800669c <HAL_DMA_PollForTransfer+0xe0>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a65      	ldr	r2, [pc, #404]	@ (800682c <HAL_DMA_PollForTransfer+0x270>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d101      	bne.n	80066a0 <HAL_DMA_PollForTransfer+0xe4>
 800669c:	2301      	movs	r3, #1
 800669e:	e000      	b.n	80066a2 <HAL_DMA_PollForTransfer+0xe6>
 80066a0:	2300      	movs	r3, #0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d028      	beq.n	80066f8 <HAL_DMA_PollForTransfer+0x13c>
  {
    /* Polling mode not supported in circular mode and double buffering mode */
    if ((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) != 0U)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d005      	beq.n	80066c0 <HAL_DMA_PollForTransfer+0x104>
    {
      hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80066ba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e303      	b.n	8006cc8 <HAL_DMA_PollForTransfer+0x70c>
    }

    /* Get the level transfer complete flag */
    if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80066c0:	7afb      	ldrb	r3, [r7, #11]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d108      	bne.n	80066d8 <HAL_DMA_PollForTransfer+0x11c>
    {
      /* Transfer Complete flag */
      cpltlevel_mask = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ca:	f003 031f 	and.w	r3, r3, #31
 80066ce:	2220      	movs	r2, #32
 80066d0:	fa02 f303 	lsl.w	r3, r2, r3
 80066d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80066d6:	e007      	b.n	80066e8 <HAL_DMA_PollForTransfer+0x12c>
    }
    else
    {
      /* Half Transfer Complete flag */
      cpltlevel_mask = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066dc:	f003 031f 	and.w	r3, r3, #31
 80066e0:	2210      	movs	r2, #16
 80066e2:	fa02 f303 	lsl.w	r3, r2, r3
 80066e6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    isr_reg  = &(((DMA_Base_Registers *)hdma->StreamBaseAddress)->ISR);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ec:	623b      	str	r3, [r7, #32]
    ifcr_reg = &(((DMA_Base_Registers *)hdma->StreamBaseAddress)->IFCR);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f2:	3308      	adds	r3, #8
 80066f4:	61fb      	str	r3, [r7, #28]
 80066f6:	e1d5      	b.n	8006aa4 <HAL_DMA_PollForTransfer+0x4e8>
  }
  else /* BDMA channel */
  {
    /* Polling mode not supported in circular mode */
    if ((((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR & BDMA_CCR_CIRC) != 0U)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0320 	and.w	r3, r3, #32
 8006702:	2b00      	cmp	r3, #0
 8006704:	d005      	beq.n	8006712 <HAL_DMA_PollForTransfer+0x156>
    {
      hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800670c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e2da      	b.n	8006cc8 <HAL_DMA_PollForTransfer+0x70c>
    }

    /* Get the level transfer complete flag */
    if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8006712:	7afb      	ldrb	r3, [r7, #11]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d108      	bne.n	800672a <HAL_DMA_PollForTransfer+0x16e>
    {
      /* Transfer Complete flag */
      cpltlevel_mask = BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800671c:	f003 031f 	and.w	r3, r3, #31
 8006720:	2202      	movs	r2, #2
 8006722:	fa02 f303 	lsl.w	r3, r2, r3
 8006726:	627b      	str	r3, [r7, #36]	@ 0x24
 8006728:	e007      	b.n	800673a <HAL_DMA_PollForTransfer+0x17e>
    }
    else
    {
      /* Half Transfer Complete flag */
      cpltlevel_mask = BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800672e:	f003 031f 	and.w	r3, r3, #31
 8006732:	2204      	movs	r2, #4
 8006734:	fa02 f303 	lsl.w	r3, r2, r3
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    isr_reg  = &(((BDMA_Base_Registers *)hdma->StreamBaseAddress)->ISR);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800673e:	623b      	str	r3, [r7, #32]
    ifcr_reg = &(((BDMA_Base_Registers *)hdma->StreamBaseAddress)->IFCR);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006744:	3304      	adds	r3, #4
 8006746:	61fb      	str	r3, [r7, #28]
  }

  while(((*isr_reg) & cpltlevel_mask) == 0U)
 8006748:	e1ac      	b.n	8006aa4 <HAL_DMA_PollForTransfer+0x4e8>
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a28      	ldr	r2, [pc, #160]	@ (80067f0 <HAL_DMA_PollForTransfer+0x234>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d04a      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a26      	ldr	r2, [pc, #152]	@ (80067f4 <HAL_DMA_PollForTransfer+0x238>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d045      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a25      	ldr	r2, [pc, #148]	@ (80067f8 <HAL_DMA_PollForTransfer+0x23c>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d040      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a23      	ldr	r2, [pc, #140]	@ (80067fc <HAL_DMA_PollForTransfer+0x240>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d03b      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a22      	ldr	r2, [pc, #136]	@ (8006800 <HAL_DMA_PollForTransfer+0x244>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d036      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a20      	ldr	r2, [pc, #128]	@ (8006804 <HAL_DMA_PollForTransfer+0x248>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d031      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a1f      	ldr	r2, [pc, #124]	@ (8006808 <HAL_DMA_PollForTransfer+0x24c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d02c      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a1d      	ldr	r2, [pc, #116]	@ (800680c <HAL_DMA_PollForTransfer+0x250>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d027      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a1c      	ldr	r2, [pc, #112]	@ (8006810 <HAL_DMA_PollForTransfer+0x254>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d022      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006814 <HAL_DMA_PollForTransfer+0x258>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d01d      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a19      	ldr	r2, [pc, #100]	@ (8006818 <HAL_DMA_PollForTransfer+0x25c>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d018      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a17      	ldr	r2, [pc, #92]	@ (800681c <HAL_DMA_PollForTransfer+0x260>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d013      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a16      	ldr	r2, [pc, #88]	@ (8006820 <HAL_DMA_PollForTransfer+0x264>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d00e      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a14      	ldr	r2, [pc, #80]	@ (8006824 <HAL_DMA_PollForTransfer+0x268>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d009      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a13      	ldr	r2, [pc, #76]	@ (8006828 <HAL_DMA_PollForTransfer+0x26c>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d004      	beq.n	80067ea <HAL_DMA_PollForTransfer+0x22e>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a11      	ldr	r2, [pc, #68]	@ (800682c <HAL_DMA_PollForTransfer+0x270>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d122      	bne.n	8006830 <HAL_DMA_PollForTransfer+0x274>
 80067ea:	2301      	movs	r3, #1
 80067ec:	e021      	b.n	8006832 <HAL_DMA_PollForTransfer+0x276>
 80067ee:	bf00      	nop
 80067f0:	40020010 	.word	0x40020010
 80067f4:	40020028 	.word	0x40020028
 80067f8:	40020040 	.word	0x40020040
 80067fc:	40020058 	.word	0x40020058
 8006800:	40020070 	.word	0x40020070
 8006804:	40020088 	.word	0x40020088
 8006808:	400200a0 	.word	0x400200a0
 800680c:	400200b8 	.word	0x400200b8
 8006810:	40020410 	.word	0x40020410
 8006814:	40020428 	.word	0x40020428
 8006818:	40020440 	.word	0x40020440
 800681c:	40020458 	.word	0x40020458
 8006820:	40020470 	.word	0x40020470
 8006824:	40020488 	.word	0x40020488
 8006828:	400204a0 	.word	0x400204a0
 800682c:	400204b8 	.word	0x400204b8
 8006830:	2300      	movs	r3, #0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d057      	beq.n	80068e6 <HAL_DMA_PollForTransfer+0x32a>
    {
      if(((*isr_reg) & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006836:	6a3b      	ldr	r3, [r7, #32]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800683e:	f003 031f 	and.w	r3, r3, #31
 8006842:	fa22 f303 	lsr.w	r3, r2, r3
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00d      	beq.n	800686a <HAL_DMA_PollForTransfer+0x2ae>
      {
        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006852:	f043 0202 	orr.w	r2, r3, #2
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear the FIFO error flag */
        (*ifcr_reg) = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800685e:	f003 031f 	and.w	r3, r3, #31
 8006862:	2201      	movs	r2, #1
 8006864:	409a      	lsls	r2, r3
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	601a      	str	r2, [r3, #0]
      }

      if(((*isr_reg) & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800686a:	6a3b      	ldr	r3, [r7, #32]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006872:	f003 031f 	and.w	r3, r3, #31
 8006876:	2104      	movs	r1, #4
 8006878:	fa01 f303 	lsl.w	r3, r1, r3
 800687c:	4013      	ands	r3, r2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00d      	beq.n	800689e <HAL_DMA_PollForTransfer+0x2e2>
      {
        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006886:	f043 0204 	orr.w	r2, r3, #4
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear the Direct Mode error flag */
        (*ifcr_reg) = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006892:	f003 031f 	and.w	r3, r3, #31
 8006896:	2204      	movs	r2, #4
 8006898:	409a      	lsls	r2, r3
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	601a      	str	r2, [r3, #0]
      }

      if(((*isr_reg) & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800689e:	6a3b      	ldr	r3, [r7, #32]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068a6:	f003 031f 	and.w	r3, r3, #31
 80068aa:	2108      	movs	r1, #8
 80068ac:	fa01 f303 	lsl.w	r3, r1, r3
 80068b0:	4013      	ands	r3, r2
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d038      	beq.n	8006928 <HAL_DMA_PollForTransfer+0x36c>
      {
        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068ba:	f043 0201 	orr.w	r2, r3, #1
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear the transfer error flag */
        (*ifcr_reg) = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068c6:	f003 031f 	and.w	r3, r3, #31
 80068ca:	2208      	movs	r2, #8
 80068cc:	409a      	lsls	r2, r3
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e1f0      	b.n	8006cc8 <HAL_DMA_PollForTransfer+0x70c>
      }
    }
    else /* BDMA channel */
    {
      if(((*isr_reg) & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80068e6:	6a3b      	ldr	r3, [r7, #32]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ee:	f003 031f 	and.w	r3, r3, #31
 80068f2:	2108      	movs	r1, #8
 80068f4:	fa01 f303 	lsl.w	r3, r1, r3
 80068f8:	4013      	ands	r3, r2
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d014      	beq.n	8006928 <HAL_DMA_PollForTransfer+0x36c>
      {
        /* When a DMA transfer error occurs */
        /* A hardware clear of its EN bits is performed */
        /* Clear all flags */
        (*isr_reg) = ((BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU));
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006902:	f003 031f 	and.w	r3, r3, #31
 8006906:	2201      	movs	r2, #1
 8006908:	409a      	lsls	r2, r3
 800690a:	6a3b      	ldr	r3, [r7, #32]
 800690c:	601a      	str	r2, [r3, #0]

        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2201      	movs	r2, #1
 8006912:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2200      	movs	r2, #0
 8006920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e1cf      	b.n	8006cc8 <HAL_DMA_PollForTransfer+0x70c>
      }
    }

    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692e:	d012      	beq.n	8006956 <HAL_DMA_PollForTransfer+0x39a>
    {
      if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8006930:	f7fd f8b4 	bl	8003a9c <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	429a      	cmp	r2, r3
 800693e:	d302      	bcc.n	8006946 <HAL_DMA_PollForTransfer+0x38a>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d107      	bne.n	8006956 <HAL_DMA_PollForTransfer+0x39a>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2220      	movs	r2, #32
 800694a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* if timeout then abort the current transfer */
        /* No need to check return value: as in this case we will return HAL_ERROR with HAL_DMA_ERROR_TIMEOUT error code  */
        (void) HAL_DMA_Abort(hdma);
 800694c:	68f8      	ldr	r0, [r7, #12]
 800694e:	f7ff f8d1 	bl	8005af4 <HAL_DMA_Abort>
              - Clear the transfer error flags
              - Unlock
              - Set the State
          */

        return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e1b8      	b.n	8006cc8 <HAL_DMA_PollForTransfer+0x70c>
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a81      	ldr	r2, [pc, #516]	@ (8006b60 <HAL_DMA_PollForTransfer+0x5a4>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d072      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a7f      	ldr	r2, [pc, #508]	@ (8006b64 <HAL_DMA_PollForTransfer+0x5a8>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d06d      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a7e      	ldr	r2, [pc, #504]	@ (8006b68 <HAL_DMA_PollForTransfer+0x5ac>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d068      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a7c      	ldr	r2, [pc, #496]	@ (8006b6c <HAL_DMA_PollForTransfer+0x5b0>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d063      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a7b      	ldr	r2, [pc, #492]	@ (8006b70 <HAL_DMA_PollForTransfer+0x5b4>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d05e      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a79      	ldr	r2, [pc, #484]	@ (8006b74 <HAL_DMA_PollForTransfer+0x5b8>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d059      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a78      	ldr	r2, [pc, #480]	@ (8006b78 <HAL_DMA_PollForTransfer+0x5bc>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d054      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a76      	ldr	r2, [pc, #472]	@ (8006b7c <HAL_DMA_PollForTransfer+0x5c0>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d04f      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a75      	ldr	r2, [pc, #468]	@ (8006b80 <HAL_DMA_PollForTransfer+0x5c4>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d04a      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a73      	ldr	r2, [pc, #460]	@ (8006b84 <HAL_DMA_PollForTransfer+0x5c8>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d045      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a72      	ldr	r2, [pc, #456]	@ (8006b88 <HAL_DMA_PollForTransfer+0x5cc>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d040      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a70      	ldr	r2, [pc, #448]	@ (8006b8c <HAL_DMA_PollForTransfer+0x5d0>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d03b      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a6f      	ldr	r2, [pc, #444]	@ (8006b90 <HAL_DMA_PollForTransfer+0x5d4>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d036      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a6d      	ldr	r2, [pc, #436]	@ (8006b94 <HAL_DMA_PollForTransfer+0x5d8>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d031      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a6c      	ldr	r2, [pc, #432]	@ (8006b98 <HAL_DMA_PollForTransfer+0x5dc>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d02c      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a6a      	ldr	r2, [pc, #424]	@ (8006b9c <HAL_DMA_PollForTransfer+0x5e0>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d027      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a69      	ldr	r2, [pc, #420]	@ (8006ba0 <HAL_DMA_PollForTransfer+0x5e4>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d022      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a67      	ldr	r2, [pc, #412]	@ (8006ba4 <HAL_DMA_PollForTransfer+0x5e8>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d01d      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a66      	ldr	r2, [pc, #408]	@ (8006ba8 <HAL_DMA_PollForTransfer+0x5ec>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d018      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a64      	ldr	r2, [pc, #400]	@ (8006bac <HAL_DMA_PollForTransfer+0x5f0>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d013      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a63      	ldr	r2, [pc, #396]	@ (8006bb0 <HAL_DMA_PollForTransfer+0x5f4>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d00e      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a61      	ldr	r2, [pc, #388]	@ (8006bb4 <HAL_DMA_PollForTransfer+0x5f8>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d009      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a60      	ldr	r2, [pc, #384]	@ (8006bb8 <HAL_DMA_PollForTransfer+0x5fc>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d004      	beq.n	8006a46 <HAL_DMA_PollForTransfer+0x48a>
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a5e      	ldr	r2, [pc, #376]	@ (8006bbc <HAL_DMA_PollForTransfer+0x600>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d101      	bne.n	8006a4a <HAL_DMA_PollForTransfer+0x48e>
 8006a46:	2301      	movs	r3, #1
 8006a48:	e000      	b.n	8006a4c <HAL_DMA_PollForTransfer+0x490>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d029      	beq.n	8006aa4 <HAL_DMA_PollForTransfer+0x4e8>
    {
      /* Check for DMAMUX Request generator (if used) overrun status */
      if(hdma->DMAmuxRequestGen != 0U)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d012      	beq.n	8006a7e <HAL_DMA_PollForTransfer+0x4c2>
      {
        /* if using DMAMUX request generator Check for DMAMUX request generator overrun */
        if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a62:	4013      	ands	r3, r2
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00a      	beq.n	8006a7e <HAL_DMA_PollForTransfer+0x4c2>
        {
          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006a70:	605a      	str	r2, [r3, #4]

          /* Update error code */
          hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a76:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }

      /* Check for DMAMUX Synchronization overrun */
      if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a88:	4013      	ands	r3, r2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00a      	beq.n	8006aa4 <HAL_DMA_PollForTransfer+0x4e8>
      {
        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006a96:	605a      	str	r2, [r3, #4]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	655a      	str	r2, [r3, #84]	@ 0x54
  while(((*isr_reg) & cpltlevel_mask) == 0U)
 8006aa4:	6a3b      	ldr	r3, [r7, #32]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aaa:	4013      	ands	r3, r2
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f43f ae4c 	beq.w	800674a <HAL_DMA_PollForTransfer+0x18e>
    }
  }


  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8006ab2:	7afb      	ldrb	r3, [r7, #11]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f040 80a0 	bne.w	8006bfa <HAL_DMA_PollForTransfer+0x63e>
  {
    /* Clear the half transfer and transfer complete flags */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a28      	ldr	r2, [pc, #160]	@ (8006b60 <HAL_DMA_PollForTransfer+0x5a4>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d04a      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a26      	ldr	r2, [pc, #152]	@ (8006b64 <HAL_DMA_PollForTransfer+0x5a8>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d045      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a25      	ldr	r2, [pc, #148]	@ (8006b68 <HAL_DMA_PollForTransfer+0x5ac>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d040      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a23      	ldr	r2, [pc, #140]	@ (8006b6c <HAL_DMA_PollForTransfer+0x5b0>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d03b      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a22      	ldr	r2, [pc, #136]	@ (8006b70 <HAL_DMA_PollForTransfer+0x5b4>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d036      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a20      	ldr	r2, [pc, #128]	@ (8006b74 <HAL_DMA_PollForTransfer+0x5b8>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d031      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a1f      	ldr	r2, [pc, #124]	@ (8006b78 <HAL_DMA_PollForTransfer+0x5bc>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d02c      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a1d      	ldr	r2, [pc, #116]	@ (8006b7c <HAL_DMA_PollForTransfer+0x5c0>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d027      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8006b80 <HAL_DMA_PollForTransfer+0x5c4>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d022      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a1a      	ldr	r2, [pc, #104]	@ (8006b84 <HAL_DMA_PollForTransfer+0x5c8>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d01d      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a19      	ldr	r2, [pc, #100]	@ (8006b88 <HAL_DMA_PollForTransfer+0x5cc>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d018      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a17      	ldr	r2, [pc, #92]	@ (8006b8c <HAL_DMA_PollForTransfer+0x5d0>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d013      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a16      	ldr	r2, [pc, #88]	@ (8006b90 <HAL_DMA_PollForTransfer+0x5d4>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d00e      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a14      	ldr	r2, [pc, #80]	@ (8006b94 <HAL_DMA_PollForTransfer+0x5d8>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d009      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a13      	ldr	r2, [pc, #76]	@ (8006b98 <HAL_DMA_PollForTransfer+0x5dc>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d004      	beq.n	8006b5a <HAL_DMA_PollForTransfer+0x59e>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a11      	ldr	r2, [pc, #68]	@ (8006b9c <HAL_DMA_PollForTransfer+0x5e0>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d132      	bne.n	8006bc0 <HAL_DMA_PollForTransfer+0x604>
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e031      	b.n	8006bc2 <HAL_DMA_PollForTransfer+0x606>
 8006b5e:	bf00      	nop
 8006b60:	40020010 	.word	0x40020010
 8006b64:	40020028 	.word	0x40020028
 8006b68:	40020040 	.word	0x40020040
 8006b6c:	40020058 	.word	0x40020058
 8006b70:	40020070 	.word	0x40020070
 8006b74:	40020088 	.word	0x40020088
 8006b78:	400200a0 	.word	0x400200a0
 8006b7c:	400200b8 	.word	0x400200b8
 8006b80:	40020410 	.word	0x40020410
 8006b84:	40020428 	.word	0x40020428
 8006b88:	40020440 	.word	0x40020440
 8006b8c:	40020458 	.word	0x40020458
 8006b90:	40020470 	.word	0x40020470
 8006b94:	40020488 	.word	0x40020488
 8006b98:	400204a0 	.word	0x400204a0
 8006b9c:	400204b8 	.word	0x400204b8
 8006ba0:	58025408 	.word	0x58025408
 8006ba4:	5802541c 	.word	0x5802541c
 8006ba8:	58025430 	.word	0x58025430
 8006bac:	58025444 	.word	0x58025444
 8006bb0:	58025458 	.word	0x58025458
 8006bb4:	5802546c 	.word	0x5802546c
 8006bb8:	58025480 	.word	0x58025480
 8006bbc:	58025494 	.word	0x58025494
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d008      	beq.n	8006bd8 <HAL_DMA_PollForTransfer+0x61c>
    {
      (*ifcr_reg) = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << (hdma->StreamIndex & 0x1FU);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bca:	f003 031f 	and.w	r3, r3, #31
 8006bce:	2230      	movs	r2, #48	@ 0x30
 8006bd0:	409a      	lsls	r2, r3
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	601a      	str	r2, [r3, #0]
 8006bd6:	e007      	b.n	8006be8 <HAL_DMA_PollForTransfer+0x62c>
    }
    else /* BDMA channel */
    {
      (*ifcr_reg) = (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU));
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bdc:	f003 031f 	and.w	r3, r3, #31
 8006be0:	2202      	movs	r2, #2
 8006be2:	409a      	lsls	r2, r3
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	601a      	str	r2, [r3, #0]
    }

    hdma->State = HAL_DMA_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 8006bf8:	e065      	b.n	8006cc6 <HAL_DMA_PollForTransfer+0x70a>
  }
  else /*CompleteLevel = HAL_DMA_HALF_TRANSFER*/
  {
    /* Clear the half transfer and transfer complete flags */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a34      	ldr	r2, [pc, #208]	@ (8006cd0 <HAL_DMA_PollForTransfer+0x714>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d04a      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a32      	ldr	r2, [pc, #200]	@ (8006cd4 <HAL_DMA_PollForTransfer+0x718>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d045      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a31      	ldr	r2, [pc, #196]	@ (8006cd8 <HAL_DMA_PollForTransfer+0x71c>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d040      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a2f      	ldr	r2, [pc, #188]	@ (8006cdc <HAL_DMA_PollForTransfer+0x720>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d03b      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a2e      	ldr	r2, [pc, #184]	@ (8006ce0 <HAL_DMA_PollForTransfer+0x724>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d036      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a2c      	ldr	r2, [pc, #176]	@ (8006ce4 <HAL_DMA_PollForTransfer+0x728>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d031      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a2b      	ldr	r2, [pc, #172]	@ (8006ce8 <HAL_DMA_PollForTransfer+0x72c>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d02c      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a29      	ldr	r2, [pc, #164]	@ (8006cec <HAL_DMA_PollForTransfer+0x730>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d027      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a28      	ldr	r2, [pc, #160]	@ (8006cf0 <HAL_DMA_PollForTransfer+0x734>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d022      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a26      	ldr	r2, [pc, #152]	@ (8006cf4 <HAL_DMA_PollForTransfer+0x738>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d01d      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a25      	ldr	r2, [pc, #148]	@ (8006cf8 <HAL_DMA_PollForTransfer+0x73c>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d018      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a23      	ldr	r2, [pc, #140]	@ (8006cfc <HAL_DMA_PollForTransfer+0x740>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d013      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a22      	ldr	r2, [pc, #136]	@ (8006d00 <HAL_DMA_PollForTransfer+0x744>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d00e      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a20      	ldr	r2, [pc, #128]	@ (8006d04 <HAL_DMA_PollForTransfer+0x748>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d009      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a1f      	ldr	r2, [pc, #124]	@ (8006d08 <HAL_DMA_PollForTransfer+0x74c>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d004      	beq.n	8006c9a <HAL_DMA_PollForTransfer+0x6de>
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a1d      	ldr	r2, [pc, #116]	@ (8006d0c <HAL_DMA_PollForTransfer+0x750>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d101      	bne.n	8006c9e <HAL_DMA_PollForTransfer+0x6e2>
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e000      	b.n	8006ca0 <HAL_DMA_PollForTransfer+0x6e4>
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d008      	beq.n	8006cb6 <HAL_DMA_PollForTransfer+0x6fa>
    {
      (*ifcr_reg) = (DMA_FLAG_HTIF0_4) << (hdma->StreamIndex & 0x1FU);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ca8:	f003 031f 	and.w	r3, r3, #31
 8006cac:	2210      	movs	r2, #16
 8006cae:	409a      	lsls	r2, r3
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	601a      	str	r2, [r3, #0]
 8006cb4:	e007      	b.n	8006cc6 <HAL_DMA_PollForTransfer+0x70a>
    }
    else /* BDMA channel */
    {
      (*ifcr_reg) = (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU));
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cba:	f003 031f 	and.w	r3, r3, #31
 8006cbe:	2204      	movs	r2, #4
 8006cc0:	409a      	lsls	r2, r3
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	601a      	str	r2, [r3, #0]
    }
  }

  return status;
 8006cc6:	7efb      	ldrb	r3, [r7, #27]
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3728      	adds	r7, #40	@ 0x28
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	40020010 	.word	0x40020010
 8006cd4:	40020028 	.word	0x40020028
 8006cd8:	40020040 	.word	0x40020040
 8006cdc:	40020058 	.word	0x40020058
 8006ce0:	40020070 	.word	0x40020070
 8006ce4:	40020088 	.word	0x40020088
 8006ce8:	400200a0 	.word	0x400200a0
 8006cec:	400200b8 	.word	0x400200b8
 8006cf0:	40020410 	.word	0x40020410
 8006cf4:	40020428 	.word	0x40020428
 8006cf8:	40020440 	.word	0x40020440
 8006cfc:	40020458 	.word	0x40020458
 8006d00:	40020470 	.word	0x40020470
 8006d04:	40020488 	.word	0x40020488
 8006d08:	400204a0 	.word	0x400204a0
 8006d0c:	400204b8 	.word	0x400204b8

08006d10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b08a      	sub	sp, #40	@ 0x28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006d1c:	4b67      	ldr	r3, [pc, #412]	@ (8006ebc <HAL_DMA_IRQHandler+0x1ac>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a67      	ldr	r2, [pc, #412]	@ (8006ec0 <HAL_DMA_IRQHandler+0x1b0>)
 8006d22:	fba2 2303 	umull	r2, r3, r2, r3
 8006d26:	0a9b      	lsrs	r3, r3, #10
 8006d28:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d2e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d34:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006d36:	6a3b      	ldr	r3, [r7, #32]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a5f      	ldr	r2, [pc, #380]	@ (8006ec4 <HAL_DMA_IRQHandler+0x1b4>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d04a      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a5d      	ldr	r2, [pc, #372]	@ (8006ec8 <HAL_DMA_IRQHandler+0x1b8>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d045      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a5c      	ldr	r2, [pc, #368]	@ (8006ecc <HAL_DMA_IRQHandler+0x1bc>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d040      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a5a      	ldr	r2, [pc, #360]	@ (8006ed0 <HAL_DMA_IRQHandler+0x1c0>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d03b      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a59      	ldr	r2, [pc, #356]	@ (8006ed4 <HAL_DMA_IRQHandler+0x1c4>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d036      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a57      	ldr	r2, [pc, #348]	@ (8006ed8 <HAL_DMA_IRQHandler+0x1c8>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d031      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a56      	ldr	r2, [pc, #344]	@ (8006edc <HAL_DMA_IRQHandler+0x1cc>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d02c      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a54      	ldr	r2, [pc, #336]	@ (8006ee0 <HAL_DMA_IRQHandler+0x1d0>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d027      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a53      	ldr	r2, [pc, #332]	@ (8006ee4 <HAL_DMA_IRQHandler+0x1d4>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d022      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a51      	ldr	r2, [pc, #324]	@ (8006ee8 <HAL_DMA_IRQHandler+0x1d8>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d01d      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a50      	ldr	r2, [pc, #320]	@ (8006eec <HAL_DMA_IRQHandler+0x1dc>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d018      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a4e      	ldr	r2, [pc, #312]	@ (8006ef0 <HAL_DMA_IRQHandler+0x1e0>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d013      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a4d      	ldr	r2, [pc, #308]	@ (8006ef4 <HAL_DMA_IRQHandler+0x1e4>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d00e      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a4b      	ldr	r2, [pc, #300]	@ (8006ef8 <HAL_DMA_IRQHandler+0x1e8>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d009      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a4a      	ldr	r2, [pc, #296]	@ (8006efc <HAL_DMA_IRQHandler+0x1ec>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d004      	beq.n	8006de2 <HAL_DMA_IRQHandler+0xd2>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a48      	ldr	r2, [pc, #288]	@ (8006f00 <HAL_DMA_IRQHandler+0x1f0>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d101      	bne.n	8006de6 <HAL_DMA_IRQHandler+0xd6>
 8006de2:	2301      	movs	r3, #1
 8006de4:	e000      	b.n	8006de8 <HAL_DMA_IRQHandler+0xd8>
 8006de6:	2300      	movs	r3, #0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 842b 	beq.w	8007644 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006df2:	f003 031f 	and.w	r3, r3, #31
 8006df6:	2208      	movs	r2, #8
 8006df8:	409a      	lsls	r2, r3
 8006dfa:	69bb      	ldr	r3, [r7, #24]
 8006dfc:	4013      	ands	r3, r2
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 80a2 	beq.w	8006f48 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a2e      	ldr	r2, [pc, #184]	@ (8006ec4 <HAL_DMA_IRQHandler+0x1b4>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d04a      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a2d      	ldr	r2, [pc, #180]	@ (8006ec8 <HAL_DMA_IRQHandler+0x1b8>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d045      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a2b      	ldr	r2, [pc, #172]	@ (8006ecc <HAL_DMA_IRQHandler+0x1bc>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d040      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a2a      	ldr	r2, [pc, #168]	@ (8006ed0 <HAL_DMA_IRQHandler+0x1c0>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d03b      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a28      	ldr	r2, [pc, #160]	@ (8006ed4 <HAL_DMA_IRQHandler+0x1c4>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d036      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a27      	ldr	r2, [pc, #156]	@ (8006ed8 <HAL_DMA_IRQHandler+0x1c8>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d031      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a25      	ldr	r2, [pc, #148]	@ (8006edc <HAL_DMA_IRQHandler+0x1cc>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d02c      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a24      	ldr	r2, [pc, #144]	@ (8006ee0 <HAL_DMA_IRQHandler+0x1d0>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d027      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a22      	ldr	r2, [pc, #136]	@ (8006ee4 <HAL_DMA_IRQHandler+0x1d4>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d022      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a21      	ldr	r2, [pc, #132]	@ (8006ee8 <HAL_DMA_IRQHandler+0x1d8>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d01d      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8006eec <HAL_DMA_IRQHandler+0x1dc>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d018      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a1e      	ldr	r2, [pc, #120]	@ (8006ef0 <HAL_DMA_IRQHandler+0x1e0>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d013      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a1c      	ldr	r2, [pc, #112]	@ (8006ef4 <HAL_DMA_IRQHandler+0x1e4>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d00e      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ef8 <HAL_DMA_IRQHandler+0x1e8>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d009      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a19      	ldr	r2, [pc, #100]	@ (8006efc <HAL_DMA_IRQHandler+0x1ec>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d004      	beq.n	8006ea4 <HAL_DMA_IRQHandler+0x194>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a18      	ldr	r2, [pc, #96]	@ (8006f00 <HAL_DMA_IRQHandler+0x1f0>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d12f      	bne.n	8006f04 <HAL_DMA_IRQHandler+0x1f4>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0304 	and.w	r3, r3, #4
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	bf14      	ite	ne
 8006eb2:	2301      	movne	r3, #1
 8006eb4:	2300      	moveq	r3, #0
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	e02e      	b.n	8006f18 <HAL_DMA_IRQHandler+0x208>
 8006eba:	bf00      	nop
 8006ebc:	24000008 	.word	0x24000008
 8006ec0:	1b4e81b5 	.word	0x1b4e81b5
 8006ec4:	40020010 	.word	0x40020010
 8006ec8:	40020028 	.word	0x40020028
 8006ecc:	40020040 	.word	0x40020040
 8006ed0:	40020058 	.word	0x40020058
 8006ed4:	40020070 	.word	0x40020070
 8006ed8:	40020088 	.word	0x40020088
 8006edc:	400200a0 	.word	0x400200a0
 8006ee0:	400200b8 	.word	0x400200b8
 8006ee4:	40020410 	.word	0x40020410
 8006ee8:	40020428 	.word	0x40020428
 8006eec:	40020440 	.word	0x40020440
 8006ef0:	40020458 	.word	0x40020458
 8006ef4:	40020470 	.word	0x40020470
 8006ef8:	40020488 	.word	0x40020488
 8006efc:	400204a0 	.word	0x400204a0
 8006f00:	400204b8 	.word	0x400204b8
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0308 	and.w	r3, r3, #8
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	bf14      	ite	ne
 8006f12:	2301      	movne	r3, #1
 8006f14:	2300      	moveq	r3, #0
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d015      	beq.n	8006f48 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0204 	bic.w	r2, r2, #4
 8006f2a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f30:	f003 031f 	and.w	r3, r3, #31
 8006f34:	2208      	movs	r2, #8
 8006f36:	409a      	lsls	r2, r3
 8006f38:	6a3b      	ldr	r3, [r7, #32]
 8006f3a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f40:	f043 0201 	orr.w	r2, r3, #1
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f4c:	f003 031f 	and.w	r3, r3, #31
 8006f50:	69ba      	ldr	r2, [r7, #24]
 8006f52:	fa22 f303 	lsr.w	r3, r2, r3
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d06e      	beq.n	800703c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a69      	ldr	r2, [pc, #420]	@ (8007108 <HAL_DMA_IRQHandler+0x3f8>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d04a      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a67      	ldr	r2, [pc, #412]	@ (800710c <HAL_DMA_IRQHandler+0x3fc>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d045      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a66      	ldr	r2, [pc, #408]	@ (8007110 <HAL_DMA_IRQHandler+0x400>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d040      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a64      	ldr	r2, [pc, #400]	@ (8007114 <HAL_DMA_IRQHandler+0x404>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d03b      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a63      	ldr	r2, [pc, #396]	@ (8007118 <HAL_DMA_IRQHandler+0x408>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d036      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a61      	ldr	r2, [pc, #388]	@ (800711c <HAL_DMA_IRQHandler+0x40c>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d031      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a60      	ldr	r2, [pc, #384]	@ (8007120 <HAL_DMA_IRQHandler+0x410>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d02c      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a5e      	ldr	r2, [pc, #376]	@ (8007124 <HAL_DMA_IRQHandler+0x414>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d027      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a5d      	ldr	r2, [pc, #372]	@ (8007128 <HAL_DMA_IRQHandler+0x418>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d022      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a5b      	ldr	r2, [pc, #364]	@ (800712c <HAL_DMA_IRQHandler+0x41c>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d01d      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a5a      	ldr	r2, [pc, #360]	@ (8007130 <HAL_DMA_IRQHandler+0x420>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d018      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a58      	ldr	r2, [pc, #352]	@ (8007134 <HAL_DMA_IRQHandler+0x424>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d013      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a57      	ldr	r2, [pc, #348]	@ (8007138 <HAL_DMA_IRQHandler+0x428>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d00e      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a55      	ldr	r2, [pc, #340]	@ (800713c <HAL_DMA_IRQHandler+0x42c>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d009      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a54      	ldr	r2, [pc, #336]	@ (8007140 <HAL_DMA_IRQHandler+0x430>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d004      	beq.n	8006ffe <HAL_DMA_IRQHandler+0x2ee>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a52      	ldr	r2, [pc, #328]	@ (8007144 <HAL_DMA_IRQHandler+0x434>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d10a      	bne.n	8007014 <HAL_DMA_IRQHandler+0x304>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	695b      	ldr	r3, [r3, #20]
 8007004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007008:	2b00      	cmp	r3, #0
 800700a:	bf14      	ite	ne
 800700c:	2301      	movne	r3, #1
 800700e:	2300      	moveq	r3, #0
 8007010:	b2db      	uxtb	r3, r3
 8007012:	e003      	b.n	800701c <HAL_DMA_IRQHandler+0x30c>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2300      	movs	r3, #0
 800701c:	2b00      	cmp	r3, #0
 800701e:	d00d      	beq.n	800703c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007024:	f003 031f 	and.w	r3, r3, #31
 8007028:	2201      	movs	r2, #1
 800702a:	409a      	lsls	r2, r3
 800702c:	6a3b      	ldr	r3, [r7, #32]
 800702e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007034:	f043 0202 	orr.w	r2, r3, #2
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007040:	f003 031f 	and.w	r3, r3, #31
 8007044:	2204      	movs	r2, #4
 8007046:	409a      	lsls	r2, r3
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	4013      	ands	r3, r2
 800704c:	2b00      	cmp	r3, #0
 800704e:	f000 808f 	beq.w	8007170 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a2c      	ldr	r2, [pc, #176]	@ (8007108 <HAL_DMA_IRQHandler+0x3f8>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d04a      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a2a      	ldr	r2, [pc, #168]	@ (800710c <HAL_DMA_IRQHandler+0x3fc>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d045      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a29      	ldr	r2, [pc, #164]	@ (8007110 <HAL_DMA_IRQHandler+0x400>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d040      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a27      	ldr	r2, [pc, #156]	@ (8007114 <HAL_DMA_IRQHandler+0x404>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d03b      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a26      	ldr	r2, [pc, #152]	@ (8007118 <HAL_DMA_IRQHandler+0x408>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d036      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a24      	ldr	r2, [pc, #144]	@ (800711c <HAL_DMA_IRQHandler+0x40c>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d031      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a23      	ldr	r2, [pc, #140]	@ (8007120 <HAL_DMA_IRQHandler+0x410>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d02c      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a21      	ldr	r2, [pc, #132]	@ (8007124 <HAL_DMA_IRQHandler+0x414>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d027      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a20      	ldr	r2, [pc, #128]	@ (8007128 <HAL_DMA_IRQHandler+0x418>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d022      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a1e      	ldr	r2, [pc, #120]	@ (800712c <HAL_DMA_IRQHandler+0x41c>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d01d      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a1d      	ldr	r2, [pc, #116]	@ (8007130 <HAL_DMA_IRQHandler+0x420>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d018      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a1b      	ldr	r2, [pc, #108]	@ (8007134 <HAL_DMA_IRQHandler+0x424>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d013      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a1a      	ldr	r2, [pc, #104]	@ (8007138 <HAL_DMA_IRQHandler+0x428>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d00e      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a18      	ldr	r2, [pc, #96]	@ (800713c <HAL_DMA_IRQHandler+0x42c>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d009      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a17      	ldr	r2, [pc, #92]	@ (8007140 <HAL_DMA_IRQHandler+0x430>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d004      	beq.n	80070f2 <HAL_DMA_IRQHandler+0x3e2>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a15      	ldr	r2, [pc, #84]	@ (8007144 <HAL_DMA_IRQHandler+0x434>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d12a      	bne.n	8007148 <HAL_DMA_IRQHandler+0x438>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0302 	and.w	r3, r3, #2
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	bf14      	ite	ne
 8007100:	2301      	movne	r3, #1
 8007102:	2300      	moveq	r3, #0
 8007104:	b2db      	uxtb	r3, r3
 8007106:	e023      	b.n	8007150 <HAL_DMA_IRQHandler+0x440>
 8007108:	40020010 	.word	0x40020010
 800710c:	40020028 	.word	0x40020028
 8007110:	40020040 	.word	0x40020040
 8007114:	40020058 	.word	0x40020058
 8007118:	40020070 	.word	0x40020070
 800711c:	40020088 	.word	0x40020088
 8007120:	400200a0 	.word	0x400200a0
 8007124:	400200b8 	.word	0x400200b8
 8007128:	40020410 	.word	0x40020410
 800712c:	40020428 	.word	0x40020428
 8007130:	40020440 	.word	0x40020440
 8007134:	40020458 	.word	0x40020458
 8007138:	40020470 	.word	0x40020470
 800713c:	40020488 	.word	0x40020488
 8007140:	400204a0 	.word	0x400204a0
 8007144:	400204b8 	.word	0x400204b8
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2300      	movs	r3, #0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00d      	beq.n	8007170 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007158:	f003 031f 	and.w	r3, r3, #31
 800715c:	2204      	movs	r2, #4
 800715e:	409a      	lsls	r2, r3
 8007160:	6a3b      	ldr	r3, [r7, #32]
 8007162:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007168:	f043 0204 	orr.w	r2, r3, #4
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007174:	f003 031f 	and.w	r3, r3, #31
 8007178:	2210      	movs	r2, #16
 800717a:	409a      	lsls	r2, r3
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	4013      	ands	r3, r2
 8007180:	2b00      	cmp	r3, #0
 8007182:	f000 80a6 	beq.w	80072d2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a85      	ldr	r2, [pc, #532]	@ (80073a0 <HAL_DMA_IRQHandler+0x690>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d04a      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a83      	ldr	r2, [pc, #524]	@ (80073a4 <HAL_DMA_IRQHandler+0x694>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d045      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a82      	ldr	r2, [pc, #520]	@ (80073a8 <HAL_DMA_IRQHandler+0x698>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d040      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a80      	ldr	r2, [pc, #512]	@ (80073ac <HAL_DMA_IRQHandler+0x69c>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d03b      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a7f      	ldr	r2, [pc, #508]	@ (80073b0 <HAL_DMA_IRQHandler+0x6a0>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d036      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a7d      	ldr	r2, [pc, #500]	@ (80073b4 <HAL_DMA_IRQHandler+0x6a4>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d031      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a7c      	ldr	r2, [pc, #496]	@ (80073b8 <HAL_DMA_IRQHandler+0x6a8>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d02c      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a7a      	ldr	r2, [pc, #488]	@ (80073bc <HAL_DMA_IRQHandler+0x6ac>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d027      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a79      	ldr	r2, [pc, #484]	@ (80073c0 <HAL_DMA_IRQHandler+0x6b0>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d022      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a77      	ldr	r2, [pc, #476]	@ (80073c4 <HAL_DMA_IRQHandler+0x6b4>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d01d      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a76      	ldr	r2, [pc, #472]	@ (80073c8 <HAL_DMA_IRQHandler+0x6b8>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d018      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a74      	ldr	r2, [pc, #464]	@ (80073cc <HAL_DMA_IRQHandler+0x6bc>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d013      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a73      	ldr	r2, [pc, #460]	@ (80073d0 <HAL_DMA_IRQHandler+0x6c0>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d00e      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a71      	ldr	r2, [pc, #452]	@ (80073d4 <HAL_DMA_IRQHandler+0x6c4>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d009      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4a70      	ldr	r2, [pc, #448]	@ (80073d8 <HAL_DMA_IRQHandler+0x6c8>)
 8007218:	4293      	cmp	r3, r2
 800721a:	d004      	beq.n	8007226 <HAL_DMA_IRQHandler+0x516>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a6e      	ldr	r2, [pc, #440]	@ (80073dc <HAL_DMA_IRQHandler+0x6cc>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d10a      	bne.n	800723c <HAL_DMA_IRQHandler+0x52c>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0308 	and.w	r3, r3, #8
 8007230:	2b00      	cmp	r3, #0
 8007232:	bf14      	ite	ne
 8007234:	2301      	movne	r3, #1
 8007236:	2300      	moveq	r3, #0
 8007238:	b2db      	uxtb	r3, r3
 800723a:	e009      	b.n	8007250 <HAL_DMA_IRQHandler+0x540>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 0304 	and.w	r3, r3, #4
 8007246:	2b00      	cmp	r3, #0
 8007248:	bf14      	ite	ne
 800724a:	2301      	movne	r3, #1
 800724c:	2300      	moveq	r3, #0
 800724e:	b2db      	uxtb	r3, r3
 8007250:	2b00      	cmp	r3, #0
 8007252:	d03e      	beq.n	80072d2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007258:	f003 031f 	and.w	r3, r3, #31
 800725c:	2210      	movs	r2, #16
 800725e:	409a      	lsls	r2, r3
 8007260:	6a3b      	ldr	r3, [r7, #32]
 8007262:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d018      	beq.n	80072a4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800727c:	2b00      	cmp	r3, #0
 800727e:	d108      	bne.n	8007292 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007284:	2b00      	cmp	r3, #0
 8007286:	d024      	beq.n	80072d2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	4798      	blx	r3
 8007290:	e01f      	b.n	80072d2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007296:	2b00      	cmp	r3, #0
 8007298:	d01b      	beq.n	80072d2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	4798      	blx	r3
 80072a2:	e016      	b.n	80072d2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d107      	bne.n	80072c2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f022 0208 	bic.w	r2, r2, #8
 80072c0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d003      	beq.n	80072d2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072d6:	f003 031f 	and.w	r3, r3, #31
 80072da:	2220      	movs	r2, #32
 80072dc:	409a      	lsls	r2, r3
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	4013      	ands	r3, r2
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 8110 	beq.w	8007508 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a2c      	ldr	r2, [pc, #176]	@ (80073a0 <HAL_DMA_IRQHandler+0x690>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d04a      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a2b      	ldr	r2, [pc, #172]	@ (80073a4 <HAL_DMA_IRQHandler+0x694>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d045      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a29      	ldr	r2, [pc, #164]	@ (80073a8 <HAL_DMA_IRQHandler+0x698>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d040      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a28      	ldr	r2, [pc, #160]	@ (80073ac <HAL_DMA_IRQHandler+0x69c>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d03b      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a26      	ldr	r2, [pc, #152]	@ (80073b0 <HAL_DMA_IRQHandler+0x6a0>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d036      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a25      	ldr	r2, [pc, #148]	@ (80073b4 <HAL_DMA_IRQHandler+0x6a4>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d031      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a23      	ldr	r2, [pc, #140]	@ (80073b8 <HAL_DMA_IRQHandler+0x6a8>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d02c      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a22      	ldr	r2, [pc, #136]	@ (80073bc <HAL_DMA_IRQHandler+0x6ac>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d027      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a20      	ldr	r2, [pc, #128]	@ (80073c0 <HAL_DMA_IRQHandler+0x6b0>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d022      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a1f      	ldr	r2, [pc, #124]	@ (80073c4 <HAL_DMA_IRQHandler+0x6b4>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d01d      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a1d      	ldr	r2, [pc, #116]	@ (80073c8 <HAL_DMA_IRQHandler+0x6b8>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d018      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a1c      	ldr	r2, [pc, #112]	@ (80073cc <HAL_DMA_IRQHandler+0x6bc>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d013      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a1a      	ldr	r2, [pc, #104]	@ (80073d0 <HAL_DMA_IRQHandler+0x6c0>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d00e      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a19      	ldr	r2, [pc, #100]	@ (80073d4 <HAL_DMA_IRQHandler+0x6c4>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d009      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a17      	ldr	r2, [pc, #92]	@ (80073d8 <HAL_DMA_IRQHandler+0x6c8>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d004      	beq.n	8007388 <HAL_DMA_IRQHandler+0x678>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a16      	ldr	r2, [pc, #88]	@ (80073dc <HAL_DMA_IRQHandler+0x6cc>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d12b      	bne.n	80073e0 <HAL_DMA_IRQHandler+0x6d0>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 0310 	and.w	r3, r3, #16
 8007392:	2b00      	cmp	r3, #0
 8007394:	bf14      	ite	ne
 8007396:	2301      	movne	r3, #1
 8007398:	2300      	moveq	r3, #0
 800739a:	b2db      	uxtb	r3, r3
 800739c:	e02a      	b.n	80073f4 <HAL_DMA_IRQHandler+0x6e4>
 800739e:	bf00      	nop
 80073a0:	40020010 	.word	0x40020010
 80073a4:	40020028 	.word	0x40020028
 80073a8:	40020040 	.word	0x40020040
 80073ac:	40020058 	.word	0x40020058
 80073b0:	40020070 	.word	0x40020070
 80073b4:	40020088 	.word	0x40020088
 80073b8:	400200a0 	.word	0x400200a0
 80073bc:	400200b8 	.word	0x400200b8
 80073c0:	40020410 	.word	0x40020410
 80073c4:	40020428 	.word	0x40020428
 80073c8:	40020440 	.word	0x40020440
 80073cc:	40020458 	.word	0x40020458
 80073d0:	40020470 	.word	0x40020470
 80073d4:	40020488 	.word	0x40020488
 80073d8:	400204a0 	.word	0x400204a0
 80073dc:	400204b8 	.word	0x400204b8
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0302 	and.w	r3, r3, #2
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	bf14      	ite	ne
 80073ee:	2301      	movne	r3, #1
 80073f0:	2300      	moveq	r3, #0
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f000 8087 	beq.w	8007508 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073fe:	f003 031f 	and.w	r3, r3, #31
 8007402:	2220      	movs	r2, #32
 8007404:	409a      	lsls	r2, r3
 8007406:	6a3b      	ldr	r3, [r7, #32]
 8007408:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007410:	b2db      	uxtb	r3, r3
 8007412:	2b04      	cmp	r3, #4
 8007414:	d139      	bne.n	800748a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f022 0216 	bic.w	r2, r2, #22
 8007424:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	695a      	ldr	r2, [r3, #20]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007434:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800743a:	2b00      	cmp	r3, #0
 800743c:	d103      	bne.n	8007446 <HAL_DMA_IRQHandler+0x736>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007442:	2b00      	cmp	r3, #0
 8007444:	d007      	beq.n	8007456 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f022 0208 	bic.w	r2, r2, #8
 8007454:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800745a:	f003 031f 	and.w	r3, r3, #31
 800745e:	223f      	movs	r2, #63	@ 0x3f
 8007460:	409a      	lsls	r2, r3
 8007462:	6a3b      	ldr	r3, [r7, #32]
 8007464:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2201      	movs	r2, #1
 800746a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800747a:	2b00      	cmp	r3, #0
 800747c:	f000 834a 	beq.w	8007b14 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	4798      	blx	r3
          }
          return;
 8007488:	e344      	b.n	8007b14 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007494:	2b00      	cmp	r3, #0
 8007496:	d018      	beq.n	80074ca <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d108      	bne.n	80074b8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d02c      	beq.n	8007508 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	4798      	blx	r3
 80074b6:	e027      	b.n	8007508 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d023      	beq.n	8007508 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	4798      	blx	r3
 80074c8:	e01e      	b.n	8007508 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d10f      	bne.n	80074f8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f022 0210 	bic.w	r2, r2, #16
 80074e6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800750c:	2b00      	cmp	r3, #0
 800750e:	f000 8306 	beq.w	8007b1e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007516:	f003 0301 	and.w	r3, r3, #1
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 8088 	beq.w	8007630 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2204      	movs	r2, #4
 8007524:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a7a      	ldr	r2, [pc, #488]	@ (8007718 <HAL_DMA_IRQHandler+0xa08>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d04a      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a79      	ldr	r2, [pc, #484]	@ (800771c <HAL_DMA_IRQHandler+0xa0c>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d045      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a77      	ldr	r2, [pc, #476]	@ (8007720 <HAL_DMA_IRQHandler+0xa10>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d040      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a76      	ldr	r2, [pc, #472]	@ (8007724 <HAL_DMA_IRQHandler+0xa14>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d03b      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a74      	ldr	r2, [pc, #464]	@ (8007728 <HAL_DMA_IRQHandler+0xa18>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d036      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a73      	ldr	r2, [pc, #460]	@ (800772c <HAL_DMA_IRQHandler+0xa1c>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d031      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a71      	ldr	r2, [pc, #452]	@ (8007730 <HAL_DMA_IRQHandler+0xa20>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d02c      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a70      	ldr	r2, [pc, #448]	@ (8007734 <HAL_DMA_IRQHandler+0xa24>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d027      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a6e      	ldr	r2, [pc, #440]	@ (8007738 <HAL_DMA_IRQHandler+0xa28>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d022      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a6d      	ldr	r2, [pc, #436]	@ (800773c <HAL_DMA_IRQHandler+0xa2c>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d01d      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a6b      	ldr	r2, [pc, #428]	@ (8007740 <HAL_DMA_IRQHandler+0xa30>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d018      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a6a      	ldr	r2, [pc, #424]	@ (8007744 <HAL_DMA_IRQHandler+0xa34>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d013      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a68      	ldr	r2, [pc, #416]	@ (8007748 <HAL_DMA_IRQHandler+0xa38>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d00e      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a67      	ldr	r2, [pc, #412]	@ (800774c <HAL_DMA_IRQHandler+0xa3c>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d009      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a65      	ldr	r2, [pc, #404]	@ (8007750 <HAL_DMA_IRQHandler+0xa40>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d004      	beq.n	80075c8 <HAL_DMA_IRQHandler+0x8b8>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a64      	ldr	r2, [pc, #400]	@ (8007754 <HAL_DMA_IRQHandler+0xa44>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d108      	bne.n	80075da <HAL_DMA_IRQHandler+0x8ca>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f022 0201 	bic.w	r2, r2, #1
 80075d6:	601a      	str	r2, [r3, #0]
 80075d8:	e007      	b.n	80075ea <HAL_DMA_IRQHandler+0x8da>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	681a      	ldr	r2, [r3, #0]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f022 0201 	bic.w	r2, r2, #1
 80075e8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	3301      	adds	r3, #1
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d307      	bcc.n	8007606 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 0301 	and.w	r3, r3, #1
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1f2      	bne.n	80075ea <HAL_DMA_IRQHandler+0x8da>
 8007604:	e000      	b.n	8007608 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007606:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 0301 	and.w	r3, r3, #1
 8007612:	2b00      	cmp	r3, #0
 8007614:	d004      	beq.n	8007620 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2203      	movs	r2, #3
 800761a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800761e:	e003      	b.n	8007628 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007634:	2b00      	cmp	r3, #0
 8007636:	f000 8272 	beq.w	8007b1e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	4798      	blx	r3
 8007642:	e26c      	b.n	8007b1e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a43      	ldr	r2, [pc, #268]	@ (8007758 <HAL_DMA_IRQHandler+0xa48>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d022      	beq.n	8007694 <HAL_DMA_IRQHandler+0x984>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a42      	ldr	r2, [pc, #264]	@ (800775c <HAL_DMA_IRQHandler+0xa4c>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d01d      	beq.n	8007694 <HAL_DMA_IRQHandler+0x984>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a40      	ldr	r2, [pc, #256]	@ (8007760 <HAL_DMA_IRQHandler+0xa50>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d018      	beq.n	8007694 <HAL_DMA_IRQHandler+0x984>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a3f      	ldr	r2, [pc, #252]	@ (8007764 <HAL_DMA_IRQHandler+0xa54>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d013      	beq.n	8007694 <HAL_DMA_IRQHandler+0x984>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a3d      	ldr	r2, [pc, #244]	@ (8007768 <HAL_DMA_IRQHandler+0xa58>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d00e      	beq.n	8007694 <HAL_DMA_IRQHandler+0x984>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a3c      	ldr	r2, [pc, #240]	@ (800776c <HAL_DMA_IRQHandler+0xa5c>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d009      	beq.n	8007694 <HAL_DMA_IRQHandler+0x984>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a3a      	ldr	r2, [pc, #232]	@ (8007770 <HAL_DMA_IRQHandler+0xa60>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d004      	beq.n	8007694 <HAL_DMA_IRQHandler+0x984>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a39      	ldr	r2, [pc, #228]	@ (8007774 <HAL_DMA_IRQHandler+0xa64>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d101      	bne.n	8007698 <HAL_DMA_IRQHandler+0x988>
 8007694:	2301      	movs	r3, #1
 8007696:	e000      	b.n	800769a <HAL_DMA_IRQHandler+0x98a>
 8007698:	2300      	movs	r3, #0
 800769a:	2b00      	cmp	r3, #0
 800769c:	f000 823f 	beq.w	8007b1e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076ac:	f003 031f 	and.w	r3, r3, #31
 80076b0:	2204      	movs	r2, #4
 80076b2:	409a      	lsls	r2, r3
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	4013      	ands	r3, r2
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f000 80cd 	beq.w	8007858 <HAL_DMA_IRQHandler+0xb48>
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	f003 0304 	and.w	r3, r3, #4
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	f000 80c7 	beq.w	8007858 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076ce:	f003 031f 	and.w	r3, r3, #31
 80076d2:	2204      	movs	r2, #4
 80076d4:	409a      	lsls	r2, r3
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d049      	beq.n	8007778 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d109      	bne.n	8007702 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f000 8210 	beq.w	8007b18 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007700:	e20a      	b.n	8007b18 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007706:	2b00      	cmp	r3, #0
 8007708:	f000 8206 	beq.w	8007b18 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007714:	e200      	b.n	8007b18 <HAL_DMA_IRQHandler+0xe08>
 8007716:	bf00      	nop
 8007718:	40020010 	.word	0x40020010
 800771c:	40020028 	.word	0x40020028
 8007720:	40020040 	.word	0x40020040
 8007724:	40020058 	.word	0x40020058
 8007728:	40020070 	.word	0x40020070
 800772c:	40020088 	.word	0x40020088
 8007730:	400200a0 	.word	0x400200a0
 8007734:	400200b8 	.word	0x400200b8
 8007738:	40020410 	.word	0x40020410
 800773c:	40020428 	.word	0x40020428
 8007740:	40020440 	.word	0x40020440
 8007744:	40020458 	.word	0x40020458
 8007748:	40020470 	.word	0x40020470
 800774c:	40020488 	.word	0x40020488
 8007750:	400204a0 	.word	0x400204a0
 8007754:	400204b8 	.word	0x400204b8
 8007758:	58025408 	.word	0x58025408
 800775c:	5802541c 	.word	0x5802541c
 8007760:	58025430 	.word	0x58025430
 8007764:	58025444 	.word	0x58025444
 8007768:	58025458 	.word	0x58025458
 800776c:	5802546c 	.word	0x5802546c
 8007770:	58025480 	.word	0x58025480
 8007774:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	f003 0320 	and.w	r3, r3, #32
 800777e:	2b00      	cmp	r3, #0
 8007780:	d160      	bne.n	8007844 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a7f      	ldr	r2, [pc, #508]	@ (8007984 <HAL_DMA_IRQHandler+0xc74>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d04a      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a7d      	ldr	r2, [pc, #500]	@ (8007988 <HAL_DMA_IRQHandler+0xc78>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d045      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a7c      	ldr	r2, [pc, #496]	@ (800798c <HAL_DMA_IRQHandler+0xc7c>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d040      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a7a      	ldr	r2, [pc, #488]	@ (8007990 <HAL_DMA_IRQHandler+0xc80>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d03b      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a79      	ldr	r2, [pc, #484]	@ (8007994 <HAL_DMA_IRQHandler+0xc84>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d036      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a77      	ldr	r2, [pc, #476]	@ (8007998 <HAL_DMA_IRQHandler+0xc88>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d031      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a76      	ldr	r2, [pc, #472]	@ (800799c <HAL_DMA_IRQHandler+0xc8c>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d02c      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a74      	ldr	r2, [pc, #464]	@ (80079a0 <HAL_DMA_IRQHandler+0xc90>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d027      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a73      	ldr	r2, [pc, #460]	@ (80079a4 <HAL_DMA_IRQHandler+0xc94>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d022      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a71      	ldr	r2, [pc, #452]	@ (80079a8 <HAL_DMA_IRQHandler+0xc98>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d01d      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a70      	ldr	r2, [pc, #448]	@ (80079ac <HAL_DMA_IRQHandler+0xc9c>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d018      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a6e      	ldr	r2, [pc, #440]	@ (80079b0 <HAL_DMA_IRQHandler+0xca0>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d013      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a6d      	ldr	r2, [pc, #436]	@ (80079b4 <HAL_DMA_IRQHandler+0xca4>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d00e      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a6b      	ldr	r2, [pc, #428]	@ (80079b8 <HAL_DMA_IRQHandler+0xca8>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d009      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a6a      	ldr	r2, [pc, #424]	@ (80079bc <HAL_DMA_IRQHandler+0xcac>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d004      	beq.n	8007822 <HAL_DMA_IRQHandler+0xb12>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a68      	ldr	r2, [pc, #416]	@ (80079c0 <HAL_DMA_IRQHandler+0xcb0>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d108      	bne.n	8007834 <HAL_DMA_IRQHandler+0xb24>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f022 0208 	bic.w	r2, r2, #8
 8007830:	601a      	str	r2, [r3, #0]
 8007832:	e007      	b.n	8007844 <HAL_DMA_IRQHandler+0xb34>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f022 0204 	bic.w	r2, r2, #4
 8007842:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007848:	2b00      	cmp	r3, #0
 800784a:	f000 8165 	beq.w	8007b18 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007856:	e15f      	b.n	8007b18 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800785c:	f003 031f 	and.w	r3, r3, #31
 8007860:	2202      	movs	r2, #2
 8007862:	409a      	lsls	r2, r3
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	4013      	ands	r3, r2
 8007868:	2b00      	cmp	r3, #0
 800786a:	f000 80c5 	beq.w	80079f8 <HAL_DMA_IRQHandler+0xce8>
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	f003 0302 	and.w	r3, r3, #2
 8007874:	2b00      	cmp	r3, #0
 8007876:	f000 80bf 	beq.w	80079f8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800787e:	f003 031f 	and.w	r3, r3, #31
 8007882:	2202      	movs	r2, #2
 8007884:	409a      	lsls	r2, r3
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007890:	2b00      	cmp	r3, #0
 8007892:	d018      	beq.n	80078c6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800789a:	2b00      	cmp	r3, #0
 800789c:	d109      	bne.n	80078b2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 813a 	beq.w	8007b1c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80078b0:	e134      	b.n	8007b1c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 8130 	beq.w	8007b1c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80078c4:	e12a      	b.n	8007b1c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	f003 0320 	and.w	r3, r3, #32
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f040 8089 	bne.w	80079e4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a2b      	ldr	r2, [pc, #172]	@ (8007984 <HAL_DMA_IRQHandler+0xc74>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d04a      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a29      	ldr	r2, [pc, #164]	@ (8007988 <HAL_DMA_IRQHandler+0xc78>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d045      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a28      	ldr	r2, [pc, #160]	@ (800798c <HAL_DMA_IRQHandler+0xc7c>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d040      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a26      	ldr	r2, [pc, #152]	@ (8007990 <HAL_DMA_IRQHandler+0xc80>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d03b      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a25      	ldr	r2, [pc, #148]	@ (8007994 <HAL_DMA_IRQHandler+0xc84>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d036      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a23      	ldr	r2, [pc, #140]	@ (8007998 <HAL_DMA_IRQHandler+0xc88>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d031      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a22      	ldr	r2, [pc, #136]	@ (800799c <HAL_DMA_IRQHandler+0xc8c>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d02c      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a20      	ldr	r2, [pc, #128]	@ (80079a0 <HAL_DMA_IRQHandler+0xc90>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d027      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a1f      	ldr	r2, [pc, #124]	@ (80079a4 <HAL_DMA_IRQHandler+0xc94>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d022      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a1d      	ldr	r2, [pc, #116]	@ (80079a8 <HAL_DMA_IRQHandler+0xc98>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d01d      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a1c      	ldr	r2, [pc, #112]	@ (80079ac <HAL_DMA_IRQHandler+0xc9c>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d018      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a1a      	ldr	r2, [pc, #104]	@ (80079b0 <HAL_DMA_IRQHandler+0xca0>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d013      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a19      	ldr	r2, [pc, #100]	@ (80079b4 <HAL_DMA_IRQHandler+0xca4>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d00e      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a17      	ldr	r2, [pc, #92]	@ (80079b8 <HAL_DMA_IRQHandler+0xca8>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d009      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a16      	ldr	r2, [pc, #88]	@ (80079bc <HAL_DMA_IRQHandler+0xcac>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d004      	beq.n	8007972 <HAL_DMA_IRQHandler+0xc62>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a14      	ldr	r2, [pc, #80]	@ (80079c0 <HAL_DMA_IRQHandler+0xcb0>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d128      	bne.n	80079c4 <HAL_DMA_IRQHandler+0xcb4>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f022 0214 	bic.w	r2, r2, #20
 8007980:	601a      	str	r2, [r3, #0]
 8007982:	e027      	b.n	80079d4 <HAL_DMA_IRQHandler+0xcc4>
 8007984:	40020010 	.word	0x40020010
 8007988:	40020028 	.word	0x40020028
 800798c:	40020040 	.word	0x40020040
 8007990:	40020058 	.word	0x40020058
 8007994:	40020070 	.word	0x40020070
 8007998:	40020088 	.word	0x40020088
 800799c:	400200a0 	.word	0x400200a0
 80079a0:	400200b8 	.word	0x400200b8
 80079a4:	40020410 	.word	0x40020410
 80079a8:	40020428 	.word	0x40020428
 80079ac:	40020440 	.word	0x40020440
 80079b0:	40020458 	.word	0x40020458
 80079b4:	40020470 	.word	0x40020470
 80079b8:	40020488 	.word	0x40020488
 80079bc:	400204a0 	.word	0x400204a0
 80079c0:	400204b8 	.word	0x400204b8
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f022 020a 	bic.w	r2, r2, #10
 80079d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	f000 8097 	beq.w	8007b1c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079f6:	e091      	b.n	8007b1c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079fc:	f003 031f 	and.w	r3, r3, #31
 8007a00:	2208      	movs	r2, #8
 8007a02:	409a      	lsls	r2, r3
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	4013      	ands	r3, r2
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f000 8088 	beq.w	8007b1e <HAL_DMA_IRQHandler+0xe0e>
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f003 0308 	and.w	r3, r3, #8
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	f000 8082 	beq.w	8007b1e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a41      	ldr	r2, [pc, #260]	@ (8007b24 <HAL_DMA_IRQHandler+0xe14>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d04a      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a3f      	ldr	r2, [pc, #252]	@ (8007b28 <HAL_DMA_IRQHandler+0xe18>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d045      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a3e      	ldr	r2, [pc, #248]	@ (8007b2c <HAL_DMA_IRQHandler+0xe1c>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d040      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a3c      	ldr	r2, [pc, #240]	@ (8007b30 <HAL_DMA_IRQHandler+0xe20>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d03b      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a3b      	ldr	r2, [pc, #236]	@ (8007b34 <HAL_DMA_IRQHandler+0xe24>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d036      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a39      	ldr	r2, [pc, #228]	@ (8007b38 <HAL_DMA_IRQHandler+0xe28>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d031      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a38      	ldr	r2, [pc, #224]	@ (8007b3c <HAL_DMA_IRQHandler+0xe2c>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d02c      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a36      	ldr	r2, [pc, #216]	@ (8007b40 <HAL_DMA_IRQHandler+0xe30>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d027      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a35      	ldr	r2, [pc, #212]	@ (8007b44 <HAL_DMA_IRQHandler+0xe34>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d022      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a33      	ldr	r2, [pc, #204]	@ (8007b48 <HAL_DMA_IRQHandler+0xe38>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d01d      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a32      	ldr	r2, [pc, #200]	@ (8007b4c <HAL_DMA_IRQHandler+0xe3c>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d018      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a30      	ldr	r2, [pc, #192]	@ (8007b50 <HAL_DMA_IRQHandler+0xe40>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d013      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a2f      	ldr	r2, [pc, #188]	@ (8007b54 <HAL_DMA_IRQHandler+0xe44>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d00e      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a2d      	ldr	r2, [pc, #180]	@ (8007b58 <HAL_DMA_IRQHandler+0xe48>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d009      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a2c      	ldr	r2, [pc, #176]	@ (8007b5c <HAL_DMA_IRQHandler+0xe4c>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d004      	beq.n	8007aba <HAL_DMA_IRQHandler+0xdaa>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a2a      	ldr	r2, [pc, #168]	@ (8007b60 <HAL_DMA_IRQHandler+0xe50>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d108      	bne.n	8007acc <HAL_DMA_IRQHandler+0xdbc>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f022 021c 	bic.w	r2, r2, #28
 8007ac8:	601a      	str	r2, [r3, #0]
 8007aca:	e007      	b.n	8007adc <HAL_DMA_IRQHandler+0xdcc>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f022 020e 	bic.w	r2, r2, #14
 8007ada:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ae0:	f003 031f 	and.w	r3, r3, #31
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	409a      	lsls	r2, r3
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2201      	movs	r2, #1
 8007af6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d009      	beq.n	8007b1e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	4798      	blx	r3
 8007b12:	e004      	b.n	8007b1e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007b14:	bf00      	nop
 8007b16:	e002      	b.n	8007b1e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b18:	bf00      	nop
 8007b1a:	e000      	b.n	8007b1e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b1c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007b1e:	3728      	adds	r7, #40	@ 0x28
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	40020010 	.word	0x40020010
 8007b28:	40020028 	.word	0x40020028
 8007b2c:	40020040 	.word	0x40020040
 8007b30:	40020058 	.word	0x40020058
 8007b34:	40020070 	.word	0x40020070
 8007b38:	40020088 	.word	0x40020088
 8007b3c:	400200a0 	.word	0x400200a0
 8007b40:	400200b8 	.word	0x400200b8
 8007b44:	40020410 	.word	0x40020410
 8007b48:	40020428 	.word	0x40020428
 8007b4c:	40020440 	.word	0x40020440
 8007b50:	40020458 	.word	0x40020458
 8007b54:	40020470 	.word	0x40020470
 8007b58:	40020488 	.word	0x40020488
 8007b5c:	400204a0 	.word	0x400204a0
 8007b60:	400204b8 	.word	0x400204b8

08007b64 <HAL_DMA_RegisterCallback>:
  * @param  pCallback:            pointer to private callback function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8007b64:	b480      	push	{r7}
 8007b66:	b087      	sub	sp, #28
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	60f8      	str	r0, [r7, #12]
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	607a      	str	r2, [r7, #4]
 8007b70:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8007b72:	2300      	movs	r3, #0
 8007b74:	75fb      	strb	r3, [r7, #23]

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d101      	bne.n	8007b80 <HAL_DMA_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e045      	b.n	8007c0c <HAL_DMA_RegisterCallback+0xa8>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d101      	bne.n	8007b8e <HAL_DMA_RegisterCallback+0x2a>
 8007b8a:	2302      	movs	r3, #2
 8007b8c:	e03e      	b.n	8007c0c <HAL_DMA_RegisterCallback+0xa8>
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2201      	movs	r2, #1
 8007b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b01      	cmp	r3, #1
 8007ba0:	d12d      	bne.n	8007bfe <HAL_DMA_RegisterCallback+0x9a>
  {
    switch (CallbackID)
 8007ba2:	7afb      	ldrb	r3, [r7, #11]
 8007ba4:	2b05      	cmp	r3, #5
 8007ba6:	d827      	bhi.n	8007bf8 <HAL_DMA_RegisterCallback+0x94>
 8007ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8007bb0 <HAL_DMA_RegisterCallback+0x4c>)
 8007baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bae:	bf00      	nop
 8007bb0:	08007bc9 	.word	0x08007bc9
 8007bb4:	08007bd1 	.word	0x08007bd1
 8007bb8:	08007bd9 	.word	0x08007bd9
 8007bbc:	08007be1 	.word	0x08007be1
 8007bc0:	08007be9 	.word	0x08007be9
 8007bc4:	08007bf1 	.word	0x08007bf1
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 8007bce:	e018      	b.n	8007c02 <HAL_DMA_RegisterCallback+0x9e>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007bd6:	e014      	b.n	8007c02 <HAL_DMA_RegisterCallback+0x9e>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 8007bde:	e010      	b.n	8007c02 <HAL_DMA_RegisterCallback+0x9e>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8007be6:	e00c      	b.n	8007c02 <HAL_DMA_RegisterCallback+0x9e>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8007bee:	e008      	b.n	8007c02 <HAL_DMA_RegisterCallback+0x9e>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007bf6:	e004      	b.n	8007c02 <HAL_DMA_RegisterCallback+0x9e>

    default:
      status =  HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	75fb      	strb	r3, [r7, #23]
      break;
 8007bfc:	e001      	b.n	8007c02 <HAL_DMA_RegisterCallback+0x9e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8007c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	371c      	adds	r7, #28
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID:           User Callback identifier
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	460b      	mov	r3, r1
 8007c22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007c24:	2300      	movs	r3, #0
 8007c26:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d101      	bne.n	8007c32 <HAL_DMA_UnRegisterCallback+0x1a>
  {
    return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e059      	b.n	8007ce6 <HAL_DMA_UnRegisterCallback+0xce>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d101      	bne.n	8007c40 <HAL_DMA_UnRegisterCallback+0x28>
 8007c3c:	2302      	movs	r3, #2
 8007c3e:	e052      	b.n	8007ce6 <HAL_DMA_UnRegisterCallback+0xce>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d141      	bne.n	8007cd8 <HAL_DMA_UnRegisterCallback+0xc0>
  {
    switch (CallbackID)
 8007c54:	78fb      	ldrb	r3, [r7, #3]
 8007c56:	2b06      	cmp	r3, #6
 8007c58:	d83b      	bhi.n	8007cd2 <HAL_DMA_UnRegisterCallback+0xba>
 8007c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c60 <HAL_DMA_UnRegisterCallback+0x48>)
 8007c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c60:	08007c7d 	.word	0x08007c7d
 8007c64:	08007c85 	.word	0x08007c85
 8007c68:	08007c8d 	.word	0x08007c8d
 8007c6c:	08007c95 	.word	0x08007c95
 8007c70:	08007c9d 	.word	0x08007c9d
 8007c74:	08007ca5 	.word	0x08007ca5
 8007c78:	08007cad 	.word	0x08007cad
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 8007c82:	e02b      	b.n	8007cdc <HAL_DMA_UnRegisterCallback+0xc4>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007c8a:	e027      	b.n	8007cdc <HAL_DMA_UnRegisterCallback+0xc4>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 8007c92:	e023      	b.n	8007cdc <HAL_DMA_UnRegisterCallback+0xc4>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8007c9a:	e01f      	b.n	8007cdc <HAL_DMA_UnRegisterCallback+0xc4>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8007ca2:	e01b      	b.n	8007cdc <HAL_DMA_UnRegisterCallback+0xc4>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007caa:	e017      	b.n	8007cdc <HAL_DMA_UnRegisterCallback+0xc4>

    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	641a      	str	r2, [r3, #64]	@ 0x40
      hdma->XferM1CpltCallback = NULL;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	645a      	str	r2, [r3, #68]	@ 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	649a      	str	r2, [r3, #72]	@ 0x48
      hdma->XferErrorCallback = NULL;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hdma->XferAbortCallback = NULL;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007cd0:	e004      	b.n	8007cdc <HAL_DMA_UnRegisterCallback+0xc4>

    default:
      status = HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	73fb      	strb	r3, [r7, #15]
      break;
 8007cd6:	e001      	b.n	8007cdc <HAL_DMA_UnRegisterCallback+0xc4>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3714      	adds	r7, #20
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop

08007cf4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d02:	b2db      	uxtb	r3, r3
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b087      	sub	sp, #28
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
 8007d34:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d3a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d40:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a7f      	ldr	r2, [pc, #508]	@ (8007f44 <DMA_SetConfig+0x21c>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d072      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a7d      	ldr	r2, [pc, #500]	@ (8007f48 <DMA_SetConfig+0x220>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d06d      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a7c      	ldr	r2, [pc, #496]	@ (8007f4c <DMA_SetConfig+0x224>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d068      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a7a      	ldr	r2, [pc, #488]	@ (8007f50 <DMA_SetConfig+0x228>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d063      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a79      	ldr	r2, [pc, #484]	@ (8007f54 <DMA_SetConfig+0x22c>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d05e      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a77      	ldr	r2, [pc, #476]	@ (8007f58 <DMA_SetConfig+0x230>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d059      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a76      	ldr	r2, [pc, #472]	@ (8007f5c <DMA_SetConfig+0x234>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d054      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a74      	ldr	r2, [pc, #464]	@ (8007f60 <DMA_SetConfig+0x238>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d04f      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a73      	ldr	r2, [pc, #460]	@ (8007f64 <DMA_SetConfig+0x23c>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d04a      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a71      	ldr	r2, [pc, #452]	@ (8007f68 <DMA_SetConfig+0x240>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d045      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a70      	ldr	r2, [pc, #448]	@ (8007f6c <DMA_SetConfig+0x244>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d040      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a6e      	ldr	r2, [pc, #440]	@ (8007f70 <DMA_SetConfig+0x248>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d03b      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a6d      	ldr	r2, [pc, #436]	@ (8007f74 <DMA_SetConfig+0x24c>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d036      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a6b      	ldr	r2, [pc, #428]	@ (8007f78 <DMA_SetConfig+0x250>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d031      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a6a      	ldr	r2, [pc, #424]	@ (8007f7c <DMA_SetConfig+0x254>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d02c      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a68      	ldr	r2, [pc, #416]	@ (8007f80 <DMA_SetConfig+0x258>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d027      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a67      	ldr	r2, [pc, #412]	@ (8007f84 <DMA_SetConfig+0x25c>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d022      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a65      	ldr	r2, [pc, #404]	@ (8007f88 <DMA_SetConfig+0x260>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d01d      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a64      	ldr	r2, [pc, #400]	@ (8007f8c <DMA_SetConfig+0x264>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d018      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a62      	ldr	r2, [pc, #392]	@ (8007f90 <DMA_SetConfig+0x268>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d013      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a61      	ldr	r2, [pc, #388]	@ (8007f94 <DMA_SetConfig+0x26c>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d00e      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a5f      	ldr	r2, [pc, #380]	@ (8007f98 <DMA_SetConfig+0x270>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d009      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a5e      	ldr	r2, [pc, #376]	@ (8007f9c <DMA_SetConfig+0x274>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d004      	beq.n	8007e32 <DMA_SetConfig+0x10a>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a5c      	ldr	r2, [pc, #368]	@ (8007fa0 <DMA_SetConfig+0x278>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d101      	bne.n	8007e36 <DMA_SetConfig+0x10e>
 8007e32:	2301      	movs	r3, #1
 8007e34:	e000      	b.n	8007e38 <DMA_SetConfig+0x110>
 8007e36:	2300      	movs	r3, #0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00d      	beq.n	8007e58 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e40:	68fa      	ldr	r2, [r7, #12]
 8007e42:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007e44:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d004      	beq.n	8007e58 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007e56:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a39      	ldr	r2, [pc, #228]	@ (8007f44 <DMA_SetConfig+0x21c>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d04a      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a38      	ldr	r2, [pc, #224]	@ (8007f48 <DMA_SetConfig+0x220>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d045      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a36      	ldr	r2, [pc, #216]	@ (8007f4c <DMA_SetConfig+0x224>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d040      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a35      	ldr	r2, [pc, #212]	@ (8007f50 <DMA_SetConfig+0x228>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d03b      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a33      	ldr	r2, [pc, #204]	@ (8007f54 <DMA_SetConfig+0x22c>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d036      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a32      	ldr	r2, [pc, #200]	@ (8007f58 <DMA_SetConfig+0x230>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d031      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a30      	ldr	r2, [pc, #192]	@ (8007f5c <DMA_SetConfig+0x234>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d02c      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a2f      	ldr	r2, [pc, #188]	@ (8007f60 <DMA_SetConfig+0x238>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d027      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a2d      	ldr	r2, [pc, #180]	@ (8007f64 <DMA_SetConfig+0x23c>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d022      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a2c      	ldr	r2, [pc, #176]	@ (8007f68 <DMA_SetConfig+0x240>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d01d      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a2a      	ldr	r2, [pc, #168]	@ (8007f6c <DMA_SetConfig+0x244>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d018      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a29      	ldr	r2, [pc, #164]	@ (8007f70 <DMA_SetConfig+0x248>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d013      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a27      	ldr	r2, [pc, #156]	@ (8007f74 <DMA_SetConfig+0x24c>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d00e      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a26      	ldr	r2, [pc, #152]	@ (8007f78 <DMA_SetConfig+0x250>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d009      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a24      	ldr	r2, [pc, #144]	@ (8007f7c <DMA_SetConfig+0x254>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d004      	beq.n	8007ef8 <DMA_SetConfig+0x1d0>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a23      	ldr	r2, [pc, #140]	@ (8007f80 <DMA_SetConfig+0x258>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d101      	bne.n	8007efc <DMA_SetConfig+0x1d4>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	e000      	b.n	8007efe <DMA_SetConfig+0x1d6>
 8007efc:	2300      	movs	r3, #0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d059      	beq.n	8007fb6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f06:	f003 031f 	and.w	r3, r3, #31
 8007f0a:	223f      	movs	r2, #63	@ 0x3f
 8007f0c:	409a      	lsls	r2, r3
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007f20:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	683a      	ldr	r2, [r7, #0]
 8007f28:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	2b40      	cmp	r3, #64	@ 0x40
 8007f30:	d138      	bne.n	8007fa4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007f42:	e086      	b.n	8008052 <DMA_SetConfig+0x32a>
 8007f44:	40020010 	.word	0x40020010
 8007f48:	40020028 	.word	0x40020028
 8007f4c:	40020040 	.word	0x40020040
 8007f50:	40020058 	.word	0x40020058
 8007f54:	40020070 	.word	0x40020070
 8007f58:	40020088 	.word	0x40020088
 8007f5c:	400200a0 	.word	0x400200a0
 8007f60:	400200b8 	.word	0x400200b8
 8007f64:	40020410 	.word	0x40020410
 8007f68:	40020428 	.word	0x40020428
 8007f6c:	40020440 	.word	0x40020440
 8007f70:	40020458 	.word	0x40020458
 8007f74:	40020470 	.word	0x40020470
 8007f78:	40020488 	.word	0x40020488
 8007f7c:	400204a0 	.word	0x400204a0
 8007f80:	400204b8 	.word	0x400204b8
 8007f84:	58025408 	.word	0x58025408
 8007f88:	5802541c 	.word	0x5802541c
 8007f8c:	58025430 	.word	0x58025430
 8007f90:	58025444 	.word	0x58025444
 8007f94:	58025458 	.word	0x58025458
 8007f98:	5802546c 	.word	0x5802546c
 8007f9c:	58025480 	.word	0x58025480
 8007fa0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	68ba      	ldr	r2, [r7, #8]
 8007faa:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	60da      	str	r2, [r3, #12]
}
 8007fb4:	e04d      	b.n	8008052 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a29      	ldr	r2, [pc, #164]	@ (8008060 <DMA_SetConfig+0x338>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d022      	beq.n	8008006 <DMA_SetConfig+0x2de>
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a27      	ldr	r2, [pc, #156]	@ (8008064 <DMA_SetConfig+0x33c>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d01d      	beq.n	8008006 <DMA_SetConfig+0x2de>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a26      	ldr	r2, [pc, #152]	@ (8008068 <DMA_SetConfig+0x340>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d018      	beq.n	8008006 <DMA_SetConfig+0x2de>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a24      	ldr	r2, [pc, #144]	@ (800806c <DMA_SetConfig+0x344>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d013      	beq.n	8008006 <DMA_SetConfig+0x2de>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a23      	ldr	r2, [pc, #140]	@ (8008070 <DMA_SetConfig+0x348>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d00e      	beq.n	8008006 <DMA_SetConfig+0x2de>
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a21      	ldr	r2, [pc, #132]	@ (8008074 <DMA_SetConfig+0x34c>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d009      	beq.n	8008006 <DMA_SetConfig+0x2de>
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a20      	ldr	r2, [pc, #128]	@ (8008078 <DMA_SetConfig+0x350>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d004      	beq.n	8008006 <DMA_SetConfig+0x2de>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a1e      	ldr	r2, [pc, #120]	@ (800807c <DMA_SetConfig+0x354>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d101      	bne.n	800800a <DMA_SetConfig+0x2e2>
 8008006:	2301      	movs	r3, #1
 8008008:	e000      	b.n	800800c <DMA_SetConfig+0x2e4>
 800800a:	2300      	movs	r3, #0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d020      	beq.n	8008052 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008014:	f003 031f 	and.w	r3, r3, #31
 8008018:	2201      	movs	r2, #1
 800801a:	409a      	lsls	r2, r3
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	683a      	ldr	r2, [r7, #0]
 8008026:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	2b40      	cmp	r3, #64	@ 0x40
 800802e:	d108      	bne.n	8008042 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	68ba      	ldr	r2, [r7, #8]
 800803e:	60da      	str	r2, [r3, #12]
}
 8008040:	e007      	b.n	8008052 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68ba      	ldr	r2, [r7, #8]
 8008048:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	60da      	str	r2, [r3, #12]
}
 8008052:	bf00      	nop
 8008054:	371c      	adds	r7, #28
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop
 8008060:	58025408 	.word	0x58025408
 8008064:	5802541c 	.word	0x5802541c
 8008068:	58025430 	.word	0x58025430
 800806c:	58025444 	.word	0x58025444
 8008070:	58025458 	.word	0x58025458
 8008074:	5802546c 	.word	0x5802546c
 8008078:	58025480 	.word	0x58025480
 800807c:	58025494 	.word	0x58025494

08008080 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a42      	ldr	r2, [pc, #264]	@ (8008198 <DMA_CalcBaseAndBitshift+0x118>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d04a      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a41      	ldr	r2, [pc, #260]	@ (800819c <DMA_CalcBaseAndBitshift+0x11c>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d045      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a3f      	ldr	r2, [pc, #252]	@ (80081a0 <DMA_CalcBaseAndBitshift+0x120>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d040      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4a3e      	ldr	r2, [pc, #248]	@ (80081a4 <DMA_CalcBaseAndBitshift+0x124>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d03b      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a3c      	ldr	r2, [pc, #240]	@ (80081a8 <DMA_CalcBaseAndBitshift+0x128>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d036      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a3b      	ldr	r2, [pc, #236]	@ (80081ac <DMA_CalcBaseAndBitshift+0x12c>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d031      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a39      	ldr	r2, [pc, #228]	@ (80081b0 <DMA_CalcBaseAndBitshift+0x130>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d02c      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a38      	ldr	r2, [pc, #224]	@ (80081b4 <DMA_CalcBaseAndBitshift+0x134>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d027      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a36      	ldr	r2, [pc, #216]	@ (80081b8 <DMA_CalcBaseAndBitshift+0x138>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d022      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a35      	ldr	r2, [pc, #212]	@ (80081bc <DMA_CalcBaseAndBitshift+0x13c>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d01d      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a33      	ldr	r2, [pc, #204]	@ (80081c0 <DMA_CalcBaseAndBitshift+0x140>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d018      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a32      	ldr	r2, [pc, #200]	@ (80081c4 <DMA_CalcBaseAndBitshift+0x144>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d013      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a30      	ldr	r2, [pc, #192]	@ (80081c8 <DMA_CalcBaseAndBitshift+0x148>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d00e      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a2f      	ldr	r2, [pc, #188]	@ (80081cc <DMA_CalcBaseAndBitshift+0x14c>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d009      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a2d      	ldr	r2, [pc, #180]	@ (80081d0 <DMA_CalcBaseAndBitshift+0x150>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d004      	beq.n	8008128 <DMA_CalcBaseAndBitshift+0xa8>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a2c      	ldr	r2, [pc, #176]	@ (80081d4 <DMA_CalcBaseAndBitshift+0x154>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d101      	bne.n	800812c <DMA_CalcBaseAndBitshift+0xac>
 8008128:	2301      	movs	r3, #1
 800812a:	e000      	b.n	800812e <DMA_CalcBaseAndBitshift+0xae>
 800812c:	2300      	movs	r3, #0
 800812e:	2b00      	cmp	r3, #0
 8008130:	d024      	beq.n	800817c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	b2db      	uxtb	r3, r3
 8008138:	3b10      	subs	r3, #16
 800813a:	4a27      	ldr	r2, [pc, #156]	@ (80081d8 <DMA_CalcBaseAndBitshift+0x158>)
 800813c:	fba2 2303 	umull	r2, r3, r2, r3
 8008140:	091b      	lsrs	r3, r3, #4
 8008142:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f003 0307 	and.w	r3, r3, #7
 800814a:	4a24      	ldr	r2, [pc, #144]	@ (80081dc <DMA_CalcBaseAndBitshift+0x15c>)
 800814c:	5cd3      	ldrb	r3, [r2, r3]
 800814e:	461a      	mov	r2, r3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2b03      	cmp	r3, #3
 8008158:	d908      	bls.n	800816c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	461a      	mov	r2, r3
 8008160:	4b1f      	ldr	r3, [pc, #124]	@ (80081e0 <DMA_CalcBaseAndBitshift+0x160>)
 8008162:	4013      	ands	r3, r2
 8008164:	1d1a      	adds	r2, r3, #4
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	659a      	str	r2, [r3, #88]	@ 0x58
 800816a:	e00d      	b.n	8008188 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	461a      	mov	r2, r3
 8008172:	4b1b      	ldr	r3, [pc, #108]	@ (80081e0 <DMA_CalcBaseAndBitshift+0x160>)
 8008174:	4013      	ands	r3, r2
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	6593      	str	r3, [r2, #88]	@ 0x58
 800817a:	e005      	b.n	8008188 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800818c:	4618      	mov	r0, r3
 800818e:	3714      	adds	r7, #20
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr
 8008198:	40020010 	.word	0x40020010
 800819c:	40020028 	.word	0x40020028
 80081a0:	40020040 	.word	0x40020040
 80081a4:	40020058 	.word	0x40020058
 80081a8:	40020070 	.word	0x40020070
 80081ac:	40020088 	.word	0x40020088
 80081b0:	400200a0 	.word	0x400200a0
 80081b4:	400200b8 	.word	0x400200b8
 80081b8:	40020410 	.word	0x40020410
 80081bc:	40020428 	.word	0x40020428
 80081c0:	40020440 	.word	0x40020440
 80081c4:	40020458 	.word	0x40020458
 80081c8:	40020470 	.word	0x40020470
 80081cc:	40020488 	.word	0x40020488
 80081d0:	400204a0 	.word	0x400204a0
 80081d4:	400204b8 	.word	0x400204b8
 80081d8:	aaaaaaab 	.word	0xaaaaaaab
 80081dc:	0801fd1c 	.word	0x0801fd1c
 80081e0:	fffffc00 	.word	0xfffffc00

080081e4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80081ec:	2300      	movs	r3, #0
 80081ee:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d120      	bne.n	800823a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081fc:	2b03      	cmp	r3, #3
 80081fe:	d858      	bhi.n	80082b2 <DMA_CheckFifoParam+0xce>
 8008200:	a201      	add	r2, pc, #4	@ (adr r2, 8008208 <DMA_CheckFifoParam+0x24>)
 8008202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008206:	bf00      	nop
 8008208:	08008219 	.word	0x08008219
 800820c:	0800822b 	.word	0x0800822b
 8008210:	08008219 	.word	0x08008219
 8008214:	080082b3 	.word	0x080082b3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008220:	2b00      	cmp	r3, #0
 8008222:	d048      	beq.n	80082b6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008228:	e045      	b.n	80082b6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800822e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008232:	d142      	bne.n	80082ba <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008238:	e03f      	b.n	80082ba <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	699b      	ldr	r3, [r3, #24]
 800823e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008242:	d123      	bne.n	800828c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008248:	2b03      	cmp	r3, #3
 800824a:	d838      	bhi.n	80082be <DMA_CheckFifoParam+0xda>
 800824c:	a201      	add	r2, pc, #4	@ (adr r2, 8008254 <DMA_CheckFifoParam+0x70>)
 800824e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008252:	bf00      	nop
 8008254:	08008265 	.word	0x08008265
 8008258:	0800826b 	.word	0x0800826b
 800825c:	08008265 	.word	0x08008265
 8008260:	0800827d 	.word	0x0800827d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	73fb      	strb	r3, [r7, #15]
        break;
 8008268:	e030      	b.n	80082cc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800826e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008272:	2b00      	cmp	r3, #0
 8008274:	d025      	beq.n	80082c2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800827a:	e022      	b.n	80082c2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008280:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008284:	d11f      	bne.n	80082c6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800828a:	e01c      	b.n	80082c6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008290:	2b02      	cmp	r3, #2
 8008292:	d902      	bls.n	800829a <DMA_CheckFifoParam+0xb6>
 8008294:	2b03      	cmp	r3, #3
 8008296:	d003      	beq.n	80082a0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008298:	e018      	b.n	80082cc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800829a:	2301      	movs	r3, #1
 800829c:	73fb      	strb	r3, [r7, #15]
        break;
 800829e:	e015      	b.n	80082cc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d00e      	beq.n	80082ca <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80082ac:	2301      	movs	r3, #1
 80082ae:	73fb      	strb	r3, [r7, #15]
    break;
 80082b0:	e00b      	b.n	80082ca <DMA_CheckFifoParam+0xe6>
        break;
 80082b2:	bf00      	nop
 80082b4:	e00a      	b.n	80082cc <DMA_CheckFifoParam+0xe8>
        break;
 80082b6:	bf00      	nop
 80082b8:	e008      	b.n	80082cc <DMA_CheckFifoParam+0xe8>
        break;
 80082ba:	bf00      	nop
 80082bc:	e006      	b.n	80082cc <DMA_CheckFifoParam+0xe8>
        break;
 80082be:	bf00      	nop
 80082c0:	e004      	b.n	80082cc <DMA_CheckFifoParam+0xe8>
        break;
 80082c2:	bf00      	nop
 80082c4:	e002      	b.n	80082cc <DMA_CheckFifoParam+0xe8>
        break;
 80082c6:	bf00      	nop
 80082c8:	e000      	b.n	80082cc <DMA_CheckFifoParam+0xe8>
    break;
 80082ca:	bf00      	nop
    }
  }

  return status;
 80082cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3714      	adds	r7, #20
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop

080082dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a38      	ldr	r2, [pc, #224]	@ (80083d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d022      	beq.n	800833a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a36      	ldr	r2, [pc, #216]	@ (80083d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d01d      	beq.n	800833a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a35      	ldr	r2, [pc, #212]	@ (80083d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d018      	beq.n	800833a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a33      	ldr	r2, [pc, #204]	@ (80083dc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d013      	beq.n	800833a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a32      	ldr	r2, [pc, #200]	@ (80083e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d00e      	beq.n	800833a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a30      	ldr	r2, [pc, #192]	@ (80083e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d009      	beq.n	800833a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a2f      	ldr	r2, [pc, #188]	@ (80083e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d004      	beq.n	800833a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a2d      	ldr	r2, [pc, #180]	@ (80083ec <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d101      	bne.n	800833e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800833a:	2301      	movs	r3, #1
 800833c:	e000      	b.n	8008340 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800833e:	2300      	movs	r3, #0
 8008340:	2b00      	cmp	r3, #0
 8008342:	d01a      	beq.n	800837a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	b2db      	uxtb	r3, r3
 800834a:	3b08      	subs	r3, #8
 800834c:	4a28      	ldr	r2, [pc, #160]	@ (80083f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800834e:	fba2 2303 	umull	r2, r3, r2, r3
 8008352:	091b      	lsrs	r3, r3, #4
 8008354:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	4b26      	ldr	r3, [pc, #152]	@ (80083f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800835a:	4413      	add	r3, r2
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	461a      	mov	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a24      	ldr	r2, [pc, #144]	@ (80083f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008368:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f003 031f 	and.w	r3, r3, #31
 8008370:	2201      	movs	r2, #1
 8008372:	409a      	lsls	r2, r3
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008378:	e024      	b.n	80083c4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	b2db      	uxtb	r3, r3
 8008380:	3b10      	subs	r3, #16
 8008382:	4a1e      	ldr	r2, [pc, #120]	@ (80083fc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008384:	fba2 2303 	umull	r2, r3, r2, r3
 8008388:	091b      	lsrs	r3, r3, #4
 800838a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	4a1c      	ldr	r2, [pc, #112]	@ (8008400 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d806      	bhi.n	80083a2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	4a1b      	ldr	r2, [pc, #108]	@ (8008404 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d902      	bls.n	80083a2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	3308      	adds	r3, #8
 80083a0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	4b18      	ldr	r3, [pc, #96]	@ (8008408 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80083a6:	4413      	add	r3, r2
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	461a      	mov	r2, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a16      	ldr	r2, [pc, #88]	@ (800840c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80083b4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	f003 031f 	and.w	r3, r3, #31
 80083bc:	2201      	movs	r2, #1
 80083be:	409a      	lsls	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80083c4:	bf00      	nop
 80083c6:	3714      	adds	r7, #20
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr
 80083d0:	58025408 	.word	0x58025408
 80083d4:	5802541c 	.word	0x5802541c
 80083d8:	58025430 	.word	0x58025430
 80083dc:	58025444 	.word	0x58025444
 80083e0:	58025458 	.word	0x58025458
 80083e4:	5802546c 	.word	0x5802546c
 80083e8:	58025480 	.word	0x58025480
 80083ec:	58025494 	.word	0x58025494
 80083f0:	cccccccd 	.word	0xcccccccd
 80083f4:	16009600 	.word	0x16009600
 80083f8:	58025880 	.word	0x58025880
 80083fc:	aaaaaaab 	.word	0xaaaaaaab
 8008400:	400204b8 	.word	0x400204b8
 8008404:	4002040f 	.word	0x4002040f
 8008408:	10008200 	.word	0x10008200
 800840c:	40020880 	.word	0x40020880

08008410 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	b2db      	uxtb	r3, r3
 800841e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d04a      	beq.n	80084bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2b08      	cmp	r3, #8
 800842a:	d847      	bhi.n	80084bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a25      	ldr	r2, [pc, #148]	@ (80084c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d022      	beq.n	800847c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a24      	ldr	r2, [pc, #144]	@ (80084cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d01d      	beq.n	800847c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a22      	ldr	r2, [pc, #136]	@ (80084d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d018      	beq.n	800847c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a21      	ldr	r2, [pc, #132]	@ (80084d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d013      	beq.n	800847c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a1f      	ldr	r2, [pc, #124]	@ (80084d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d00e      	beq.n	800847c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a1e      	ldr	r2, [pc, #120]	@ (80084dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d009      	beq.n	800847c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a1c      	ldr	r2, [pc, #112]	@ (80084e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d004      	beq.n	800847c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a1b      	ldr	r2, [pc, #108]	@ (80084e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d101      	bne.n	8008480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800847c:	2301      	movs	r3, #1
 800847e:	e000      	b.n	8008482 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008480:	2300      	movs	r3, #0
 8008482:	2b00      	cmp	r3, #0
 8008484:	d00a      	beq.n	800849c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	4b17      	ldr	r3, [pc, #92]	@ (80084e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800848a:	4413      	add	r3, r2
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	461a      	mov	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a15      	ldr	r2, [pc, #84]	@ (80084ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008498:	671a      	str	r2, [r3, #112]	@ 0x70
 800849a:	e009      	b.n	80084b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800849c:	68fa      	ldr	r2, [r7, #12]
 800849e:	4b14      	ldr	r3, [pc, #80]	@ (80084f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80084a0:	4413      	add	r3, r2
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	461a      	mov	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4a11      	ldr	r2, [pc, #68]	@ (80084f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80084ae:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	3b01      	subs	r3, #1
 80084b4:	2201      	movs	r2, #1
 80084b6:	409a      	lsls	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80084bc:	bf00      	nop
 80084be:	3714      	adds	r7, #20
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	58025408 	.word	0x58025408
 80084cc:	5802541c 	.word	0x5802541c
 80084d0:	58025430 	.word	0x58025430
 80084d4:	58025444 	.word	0x58025444
 80084d8:	58025458 	.word	0x58025458
 80084dc:	5802546c 	.word	0x5802546c
 80084e0:	58025480 	.word	0x58025480
 80084e4:	58025494 	.word	0x58025494
 80084e8:	1600963f 	.word	0x1600963f
 80084ec:	58025940 	.word	0x58025940
 80084f0:	1000823f 	.word	0x1000823f
 80084f4:	40020940 	.word	0x40020940

080084f8 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b086      	sub	sp, #24
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	607a      	str	r2, [r7, #4]
 8008504:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008506:	2300      	movs	r3, #0
 8008508:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	2b80      	cmp	r3, #128	@ 0x80
 8008510:	d106      	bne.n	8008520 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008518:	655a      	str	r2, [r3, #84]	@ 0x54
    status = HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	75fb      	strb	r3, [r7, #23]
 800851e:	e1c8      	b.n	80088b2 <HAL_DMAEx_MultiBufferStart+0x3ba>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008526:	2b01      	cmp	r3, #1
 8008528:	d101      	bne.n	800852e <HAL_DMAEx_MultiBufferStart+0x36>
 800852a:	2302      	movs	r3, #2
 800852c:	e1c2      	b.n	80088b4 <HAL_DMAEx_MultiBufferStart+0x3bc>
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2201      	movs	r2, #1
 8008532:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    if(HAL_DMA_STATE_READY == hdma->State)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b01      	cmp	r3, #1
 8008540:	f040 81b1 	bne.w	80088a6 <HAL_DMAEx_MultiBufferStart+0x3ae>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2202      	movs	r2, #2
 8008548:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Initialize the error code */
      hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2200      	movs	r2, #0
 8008550:	655a      	str	r2, [r3, #84]	@ 0x54

      if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a7f      	ldr	r2, [pc, #508]	@ (8008754 <HAL_DMAEx_MultiBufferStart+0x25c>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d04a      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a7d      	ldr	r2, [pc, #500]	@ (8008758 <HAL_DMAEx_MultiBufferStart+0x260>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d045      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a7c      	ldr	r2, [pc, #496]	@ (800875c <HAL_DMAEx_MultiBufferStart+0x264>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d040      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a7a      	ldr	r2, [pc, #488]	@ (8008760 <HAL_DMAEx_MultiBufferStart+0x268>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d03b      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a79      	ldr	r2, [pc, #484]	@ (8008764 <HAL_DMAEx_MultiBufferStart+0x26c>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d036      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a77      	ldr	r2, [pc, #476]	@ (8008768 <HAL_DMAEx_MultiBufferStart+0x270>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d031      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a76      	ldr	r2, [pc, #472]	@ (800876c <HAL_DMAEx_MultiBufferStart+0x274>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d02c      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a74      	ldr	r2, [pc, #464]	@ (8008770 <HAL_DMAEx_MultiBufferStart+0x278>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d027      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a73      	ldr	r2, [pc, #460]	@ (8008774 <HAL_DMAEx_MultiBufferStart+0x27c>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d022      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a71      	ldr	r2, [pc, #452]	@ (8008778 <HAL_DMAEx_MultiBufferStart+0x280>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d01d      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a70      	ldr	r2, [pc, #448]	@ (800877c <HAL_DMAEx_MultiBufferStart+0x284>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d018      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a6e      	ldr	r2, [pc, #440]	@ (8008780 <HAL_DMAEx_MultiBufferStart+0x288>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d013      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a6d      	ldr	r2, [pc, #436]	@ (8008784 <HAL_DMAEx_MultiBufferStart+0x28c>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d00e      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a6b      	ldr	r2, [pc, #428]	@ (8008788 <HAL_DMAEx_MultiBufferStart+0x290>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d009      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a6a      	ldr	r2, [pc, #424]	@ (800878c <HAL_DMAEx_MultiBufferStart+0x294>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d004      	beq.n	80085f2 <HAL_DMAEx_MultiBufferStart+0xfa>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a68      	ldr	r2, [pc, #416]	@ (8008790 <HAL_DMAEx_MultiBufferStart+0x298>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d101      	bne.n	80085f6 <HAL_DMAEx_MultiBufferStart+0xfe>
 80085f2:	2301      	movs	r3, #1
 80085f4:	e000      	b.n	80085f8 <HAL_DMAEx_MultiBufferStart+0x100>
 80085f6:	2300      	movs	r3, #0
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d018      	beq.n	800862e <HAL_DMAEx_MultiBufferStart+0x136>
      {
        /* Enable the Double buffer mode */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800860a:	601a      	str	r2, [r3, #0]

        /* Configure DMA Stream destination address */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	683a      	ldr	r2, [r7, #0]
 8008612:	611a      	str	r2, [r3, #16]

        /* Calculate the interrupt clear flag register (IFCR) base address  */
        ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008618:	3308      	adds	r3, #8
 800861a:	613b      	str	r3, [r7, #16]

        /* Clear all flags */
        *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008620:	f003 031f 	and.w	r3, r3, #31
 8008624:	223f      	movs	r2, #63	@ 0x3f
 8008626:	409a      	lsls	r2, r3
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	601a      	str	r2, [r3, #0]
 800862c:	e018      	b.n	8008660 <HAL_DMAEx_MultiBufferStart+0x168>
      }
      else /* BDMA instance(s) */
      {
        /* Enable the Double buffer mode */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	6819      	ldr	r1, [r3, #0]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	f248 0320 	movw	r3, #32800	@ 0x8020
 800863c:	430b      	orrs	r3, r1
 800863e:	6013      	str	r3, [r2, #0]

        /* Configure DMA Stream destination address */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	683a      	ldr	r2, [r7, #0]
 8008646:	611a      	str	r2, [r3, #16]

        /* Calculate the interrupt clear flag register (IFCR) base address  */
        ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800864c:	3304      	adds	r3, #4
 800864e:	613b      	str	r3, [r7, #16]

        /* Clear all flags */
        *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008654:	f003 031f 	and.w	r3, r3, #31
 8008658:	2201      	movs	r2, #1
 800865a:	409a      	lsls	r2, r3
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	601a      	str	r2, [r3, #0]
      }

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a3b      	ldr	r2, [pc, #236]	@ (8008754 <HAL_DMAEx_MultiBufferStart+0x25c>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d072      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4a3a      	ldr	r2, [pc, #232]	@ (8008758 <HAL_DMAEx_MultiBufferStart+0x260>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d06d      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	4a38      	ldr	r2, [pc, #224]	@ (800875c <HAL_DMAEx_MultiBufferStart+0x264>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d068      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	4a37      	ldr	r2, [pc, #220]	@ (8008760 <HAL_DMAEx_MultiBufferStart+0x268>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d063      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a35      	ldr	r2, [pc, #212]	@ (8008764 <HAL_DMAEx_MultiBufferStart+0x26c>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d05e      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a34      	ldr	r2, [pc, #208]	@ (8008768 <HAL_DMAEx_MultiBufferStart+0x270>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d059      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a32      	ldr	r2, [pc, #200]	@ (800876c <HAL_DMAEx_MultiBufferStart+0x274>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d054      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4a31      	ldr	r2, [pc, #196]	@ (8008770 <HAL_DMAEx_MultiBufferStart+0x278>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d04f      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a2f      	ldr	r2, [pc, #188]	@ (8008774 <HAL_DMAEx_MultiBufferStart+0x27c>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d04a      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a2e      	ldr	r2, [pc, #184]	@ (8008778 <HAL_DMAEx_MultiBufferStart+0x280>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d045      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a2c      	ldr	r2, [pc, #176]	@ (800877c <HAL_DMAEx_MultiBufferStart+0x284>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d040      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a2b      	ldr	r2, [pc, #172]	@ (8008780 <HAL_DMAEx_MultiBufferStart+0x288>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d03b      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a29      	ldr	r2, [pc, #164]	@ (8008784 <HAL_DMAEx_MultiBufferStart+0x28c>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d036      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a28      	ldr	r2, [pc, #160]	@ (8008788 <HAL_DMAEx_MultiBufferStart+0x290>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d031      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a26      	ldr	r2, [pc, #152]	@ (800878c <HAL_DMAEx_MultiBufferStart+0x294>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d02c      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a25      	ldr	r2, [pc, #148]	@ (8008790 <HAL_DMAEx_MultiBufferStart+0x298>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d027      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a23      	ldr	r2, [pc, #140]	@ (8008794 <HAL_DMAEx_MultiBufferStart+0x29c>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d022      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a22      	ldr	r2, [pc, #136]	@ (8008798 <HAL_DMAEx_MultiBufferStart+0x2a0>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d01d      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a20      	ldr	r2, [pc, #128]	@ (800879c <HAL_DMAEx_MultiBufferStart+0x2a4>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d018      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a1f      	ldr	r2, [pc, #124]	@ (80087a0 <HAL_DMAEx_MultiBufferStart+0x2a8>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d013      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a1d      	ldr	r2, [pc, #116]	@ (80087a4 <HAL_DMAEx_MultiBufferStart+0x2ac>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d00e      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a1c      	ldr	r2, [pc, #112]	@ (80087a8 <HAL_DMAEx_MultiBufferStart+0x2b0>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d009      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a1a      	ldr	r2, [pc, #104]	@ (80087ac <HAL_DMAEx_MultiBufferStart+0x2b4>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d004      	beq.n	8008750 <HAL_DMAEx_MultiBufferStart+0x258>
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a19      	ldr	r2, [pc, #100]	@ (80087b0 <HAL_DMAEx_MultiBufferStart+0x2b8>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d131      	bne.n	80087b4 <HAL_DMAEx_MultiBufferStart+0x2bc>
 8008750:	2301      	movs	r3, #1
 8008752:	e030      	b.n	80087b6 <HAL_DMAEx_MultiBufferStart+0x2be>
 8008754:	40020010 	.word	0x40020010
 8008758:	40020028 	.word	0x40020028
 800875c:	40020040 	.word	0x40020040
 8008760:	40020058 	.word	0x40020058
 8008764:	40020070 	.word	0x40020070
 8008768:	40020088 	.word	0x40020088
 800876c:	400200a0 	.word	0x400200a0
 8008770:	400200b8 	.word	0x400200b8
 8008774:	40020410 	.word	0x40020410
 8008778:	40020428 	.word	0x40020428
 800877c:	40020440 	.word	0x40020440
 8008780:	40020458 	.word	0x40020458
 8008784:	40020470 	.word	0x40020470
 8008788:	40020488 	.word	0x40020488
 800878c:	400204a0 	.word	0x400204a0
 8008790:	400204b8 	.word	0x400204b8
 8008794:	58025408 	.word	0x58025408
 8008798:	5802541c 	.word	0x5802541c
 800879c:	58025430 	.word	0x58025430
 80087a0:	58025444 	.word	0x58025444
 80087a4:	58025458 	.word	0x58025458
 80087a8:	5802546c 	.word	0x5802546c
 80087ac:	58025480 	.word	0x58025480
 80087b0:	58025494 	.word	0x58025494
 80087b4:	2300      	movs	r3, #0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d013      	beq.n	80087e2 <HAL_DMAEx_MultiBufferStart+0x2ea>
      {
        /* Configure the source, destination address and the data length */
        DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80087ba:	6a3b      	ldr	r3, [r7, #32]
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	68b9      	ldr	r1, [r7, #8]
 80087c0:	68f8      	ldr	r0, [r7, #12]
 80087c2:	f000 fea3 	bl	800950c <DMA_MultiBufferSetConfig>

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80087ce:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d004      	beq.n	80087e2 <HAL_DMAEx_MultiBufferStart+0x2ea>
        {
          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087dc:	68fa      	ldr	r2, [r7, #12]
 80087de:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80087e0:	605a      	str	r2, [r3, #4]
        }
      }

      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a35      	ldr	r2, [pc, #212]	@ (80088bc <HAL_DMAEx_MultiBufferStart+0x3c4>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d04a      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a33      	ldr	r2, [pc, #204]	@ (80088c0 <HAL_DMAEx_MultiBufferStart+0x3c8>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d045      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a32      	ldr	r2, [pc, #200]	@ (80088c4 <HAL_DMAEx_MultiBufferStart+0x3cc>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d040      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a30      	ldr	r2, [pc, #192]	@ (80088c8 <HAL_DMAEx_MultiBufferStart+0x3d0>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d03b      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a2f      	ldr	r2, [pc, #188]	@ (80088cc <HAL_DMAEx_MultiBufferStart+0x3d4>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d036      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a2d      	ldr	r2, [pc, #180]	@ (80088d0 <HAL_DMAEx_MultiBufferStart+0x3d8>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d031      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a2c      	ldr	r2, [pc, #176]	@ (80088d4 <HAL_DMAEx_MultiBufferStart+0x3dc>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d02c      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a2a      	ldr	r2, [pc, #168]	@ (80088d8 <HAL_DMAEx_MultiBufferStart+0x3e0>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d027      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a29      	ldr	r2, [pc, #164]	@ (80088dc <HAL_DMAEx_MultiBufferStart+0x3e4>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d022      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a27      	ldr	r2, [pc, #156]	@ (80088e0 <HAL_DMAEx_MultiBufferStart+0x3e8>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d01d      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a26      	ldr	r2, [pc, #152]	@ (80088e4 <HAL_DMAEx_MultiBufferStart+0x3ec>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d018      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a24      	ldr	r2, [pc, #144]	@ (80088e8 <HAL_DMAEx_MultiBufferStart+0x3f0>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d013      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a23      	ldr	r2, [pc, #140]	@ (80088ec <HAL_DMAEx_MultiBufferStart+0x3f4>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d00e      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a21      	ldr	r2, [pc, #132]	@ (80088f0 <HAL_DMAEx_MultiBufferStart+0x3f8>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d009      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a20      	ldr	r2, [pc, #128]	@ (80088f4 <HAL_DMAEx_MultiBufferStart+0x3fc>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d004      	beq.n	8008882 <HAL_DMAEx_MultiBufferStart+0x38a>
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a1e      	ldr	r2, [pc, #120]	@ (80088f8 <HAL_DMAEx_MultiBufferStart+0x400>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d108      	bne.n	8008894 <HAL_DMAEx_MultiBufferStart+0x39c>
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f042 0201 	orr.w	r2, r2, #1
 8008890:	601a      	str	r2, [r3, #0]
 8008892:	e00e      	b.n	80088b2 <HAL_DMAEx_MultiBufferStart+0x3ba>
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f042 0201 	orr.w	r2, r2, #1
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	e005      	b.n	80088b2 <HAL_DMAEx_MultiBufferStart+0x3ba>
    }
    else
    {
      /* Set the error code to busy */
      hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088ac:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Return error status */
      status = HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 80088b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3718      	adds	r7, #24
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}
 80088bc:	40020010 	.word	0x40020010
 80088c0:	40020028 	.word	0x40020028
 80088c4:	40020040 	.word	0x40020040
 80088c8:	40020058 	.word	0x40020058
 80088cc:	40020070 	.word	0x40020070
 80088d0:	40020088 	.word	0x40020088
 80088d4:	400200a0 	.word	0x400200a0
 80088d8:	400200b8 	.word	0x400200b8
 80088dc:	40020410 	.word	0x40020410
 80088e0:	40020428 	.word	0x40020428
 80088e4:	40020440 	.word	0x40020440
 80088e8:	40020458 	.word	0x40020458
 80088ec:	40020470 	.word	0x40020470
 80088f0:	40020488 	.word	0x40020488
 80088f4:	400204a0 	.word	0x400204a0
 80088f8:	400204b8 	.word	0x400204b8

080088fc <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b086      	sub	sp, #24
 8008900:	af00      	add	r7, sp, #0
 8008902:	60f8      	str	r0, [r7, #12]
 8008904:	60b9      	str	r1, [r7, #8]
 8008906:	607a      	str	r2, [r7, #4]
 8008908:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800890a:	2300      	movs	r3, #0
 800890c:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	2b80      	cmp	r3, #128	@ 0x80
 8008914:	d105      	bne.n	8008922 <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800891c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e315      	b.n	8008f4e <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008928:	2b01      	cmp	r3, #1
 800892a:	d101      	bne.n	8008930 <HAL_DMAEx_MultiBufferStart_IT+0x34>
 800892c:	2302      	movs	r3, #2
 800892e:	e30e      	b.n	8008f4e <HAL_DMAEx_MultiBufferStart_IT+0x652>
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800893e:	b2db      	uxtb	r3, r3
 8008940:	2b01      	cmp	r3, #1
 8008942:	f040 82fd 	bne.w	8008f40 <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2202      	movs	r2, #2
 800894a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2200      	movs	r2, #0
 8008952:	655a      	str	r2, [r3, #84]	@ 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a82      	ldr	r2, [pc, #520]	@ (8008b64 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d04a      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a81      	ldr	r2, [pc, #516]	@ (8008b68 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d045      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a7f      	ldr	r2, [pc, #508]	@ (8008b6c <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d040      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a7e      	ldr	r2, [pc, #504]	@ (8008b70 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d03b      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a7c      	ldr	r2, [pc, #496]	@ (8008b74 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d036      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a7b      	ldr	r2, [pc, #492]	@ (8008b78 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d031      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a79      	ldr	r2, [pc, #484]	@ (8008b7c <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d02c      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a78      	ldr	r2, [pc, #480]	@ (8008b80 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d027      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a76      	ldr	r2, [pc, #472]	@ (8008b84 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d022      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a75      	ldr	r2, [pc, #468]	@ (8008b88 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d01d      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a73      	ldr	r2, [pc, #460]	@ (8008b8c <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d018      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a72      	ldr	r2, [pc, #456]	@ (8008b90 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d013      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a70      	ldr	r2, [pc, #448]	@ (8008b94 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d00e      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a6f      	ldr	r2, [pc, #444]	@ (8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d009      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a6d      	ldr	r2, [pc, #436]	@ (8008b9c <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d004      	beq.n	80089f4 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a6c      	ldr	r2, [pc, #432]	@ (8008ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d101      	bne.n	80089f8 <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 80089f4:	2301      	movs	r3, #1
 80089f6:	e000      	b.n	80089fa <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 80089f8:	2300      	movs	r3, #0
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d018      	beq.n	8008a30 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8008a0c:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	683a      	ldr	r2, [r7, #0]
 8008a14:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a1a:	3308      	adds	r3, #8
 8008a1c:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a22:	f003 031f 	and.w	r3, r3, #31
 8008a26:	223f      	movs	r2, #63	@ 0x3f
 8008a28:	409a      	lsls	r2, r3
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	601a      	str	r2, [r3, #0]
 8008a2e:	e018      	b.n	8008a62 <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	6819      	ldr	r1, [r3, #0]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681a      	ldr	r2, [r3, #0]
 8008a3a:	f248 0320 	movw	r3, #32800	@ 0x8020
 8008a3e:	430b      	orrs	r3, r1
 8008a40:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	683a      	ldr	r2, [r7, #0]
 8008a48:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a4e:	3304      	adds	r3, #4
 8008a50:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a56:	f003 031f 	and.w	r3, r3, #31
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	409a      	lsls	r2, r3
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008a62:	6a3b      	ldr	r3, [r7, #32]
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	68b9      	ldr	r1, [r7, #8]
 8008a68:	68f8      	ldr	r0, [r7, #12]
 8008a6a:	f000 fd4f 	bl	800950c <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	4a3c      	ldr	r2, [pc, #240]	@ (8008b64 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d072      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a3a      	ldr	r2, [pc, #232]	@ (8008b68 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d06d      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	4a39      	ldr	r2, [pc, #228]	@ (8008b6c <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d068      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a37      	ldr	r2, [pc, #220]	@ (8008b70 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d063      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a36      	ldr	r2, [pc, #216]	@ (8008b74 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d05e      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a34      	ldr	r2, [pc, #208]	@ (8008b78 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d059      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a33      	ldr	r2, [pc, #204]	@ (8008b7c <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d054      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a31      	ldr	r2, [pc, #196]	@ (8008b80 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d04f      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a30      	ldr	r2, [pc, #192]	@ (8008b84 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d04a      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a2e      	ldr	r2, [pc, #184]	@ (8008b88 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d045      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a2d      	ldr	r2, [pc, #180]	@ (8008b8c <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d040      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a2b      	ldr	r2, [pc, #172]	@ (8008b90 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d03b      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a2a      	ldr	r2, [pc, #168]	@ (8008b94 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d036      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a28      	ldr	r2, [pc, #160]	@ (8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d031      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a27      	ldr	r2, [pc, #156]	@ (8008b9c <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d02c      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a25      	ldr	r2, [pc, #148]	@ (8008ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d027      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a24      	ldr	r2, [pc, #144]	@ (8008ba4 <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d022      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a22      	ldr	r2, [pc, #136]	@ (8008ba8 <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d01d      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a21      	ldr	r2, [pc, #132]	@ (8008bac <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d018      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a1f      	ldr	r2, [pc, #124]	@ (8008bb0 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d013      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a1e      	ldr	r2, [pc, #120]	@ (8008bb4 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d00e      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a1c      	ldr	r2, [pc, #112]	@ (8008bb8 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d009      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a1b      	ldr	r2, [pc, #108]	@ (8008bbc <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d004      	beq.n	8008b5e <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a19      	ldr	r2, [pc, #100]	@ (8008bc0 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d132      	bne.n	8008bc4 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e031      	b.n	8008bc6 <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 8008b62:	bf00      	nop
 8008b64:	40020010 	.word	0x40020010
 8008b68:	40020028 	.word	0x40020028
 8008b6c:	40020040 	.word	0x40020040
 8008b70:	40020058 	.word	0x40020058
 8008b74:	40020070 	.word	0x40020070
 8008b78:	40020088 	.word	0x40020088
 8008b7c:	400200a0 	.word	0x400200a0
 8008b80:	400200b8 	.word	0x400200b8
 8008b84:	40020410 	.word	0x40020410
 8008b88:	40020428 	.word	0x40020428
 8008b8c:	40020440 	.word	0x40020440
 8008b90:	40020458 	.word	0x40020458
 8008b94:	40020470 	.word	0x40020470
 8008b98:	40020488 	.word	0x40020488
 8008b9c:	400204a0 	.word	0x400204a0
 8008ba0:	400204b8 	.word	0x400204b8
 8008ba4:	58025408 	.word	0x58025408
 8008ba8:	5802541c 	.word	0x5802541c
 8008bac:	58025430 	.word	0x58025430
 8008bb0:	58025444 	.word	0x58025444
 8008bb4:	58025458 	.word	0x58025458
 8008bb8:	5802546c 	.word	0x5802546c
 8008bbc:	58025480 	.word	0x58025480
 8008bc0:	58025494 	.word	0x58025494
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00d      	beq.n	8008be6 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008bd2:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d004      	beq.n	8008be6 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008be4:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a3b      	ldr	r2, [pc, #236]	@ (8008cd8 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d04a      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a39      	ldr	r2, [pc, #228]	@ (8008cdc <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d045      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a38      	ldr	r2, [pc, #224]	@ (8008ce0 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d040      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a36      	ldr	r2, [pc, #216]	@ (8008ce4 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d03b      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a35      	ldr	r2, [pc, #212]	@ (8008ce8 <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d036      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a33      	ldr	r2, [pc, #204]	@ (8008cec <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d031      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a32      	ldr	r2, [pc, #200]	@ (8008cf0 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d02c      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a30      	ldr	r2, [pc, #192]	@ (8008cf4 <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d027      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a2f      	ldr	r2, [pc, #188]	@ (8008cf8 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	d022      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	4a2d      	ldr	r2, [pc, #180]	@ (8008cfc <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d01d      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a2c      	ldr	r2, [pc, #176]	@ (8008d00 <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d018      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a2a      	ldr	r2, [pc, #168]	@ (8008d04 <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d013      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a29      	ldr	r2, [pc, #164]	@ (8008d08 <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d00e      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a27      	ldr	r2, [pc, #156]	@ (8008d0c <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d009      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a26      	ldr	r2, [pc, #152]	@ (8008d10 <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d004      	beq.n	8008c86 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a24      	ldr	r2, [pc, #144]	@ (8008d14 <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d101      	bne.n	8008c8a <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 8008c86:	2301      	movs	r3, #1
 8008c88:	e000      	b.n	8008c8c <HAL_DMAEx_MultiBufferStart_IT+0x390>
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d043      	beq.n	8008d18 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f023 021e 	bic.w	r2, r3, #30
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f042 0216 	orr.w	r2, r2, #22
 8008ca2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	695a      	ldr	r2, [r3, #20]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008cb2:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d103      	bne.n	8008cc4 <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d043      	beq.n	8008d4c <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	681a      	ldr	r2, [r3, #0]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f042 0208 	orr.w	r2, r2, #8
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	e03a      	b.n	8008d4c <HAL_DMAEx_MultiBufferStart_IT+0x450>
 8008cd6:	bf00      	nop
 8008cd8:	40020010 	.word	0x40020010
 8008cdc:	40020028 	.word	0x40020028
 8008ce0:	40020040 	.word	0x40020040
 8008ce4:	40020058 	.word	0x40020058
 8008ce8:	40020070 	.word	0x40020070
 8008cec:	40020088 	.word	0x40020088
 8008cf0:	400200a0 	.word	0x400200a0
 8008cf4:	400200b8 	.word	0x400200b8
 8008cf8:	40020410 	.word	0x40020410
 8008cfc:	40020428 	.word	0x40020428
 8008d00:	40020440 	.word	0x40020440
 8008d04:	40020458 	.word	0x40020458
 8008d08:	40020470 	.word	0x40020470
 8008d0c:	40020488 	.word	0x40020488
 8008d10:	400204a0 	.word	0x400204a0
 8008d14:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f023 020e 	bic.w	r2, r3, #14
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f042 020a 	orr.w	r2, r2, #10
 8008d2a:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d103      	bne.n	8008d3c <HAL_DMAEx_MultiBufferStart_IT+0x440>
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d007      	beq.n	8008d4c <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681a      	ldr	r2, [r3, #0]
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f042 0204 	orr.w	r2, r2, #4
 8008d4a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a81      	ldr	r2, [pc, #516]	@ (8008f58 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d072      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a80      	ldr	r2, [pc, #512]	@ (8008f5c <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d06d      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a7e      	ldr	r2, [pc, #504]	@ (8008f60 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d068      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4a7d      	ldr	r2, [pc, #500]	@ (8008f64 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d063      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a7b      	ldr	r2, [pc, #492]	@ (8008f68 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d05e      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a7a      	ldr	r2, [pc, #488]	@ (8008f6c <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d059      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a78      	ldr	r2, [pc, #480]	@ (8008f70 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d054      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a77      	ldr	r2, [pc, #476]	@ (8008f74 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d04f      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a75      	ldr	r2, [pc, #468]	@ (8008f78 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d04a      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a74      	ldr	r2, [pc, #464]	@ (8008f7c <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d045      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a72      	ldr	r2, [pc, #456]	@ (8008f80 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d040      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a71      	ldr	r2, [pc, #452]	@ (8008f84 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d03b      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a6f      	ldr	r2, [pc, #444]	@ (8008f88 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d036      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a6e      	ldr	r2, [pc, #440]	@ (8008f8c <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d031      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a6c      	ldr	r2, [pc, #432]	@ (8008f90 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d02c      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a6b      	ldr	r2, [pc, #428]	@ (8008f94 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d027      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a69      	ldr	r2, [pc, #420]	@ (8008f98 <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d022      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a68      	ldr	r2, [pc, #416]	@ (8008f9c <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d01d      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a66      	ldr	r2, [pc, #408]	@ (8008fa0 <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d018      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a65      	ldr	r2, [pc, #404]	@ (8008fa4 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d013      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a63      	ldr	r2, [pc, #396]	@ (8008fa8 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d00e      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a62      	ldr	r2, [pc, #392]	@ (8008fac <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d009      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a60      	ldr	r2, [pc, #384]	@ (8008fb0 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d004      	beq.n	8008e3c <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a5f      	ldr	r2, [pc, #380]	@ (8008fb4 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d101      	bne.n	8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x544>
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	e000      	b.n	8008e42 <HAL_DMAEx_MultiBufferStart_IT+0x546>
 8008e40:	2300      	movs	r3, #0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d01a      	beq.n	8008e7c <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d007      	beq.n	8008e64 <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e62:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d007      	beq.n	8008e7c <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e7a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a35      	ldr	r2, [pc, #212]	@ (8008f58 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d04a      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a34      	ldr	r2, [pc, #208]	@ (8008f5c <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d045      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a32      	ldr	r2, [pc, #200]	@ (8008f60 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d040      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a31      	ldr	r2, [pc, #196]	@ (8008f64 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d03b      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a2f      	ldr	r2, [pc, #188]	@ (8008f68 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d036      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8008f6c <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d031      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a2c      	ldr	r2, [pc, #176]	@ (8008f70 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d02c      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a2b      	ldr	r2, [pc, #172]	@ (8008f74 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d027      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a29      	ldr	r2, [pc, #164]	@ (8008f78 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d022      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a28      	ldr	r2, [pc, #160]	@ (8008f7c <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d01d      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a26      	ldr	r2, [pc, #152]	@ (8008f80 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d018      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a25      	ldr	r2, [pc, #148]	@ (8008f84 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d013      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a23      	ldr	r2, [pc, #140]	@ (8008f88 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d00e      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a22      	ldr	r2, [pc, #136]	@ (8008f8c <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d009      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4a20      	ldr	r2, [pc, #128]	@ (8008f90 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d004      	beq.n	8008f1c <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4a1f      	ldr	r2, [pc, #124]	@ (8008f94 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d108      	bne.n	8008f2e <HAL_DMAEx_MultiBufferStart_IT+0x632>
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f042 0201 	orr.w	r2, r2, #1
 8008f2a:	601a      	str	r2, [r3, #0]
 8008f2c:	e00e      	b.n	8008f4c <HAL_DMAEx_MultiBufferStart_IT+0x650>
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f042 0201 	orr.w	r2, r2, #1
 8008f3c:	601a      	str	r2, [r3, #0]
 8008f3e:	e005      	b.n	8008f4c <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008f46:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return error status */
    status = HAL_ERROR;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008f4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3718      	adds	r7, #24
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	bf00      	nop
 8008f58:	40020010 	.word	0x40020010
 8008f5c:	40020028 	.word	0x40020028
 8008f60:	40020040 	.word	0x40020040
 8008f64:	40020058 	.word	0x40020058
 8008f68:	40020070 	.word	0x40020070
 8008f6c:	40020088 	.word	0x40020088
 8008f70:	400200a0 	.word	0x400200a0
 8008f74:	400200b8 	.word	0x400200b8
 8008f78:	40020410 	.word	0x40020410
 8008f7c:	40020428 	.word	0x40020428
 8008f80:	40020440 	.word	0x40020440
 8008f84:	40020458 	.word	0x40020458
 8008f88:	40020470 	.word	0x40020470
 8008f8c:	40020488 	.word	0x40020488
 8008f90:	400204a0 	.word	0x400204a0
 8008f94:	400204b8 	.word	0x400204b8
 8008f98:	58025408 	.word	0x58025408
 8008f9c:	5802541c 	.word	0x5802541c
 8008fa0:	58025430 	.word	0x58025430
 8008fa4:	58025444 	.word	0x58025444
 8008fa8:	58025458 	.word	0x58025458
 8008fac:	5802546c 	.word	0x5802546c
 8008fb0:	58025480 	.word	0x58025480
 8008fb4:	58025494 	.word	0x58025494

08008fb8 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b085      	sub	sp, #20
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	4613      	mov	r3, r2
 8008fc4:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4a39      	ldr	r2, [pc, #228]	@ (80090b0 <HAL_DMAEx_ChangeMemory+0xf8>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d04a      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a37      	ldr	r2, [pc, #220]	@ (80090b4 <HAL_DMAEx_ChangeMemory+0xfc>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d045      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a36      	ldr	r2, [pc, #216]	@ (80090b8 <HAL_DMAEx_ChangeMemory+0x100>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d040      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a34      	ldr	r2, [pc, #208]	@ (80090bc <HAL_DMAEx_ChangeMemory+0x104>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d03b      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a33      	ldr	r2, [pc, #204]	@ (80090c0 <HAL_DMAEx_ChangeMemory+0x108>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d036      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4a31      	ldr	r2, [pc, #196]	@ (80090c4 <HAL_DMAEx_ChangeMemory+0x10c>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d031      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a30      	ldr	r2, [pc, #192]	@ (80090c8 <HAL_DMAEx_ChangeMemory+0x110>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d02c      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a2e      	ldr	r2, [pc, #184]	@ (80090cc <HAL_DMAEx_ChangeMemory+0x114>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d027      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4a2d      	ldr	r2, [pc, #180]	@ (80090d0 <HAL_DMAEx_ChangeMemory+0x118>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d022      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a2b      	ldr	r2, [pc, #172]	@ (80090d4 <HAL_DMAEx_ChangeMemory+0x11c>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d01d      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a2a      	ldr	r2, [pc, #168]	@ (80090d8 <HAL_DMAEx_ChangeMemory+0x120>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d018      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a28      	ldr	r2, [pc, #160]	@ (80090dc <HAL_DMAEx_ChangeMemory+0x124>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d013      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a27      	ldr	r2, [pc, #156]	@ (80090e0 <HAL_DMAEx_ChangeMemory+0x128>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d00e      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a25      	ldr	r2, [pc, #148]	@ (80090e4 <HAL_DMAEx_ChangeMemory+0x12c>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d009      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a24      	ldr	r2, [pc, #144]	@ (80090e8 <HAL_DMAEx_ChangeMemory+0x130>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d004      	beq.n	8009066 <HAL_DMAEx_ChangeMemory+0xae>
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a22      	ldr	r2, [pc, #136]	@ (80090ec <HAL_DMAEx_ChangeMemory+0x134>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d101      	bne.n	800906a <HAL_DMAEx_ChangeMemory+0xb2>
 8009066:	2301      	movs	r3, #1
 8009068:	e000      	b.n	800906c <HAL_DMAEx_ChangeMemory+0xb4>
 800906a:	2300      	movs	r3, #0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d00c      	beq.n	800908a <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 8009070:	79fb      	ldrb	r3, [r7, #7]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d104      	bne.n	8009080 <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	68ba      	ldr	r2, [r7, #8]
 800907c:	60da      	str	r2, [r3, #12]
 800907e:	e010      	b.n	80090a2 <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68ba      	ldr	r2, [r7, #8]
 8009086:	611a      	str	r2, [r3, #16]
 8009088:	e00b      	b.n	80090a2 <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 800908a:	79fb      	ldrb	r3, [r7, #7]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d104      	bne.n	800909a <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	68ba      	ldr	r2, [r7, #8]
 8009096:	60da      	str	r2, [r3, #12]
 8009098:	e003      	b.n	80090a2 <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	68ba      	ldr	r2, [r7, #8]
 80090a0:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 80090a2:	2300      	movs	r3, #0
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3714      	adds	r7, #20
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	40020010 	.word	0x40020010
 80090b4:	40020028 	.word	0x40020028
 80090b8:	40020040 	.word	0x40020040
 80090bc:	40020058 	.word	0x40020058
 80090c0:	40020070 	.word	0x40020070
 80090c4:	40020088 	.word	0x40020088
 80090c8:	400200a0 	.word	0x400200a0
 80090cc:	400200b8 	.word	0x400200b8
 80090d0:	40020410 	.word	0x40020410
 80090d4:	40020428 	.word	0x40020428
 80090d8:	40020440 	.word	0x40020440
 80090dc:	40020458 	.word	0x40020458
 80090e0:	40020470 	.word	0x40020470
 80090e4:	40020488 	.word	0x40020488
 80090e8:	400204a0 	.word	0x400204a0
 80090ec:	400204b8 	.word	0x400204b8

080090f0 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA Stream.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b085      	sub	sp, #20
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	6039      	str	r1, [r7, #0]
  uint32_t syncSignalID = 0;
 80090fa:	2300      	movs	r3, #0
 80090fc:	60fb      	str	r3, [r7, #12]
  uint32_t syncPolarity = 0;
 80090fe:	2300      	movs	r3, #0
 8009100:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance));
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  if(pSyncConfig->SyncEnable == ENABLE)
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	7a1b      	ldrb	r3, [r3, #8]
 8009106:	2b01      	cmp	r3, #1
 8009108:	d154      	bne.n	80091b4 <HAL_DMAEx_ConfigMuxSync+0xc4>
  {
    assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig->SyncPolarity));

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a4b      	ldr	r2, [pc, #300]	@ (800923c <HAL_DMAEx_ConfigMuxSync+0x14c>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d049      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a49      	ldr	r2, [pc, #292]	@ (8009240 <HAL_DMAEx_ConfigMuxSync+0x150>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d044      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a48      	ldr	r2, [pc, #288]	@ (8009244 <HAL_DMAEx_ConfigMuxSync+0x154>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d03f      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a46      	ldr	r2, [pc, #280]	@ (8009248 <HAL_DMAEx_ConfigMuxSync+0x158>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d03a      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a45      	ldr	r2, [pc, #276]	@ (800924c <HAL_DMAEx_ConfigMuxSync+0x15c>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d035      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a43      	ldr	r2, [pc, #268]	@ (8009250 <HAL_DMAEx_ConfigMuxSync+0x160>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d030      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a42      	ldr	r2, [pc, #264]	@ (8009254 <HAL_DMAEx_ConfigMuxSync+0x164>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d02b      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4a40      	ldr	r2, [pc, #256]	@ (8009258 <HAL_DMAEx_ConfigMuxSync+0x168>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d026      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	4a3f      	ldr	r2, [pc, #252]	@ (800925c <HAL_DMAEx_ConfigMuxSync+0x16c>)
 8009160:	4293      	cmp	r3, r2
 8009162:	d021      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a3d      	ldr	r2, [pc, #244]	@ (8009260 <HAL_DMAEx_ConfigMuxSync+0x170>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d01c      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a3c      	ldr	r2, [pc, #240]	@ (8009264 <HAL_DMAEx_ConfigMuxSync+0x174>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d017      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	4a3a      	ldr	r2, [pc, #232]	@ (8009268 <HAL_DMAEx_ConfigMuxSync+0x178>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d012      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a39      	ldr	r2, [pc, #228]	@ (800926c <HAL_DMAEx_ConfigMuxSync+0x17c>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d00d      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4a37      	ldr	r2, [pc, #220]	@ (8009270 <HAL_DMAEx_ConfigMuxSync+0x180>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d008      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a36      	ldr	r2, [pc, #216]	@ (8009274 <HAL_DMAEx_ConfigMuxSync+0x184>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d003      	beq.n	80091a8 <HAL_DMAEx_ConfigMuxSync+0xb8>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a34      	ldr	r2, [pc, #208]	@ (8009278 <HAL_DMAEx_ConfigMuxSync+0x188>)
 80091a6:	4293      	cmp	r3, r2
    }
    else
    {
      assert_param(IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
    }
    syncSignalID = pSyncConfig->SyncSignalID;
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	60fb      	str	r3, [r7, #12]
    syncPolarity = pSyncConfig->SyncPolarity;
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	60bb      	str	r3, [r7, #8]
  }

  /*Check if the DMA state is ready */
  if(hdma->State == HAL_DMA_STATE_READY)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d131      	bne.n	8009224 <HAL_DMAEx_ConfigMuxSync+0x134>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d101      	bne.n	80091ce <HAL_DMAEx_ConfigMuxSync+0xde>
 80091ca:	2302      	movs	r3, #2
 80091cc:	e02f      	b.n	800922e <HAL_DMAEx_ConfigMuxSync+0x13e>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2201      	movs	r2, #1
 80091d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the synchronization and event generation before applying a new config */
    CLEAR_BIT(hdma->DMAmuxChannel->CCR,(DMAMUX_CxCR_SE | DMAMUX_CxCR_EGE));
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091e0:	f422 3281 	bic.w	r2, r2, #66048	@ 0x10200
 80091e4:	601a      	str	r2, [r3, #0]

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG( hdma->DMAmuxChannel->CCR, \
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	b2d9      	uxtb	r1, r3
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	061a      	lsls	r2, r3, #24
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	68db      	ldr	r3, [r3, #12]
 80091f6:	3b01      	subs	r3, #1
 80091f8:	04db      	lsls	r3, r3, #19
 80091fa:	431a      	orrs	r2, r3
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	431a      	orrs	r2, r3
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	7a1b      	ldrb	r3, [r3, #8]
 8009204:	041b      	lsls	r3, r3, #16
 8009206:	431a      	orrs	r2, r3
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	7a5b      	ldrb	r3, [r3, #9]
 800920c:	025b      	lsls	r3, r3, #9
 800920e:	431a      	orrs	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009214:	430a      	orrs	r2, r1
 8009216:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               syncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)    | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

      /* Process Locked */
    __HAL_UNLOCK(hdma);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8009220:	2300      	movs	r3, #0
 8009222:	e004      	b.n	800922e <HAL_DMAEx_ConfigMuxSync+0x13e>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800922a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return error status */
    return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
  }
}
 800922e:	4618      	mov	r0, r3
 8009230:	3714      	adds	r7, #20
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	40020010 	.word	0x40020010
 8009240:	40020028 	.word	0x40020028
 8009244:	40020040 	.word	0x40020040
 8009248:	40020058 	.word	0x40020058
 800924c:	40020070 	.word	0x40020070
 8009250:	40020088 	.word	0x40020088
 8009254:	400200a0 	.word	0x400200a0
 8009258:	400200b8 	.word	0x400200b8
 800925c:	40020410 	.word	0x40020410
 8009260:	40020428 	.word	0x40020428
 8009264:	40020440 	.word	0x40020440
 8009268:	40020458 	.word	0x40020458
 800926c:	40020470 	.word	0x40020470
 8009270:	40020488 	.word	0x40020488
 8009274:	400204a0 	.word	0x400204a0
 8009278:	400204b8 	.word	0x400204b8

0800927c <HAL_DMAEx_ConfigMuxRequestGenerator>:
  *         contains the request generator parameters.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator (DMA_HandleTypeDef *hdma, HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig)
{
 800927c:	b480      	push	{r7}
 800927e:	b085      	sub	sp, #20
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  HAL_DMA_StateTypeDef temp_state = hdma->State;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800928c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a46      	ldr	r2, [pc, #280]	@ (80093ac <HAL_DMAEx_ConfigMuxRequestGenerator+0x130>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d049      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a44      	ldr	r2, [pc, #272]	@ (80093b0 <HAL_DMAEx_ConfigMuxRequestGenerator+0x134>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d044      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a43      	ldr	r2, [pc, #268]	@ (80093b4 <HAL_DMAEx_ConfigMuxRequestGenerator+0x138>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d03f      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a41      	ldr	r2, [pc, #260]	@ (80093b8 <HAL_DMAEx_ConfigMuxRequestGenerator+0x13c>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d03a      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a40      	ldr	r2, [pc, #256]	@ (80093bc <HAL_DMAEx_ConfigMuxRequestGenerator+0x140>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d035      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a3e      	ldr	r2, [pc, #248]	@ (80093c0 <HAL_DMAEx_ConfigMuxRequestGenerator+0x144>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d030      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a3d      	ldr	r2, [pc, #244]	@ (80093c4 <HAL_DMAEx_ConfigMuxRequestGenerator+0x148>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d02b      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a3b      	ldr	r2, [pc, #236]	@ (80093c8 <HAL_DMAEx_ConfigMuxRequestGenerator+0x14c>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d026      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a3a      	ldr	r2, [pc, #232]	@ (80093cc <HAL_DMAEx_ConfigMuxRequestGenerator+0x150>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d021      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a38      	ldr	r2, [pc, #224]	@ (80093d0 <HAL_DMAEx_ConfigMuxRequestGenerator+0x154>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d01c      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a37      	ldr	r2, [pc, #220]	@ (80093d4 <HAL_DMAEx_ConfigMuxRequestGenerator+0x158>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d017      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a35      	ldr	r2, [pc, #212]	@ (80093d8 <HAL_DMAEx_ConfigMuxRequestGenerator+0x15c>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d012      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a34      	ldr	r2, [pc, #208]	@ (80093dc <HAL_DMAEx_ConfigMuxRequestGenerator+0x160>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d00d      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a32      	ldr	r2, [pc, #200]	@ (80093e0 <HAL_DMAEx_ConfigMuxRequestGenerator+0x164>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d008      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	4a31      	ldr	r2, [pc, #196]	@ (80093e4 <HAL_DMAEx_ConfigMuxRequestGenerator+0x168>)
 8009320:	4293      	cmp	r3, r2
 8009322:	d003      	beq.n	800932c <HAL_DMAEx_ConfigMuxRequestGenerator+0xb0>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a2f      	ldr	r2, [pc, #188]	@ (80093e8 <HAL_DMAEx_ConfigMuxRequestGenerator+0x16c>)
 800932a:	4293      	cmp	r3, r2
  assert_param(IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(pRequestGeneratorConfig->RequestNumber));

  /* check if the DMA state is ready
     and DMA is using a DMAMUX request generator block
  */
  if(hdma->DMAmuxRequestGen == 0U)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009330:	2b00      	cmp	r3, #0
 8009332:	d105      	bne.n	8009340 <HAL_DMAEx_ConfigMuxRequestGenerator+0xc4>
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2240      	movs	r2, #64	@ 0x40
 8009338:	655a      	str	r2, [r3, #84]	@ 0x54

    /* error status */
    status = HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	73fb      	strb	r3, [r7, #15]
 800933e:	e02e      	b.n	800939e <HAL_DMAEx_ConfigMuxRequestGenerator+0x122>
  }
  else if(((hdma->DMAmuxRequestGen->RGCR & DMAMUX_RGxCR_GE) == 0U) && (temp_state == HAL_DMA_STATE_READY))
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800934a:	2b00      	cmp	r3, #0
 800934c:	d121      	bne.n	8009392 <HAL_DMAEx_ConfigMuxRequestGenerator+0x116>
 800934e:	7bbb      	ldrb	r3, [r7, #14]
 8009350:	2b01      	cmp	r3, #1
 8009352:	d11e      	bne.n	8009392 <HAL_DMAEx_ConfigMuxRequestGenerator+0x116>
  {
    /* RequestGenerator must be disable prior to the configuration i.e GE bit is 0 */

    /* Process Locked */
    __HAL_LOCK(hdma);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800935a:	2b01      	cmp	r3, #1
 800935c:	d101      	bne.n	8009362 <HAL_DMAEx_ConfigMuxRequestGenerator+0xe6>
 800935e:	2302      	movs	r3, #2
 8009360:	e01e      	b.n	80093a0 <HAL_DMAEx_ConfigMuxRequestGenerator+0x124>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2201      	movs	r2, #1
 8009366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Set the request generator new parameters */
    hdma->DMAmuxRequestGen->RGCR = pRequestGeneratorConfig->SignalID | \
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
                                  ((pRequestGeneratorConfig->RequestNumber - 1U) << DMAMUX_RGxCR_GNBREQ_Pos)| \
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	3b01      	subs	r3, #1
 8009374:	04db      	lsls	r3, r3, #19
    hdma->DMAmuxRequestGen->RGCR = pRequestGeneratorConfig->SignalID | \
 8009376:	ea42 0103 	orr.w	r1, r2, r3
                                  pRequestGeneratorConfig->Polarity;
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	685a      	ldr	r2, [r3, #4]
    hdma->DMAmuxRequestGen->RGCR = pRequestGeneratorConfig->SignalID | \
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
                                  ((pRequestGeneratorConfig->RequestNumber - 1U) << DMAMUX_RGxCR_GNBREQ_Pos)| \
 8009382:	430a      	orrs	r2, r1
    hdma->DMAmuxRequestGen->RGCR = pRequestGeneratorConfig->SignalID | \
 8009384:	601a      	str	r2, [r3, #0]
    /* Process Locked */
    __HAL_UNLOCK(hdma);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 800938e:	2300      	movs	r3, #0
 8009390:	e006      	b.n	80093a0 <HAL_DMAEx_ConfigMuxRequestGenerator+0x124>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009398:	655a      	str	r2, [r3, #84]	@ 0x54

    /* error status */
    status = HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800939e:	7bfb      	ldrb	r3, [r7, #15]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3714      	adds	r7, #20
 80093a4:	46bd      	mov	sp, r7
 80093a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093aa:	4770      	bx	lr
 80093ac:	40020010 	.word	0x40020010
 80093b0:	40020028 	.word	0x40020028
 80093b4:	40020040 	.word	0x40020040
 80093b8:	40020058 	.word	0x40020058
 80093bc:	40020070 	.word	0x40020070
 80093c0:	40020088 	.word	0x40020088
 80093c4:	400200a0 	.word	0x400200a0
 80093c8:	400200b8 	.word	0x400200b8
 80093cc:	40020410 	.word	0x40020410
 80093d0:	40020428 	.word	0x40020428
 80093d4:	40020440 	.word	0x40020440
 80093d8:	40020458 	.word	0x40020458
 80093dc:	40020470 	.word	0x40020470
 80093e0:	40020488 	.word	0x40020488
 80093e4:	400204a0 	.word	0x400204a0
 80093e8:	400204b8 	.word	0x400204b8

080093ec <HAL_DMAEx_EnableMuxRequestGenerator>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator (DMA_HandleTypeDef *hdma)
{
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance));

  /* check if the DMA state is ready
     and DMA is using a DMAMUX request generator block */
  if((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0U))
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d00d      	beq.n	800941c <HAL_DMAEx_EnableMuxRequestGenerator+0x30>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009404:	2b00      	cmp	r3, #0
 8009406:	d009      	beq.n	800941c <HAL_DMAEx_EnableMuxRequestGenerator+0x30>
  {
    /* Enable the request generator*/
    hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_GE;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800940c:	681a      	ldr	r2, [r3, #0]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009412:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009416:	601a      	str	r2, [r3, #0]

   return HAL_OK;
 8009418:	2300      	movs	r3, #0
 800941a:	e000      	b.n	800941e <HAL_DMAEx_EnableMuxRequestGenerator+0x32>
 }
 else
 {
   return HAL_ERROR;
 800941c:	2301      	movs	r3, #1
 }
}
 800941e:	4618      	mov	r0, r3
 8009420:	370c      	adds	r7, #12
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <HAL_DMAEx_DisableMuxRequestGenerator>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator (DMA_HandleTypeDef *hdma)
{
 800942a:	b480      	push	{r7}
 800942c:	b083      	sub	sp, #12
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance));

  /* check if the DMA state is ready
     and DMA is using a DMAMUX request generator block */
  if((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0U))
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009438:	b2db      	uxtb	r3, r3
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00d      	beq.n	800945a <HAL_DMAEx_DisableMuxRequestGenerator+0x30>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009442:	2b00      	cmp	r3, #0
 8009444:	d009      	beq.n	800945a <HAL_DMAEx_DisableMuxRequestGenerator+0x30>
  {
    /* Disable the request generator*/
    hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_GE;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800944a:	681a      	ldr	r2, [r3, #0]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009450:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009454:	601a      	str	r2, [r3, #0]

   return HAL_OK;
 8009456:	2300      	movs	r3, #0
 8009458:	e000      	b.n	800945c <HAL_DMAEx_DisableMuxRequestGenerator+0x32>
 }
 else
 {
   return HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 }
}
 800945c:	4618      	mov	r0, r3
 800945e:	370c      	adds	r7, #12
 8009460:	46bd      	mov	sp, r7
 8009462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009466:	4770      	bx	lr

08009468 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009474:	681a      	ldr	r2, [r3, #0]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800947a:	4013      	ands	r3, r2
 800947c:	2b00      	cmp	r3, #0
 800947e:	d01a      	beq.n	80094b6 <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800948a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800948e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009498:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800949e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	655a      	str	r2, [r3, #84]	@ 0x54

    if(hdma->XferErrorCallback != NULL)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d003      	beq.n	80094b6 <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	4798      	blx	r3
    }
  }

  if(hdma->DMAmuxRequestGen != 0)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d022      	beq.n	8009504 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
   /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094c8:	4013      	ands	r3, r2
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d01a      	beq.n	8009504 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094dc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80094e6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094ec:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	655a      	str	r2, [r3, #84]	@ 0x54

      if(hdma->XferErrorCallback != NULL)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d003      	beq.n	8009504 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	4798      	blx	r3
      }
    }
  }
}
 8009504:	bf00      	nop
 8009506:	3708      	adds	r7, #8
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800950c:	b480      	push	{r7}
 800950e:	b085      	sub	sp, #20
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
 8009518:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a46      	ldr	r2, [pc, #280]	@ (8009638 <DMA_MultiBufferSetConfig+0x12c>)
 8009520:	4293      	cmp	r3, r2
 8009522:	d04a      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a44      	ldr	r2, [pc, #272]	@ (800963c <DMA_MultiBufferSetConfig+0x130>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d045      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a43      	ldr	r2, [pc, #268]	@ (8009640 <DMA_MultiBufferSetConfig+0x134>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d040      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a41      	ldr	r2, [pc, #260]	@ (8009644 <DMA_MultiBufferSetConfig+0x138>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d03b      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a40      	ldr	r2, [pc, #256]	@ (8009648 <DMA_MultiBufferSetConfig+0x13c>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d036      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a3e      	ldr	r2, [pc, #248]	@ (800964c <DMA_MultiBufferSetConfig+0x140>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d031      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4a3d      	ldr	r2, [pc, #244]	@ (8009650 <DMA_MultiBufferSetConfig+0x144>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d02c      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a3b      	ldr	r2, [pc, #236]	@ (8009654 <DMA_MultiBufferSetConfig+0x148>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d027      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a3a      	ldr	r2, [pc, #232]	@ (8009658 <DMA_MultiBufferSetConfig+0x14c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d022      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a38      	ldr	r2, [pc, #224]	@ (800965c <DMA_MultiBufferSetConfig+0x150>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d01d      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a37      	ldr	r2, [pc, #220]	@ (8009660 <DMA_MultiBufferSetConfig+0x154>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d018      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a35      	ldr	r2, [pc, #212]	@ (8009664 <DMA_MultiBufferSetConfig+0x158>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d013      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a34      	ldr	r2, [pc, #208]	@ (8009668 <DMA_MultiBufferSetConfig+0x15c>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d00e      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a32      	ldr	r2, [pc, #200]	@ (800966c <DMA_MultiBufferSetConfig+0x160>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d009      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a31      	ldr	r2, [pc, #196]	@ (8009670 <DMA_MultiBufferSetConfig+0x164>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d004      	beq.n	80095ba <DMA_MultiBufferSetConfig+0xae>
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a2f      	ldr	r2, [pc, #188]	@ (8009674 <DMA_MultiBufferSetConfig+0x168>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d101      	bne.n	80095be <DMA_MultiBufferSetConfig+0xb2>
 80095ba:	2301      	movs	r3, #1
 80095bc:	e000      	b.n	80095c0 <DMA_MultiBufferSetConfig+0xb4>
 80095be:	2300      	movs	r3, #0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d019      	beq.n	80095f8 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	683a      	ldr	r2, [r7, #0]
 80095ca:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	2b40      	cmp	r3, #64	@ 0x40
 80095d2:	d108      	bne.n	80095e6 <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	687a      	ldr	r2, [r7, #4]
 80095da:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	68ba      	ldr	r2, [r7, #8]
 80095e2:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 80095e4:	e021      	b.n	800962a <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	68ba      	ldr	r2, [r7, #8]
 80095ec:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	687a      	ldr	r2, [r7, #4]
 80095f4:	60da      	str	r2, [r3, #12]
}
 80095f6:	e018      	b.n	800962a <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	683a      	ldr	r2, [r7, #0]
 80095fe:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	2b40      	cmp	r3, #64	@ 0x40
 8009606:	d108      	bne.n	800961a <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	687a      	ldr	r2, [r7, #4]
 800960e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68ba      	ldr	r2, [r7, #8]
 8009616:	60da      	str	r2, [r3, #12]
}
 8009618:	e007      	b.n	800962a <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	687a      	ldr	r2, [r7, #4]
 8009628:	60da      	str	r2, [r3, #12]
}
 800962a:	bf00      	nop
 800962c:	3714      	adds	r7, #20
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	40020010 	.word	0x40020010
 800963c:	40020028 	.word	0x40020028
 8009640:	40020040 	.word	0x40020040
 8009644:	40020058 	.word	0x40020058
 8009648:	40020070 	.word	0x40020070
 800964c:	40020088 	.word	0x40020088
 8009650:	400200a0 	.word	0x400200a0
 8009654:	400200b8 	.word	0x400200b8
 8009658:	40020410 	.word	0x40020410
 800965c:	40020428 	.word	0x40020428
 8009660:	40020440 	.word	0x40020440
 8009664:	40020458 	.word	0x40020458
 8009668:	40020470 	.word	0x40020470
 800966c:	40020488 	.word	0x40020488
 8009670:	400204a0 	.word	0x400204a0
 8009674:	400204b8 	.word	0x400204b8

08009678 <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 8009678:	b480      	push	{r7}
 800967a:	b089      	sub	sp, #36	@ 0x24
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	6039      	str	r1, [r7, #0]
  uint32_t maskline;
  uint32_t offset;
  uint32_t pcrlinepos;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d002      	beq.n	800968e <HAL_EXTI_SetConfigLine+0x16>
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d101      	bne.n	8009692 <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	e109      	b.n	80098a6 <HAL_EXTI_SetConfigLine+0x22e>
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	601a      	str	r2, [r3, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	0c1b      	lsrs	r3, r3, #16
 80096a0:	f003 0303 	and.w	r3, r3, #3
 80096a4:	613b      	str	r3, [r7, #16]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 031f 	and.w	r3, r3, #31
 80096ae:	60fb      	str	r3, [r7, #12]
  maskline = (1UL << linepos);
 80096b0:	2201      	movs	r2, #1
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	fa02 f303 	lsl.w	r3, r2, r3
 80096b8:	60bb      	str	r3, [r7, #8]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00U)
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d064      	beq.n	8009790 <HAL_EXTI_SetConfigLine+0x118>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	015b      	lsls	r3, r3, #5
 80096ca:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 80096ce:	61fb      	str	r3, [r7, #28]
    regval = *regaddr;
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	61bb      	str	r3, [r7, #24]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00U)
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	f003 0301 	and.w	r3, r3, #1
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d004      	beq.n	80096ec <HAL_EXTI_SetConfigLine+0x74>
    {
      regval |= maskline;
 80096e2:	69ba      	ldr	r2, [r7, #24]
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	4313      	orrs	r3, r2
 80096e8:	61bb      	str	r3, [r7, #24]
 80096ea:	e004      	b.n	80096f6 <HAL_EXTI_SetConfigLine+0x7e>
    }
    else
    {
      regval &= ~maskline;
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	43db      	mvns	r3, r3
 80096f0:	69ba      	ldr	r2, [r7, #24]
 80096f2:	4013      	ands	r3, r2
 80096f4:	61bb      	str	r3, [r7, #24]
    }

    /* Store rising trigger mode */
    *regaddr = regval;
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	69ba      	ldr	r2, [r7, #24]
 80096fa:	601a      	str	r2, [r3, #0]

    /* Configure falling trigger */
    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	015a      	lsls	r2, r3, #5
 8009700:	4b6c      	ldr	r3, [pc, #432]	@ (80098b4 <HAL_EXTI_SetConfigLine+0x23c>)
 8009702:	4413      	add	r3, r2
 8009704:	61fb      	str	r3, [r7, #28]
    regval = *regaddr;
 8009706:	69fb      	ldr	r3, [r7, #28]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	61bb      	str	r3, [r7, #24]

    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00U)
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f003 0302 	and.w	r3, r3, #2
 8009714:	2b00      	cmp	r3, #0
 8009716:	d004      	beq.n	8009722 <HAL_EXTI_SetConfigLine+0xaa>
    {
      regval |= maskline;
 8009718:	69ba      	ldr	r2, [r7, #24]
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	4313      	orrs	r3, r2
 800971e:	61bb      	str	r3, [r7, #24]
 8009720:	e004      	b.n	800972c <HAL_EXTI_SetConfigLine+0xb4>
    }
    else
    {
      regval &= ~maskline;
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	43db      	mvns	r3, r3
 8009726:	69ba      	ldr	r2, [r7, #24]
 8009728:	4013      	ands	r3, r2
 800972a:	61bb      	str	r3, [r7, #24]
    }

    /* Store falling trigger mode */
    *regaddr = regval;
 800972c:	69fb      	ldr	r3, [r7, #28]
 800972e:	69ba      	ldr	r2, [r7, #24]
 8009730:	601a      	str	r2, [r3, #0]

    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800973a:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 800973e:	d127      	bne.n	8009790 <HAL_EXTI_SetConfigLine+0x118>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL];
 8009740:	4a5d      	ldr	r2, [pc, #372]	@ (80098b8 <HAL_EXTI_SetConfigLine+0x240>)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	089b      	lsrs	r3, r3, #2
 8009746:	f003 0303 	and.w	r3, r3, #3
 800974a:	3302      	adds	r3, #2
 800974c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009750:	61bb      	str	r3, [r7, #24]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f003 0303 	and.w	r3, r3, #3
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	220f      	movs	r2, #15
 800975c:	fa02 f303 	lsl.w	r3, r2, r3
 8009760:	43db      	mvns	r3, r3
 8009762:	69ba      	ldr	r2, [r7, #24]
 8009764:	4013      	ands	r3, r2
 8009766:	61bb      	str	r3, [r7, #24]
      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	68da      	ldr	r2, [r3, #12]
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	f003 0303 	and.w	r3, r3, #3
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	fa02 f303 	lsl.w	r3, r2, r3
 8009778:	69ba      	ldr	r2, [r7, #24]
 800977a:	4313      	orrs	r3, r2
 800977c:	61bb      	str	r3, [r7, #24]
      SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL] = regval;
 800977e:	494e      	ldr	r1, [pc, #312]	@ (80098b8 <HAL_EXTI_SetConfigLine+0x240>)
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	089b      	lsrs	r3, r3, #2
 8009784:	f003 0303 	and.w	r3, r3, #3
 8009788:	3302      	adds	r3, #2
 800978a:	69ba      	ldr	r2, [r7, #24]
 800978c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* Configure interrupt mode : read current mode */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	011a      	lsls	r2, r3, #4
 8009794:	4b49      	ldr	r3, [pc, #292]	@ (80098bc <HAL_EXTI_SetConfigLine+0x244>)
 8009796:	4413      	add	r3, r2
 8009798:	61fb      	str	r3, [r7, #28]
  regval = *regaddr;
 800979a:	69fb      	ldr	r3, [r7, #28]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	61bb      	str	r3, [r7, #24]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00U)
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	f003 0301 	and.w	r3, r3, #1
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d004      	beq.n	80097b6 <HAL_EXTI_SetConfigLine+0x13e>
  {
    regval |= maskline;
 80097ac:	69ba      	ldr	r2, [r7, #24]
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	61bb      	str	r3, [r7, #24]
 80097b4:	e004      	b.n	80097c0 <HAL_EXTI_SetConfigLine+0x148>
  }
  else
  {
    regval &= ~maskline;
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	43db      	mvns	r3, r3
 80097ba:	69ba      	ldr	r2, [r7, #24]
 80097bc:	4013      	ands	r3, r2
 80097be:	61bb      	str	r3, [r7, #24]
  }

  /* Store interrupt mode */
  *regaddr = regval;
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	69ba      	ldr	r2, [r7, #24]
 80097c4:	601a      	str	r2, [r3, #0]

  /* The event mode cannot be configured if the line does not support it */
  assert_param(((pExtiConfig->Line & EXTI_EVENT) == EXTI_EVENT) || ((pExtiConfig->Mode & EXTI_MODE_EVENT) != EXTI_MODE_EVENT));

  /* Configure event mode : read current mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	011a      	lsls	r2, r3, #4
 80097ca:	4b3d      	ldr	r3, [pc, #244]	@ (80098c0 <HAL_EXTI_SetConfigLine+0x248>)
 80097cc:	4413      	add	r3, r2
 80097ce:	61fb      	str	r3, [r7, #28]
  regval = *regaddr;
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	61bb      	str	r3, [r7, #24]

  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00U)
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	f003 0302 	and.w	r3, r3, #2
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d004      	beq.n	80097ec <HAL_EXTI_SetConfigLine+0x174>
  {
    regval |= maskline;
 80097e2:	69ba      	ldr	r2, [r7, #24]
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	61bb      	str	r3, [r7, #24]
 80097ea:	e004      	b.n	80097f6 <HAL_EXTI_SetConfigLine+0x17e>
  }
  else
  {
    regval &= ~maskline;
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	43db      	mvns	r3, r3
 80097f0:	69ba      	ldr	r2, [r7, #24]
 80097f2:	4013      	ands	r3, r2
 80097f4:	61bb      	str	r3, [r7, #24]
  }

  /* Store event mode */
  *regaddr = regval;
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	69ba      	ldr	r2, [r7, #24]
 80097fa:	601a      	str	r2, [r3, #0]
  /* Store event mode */
  *regaddr = regval;
#endif /* DUAL_CORE */

  /* Configure the D3 PendClear source in case of Wakeup target is Any */
  if ((pExtiConfig->Line & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL)
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009804:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009808:	d14c      	bne.n	80098a4 <HAL_EXTI_SetConfigLine+0x22c>
  {
    assert_param(IS_EXTI_D3_PENDCLR_SRC(pExtiConfig->PendClearSource));

    /*Calc the PMR register address for the given line */
    regaddr = (__IO uint32_t *)(&EXTI->D3PMR1 + (EXTI_CONFIG_OFFSET * offset));
 800980a:	693b      	ldr	r3, [r7, #16]
 800980c:	015a      	lsls	r2, r3, #5
 800980e:	4b2d      	ldr	r3, [pc, #180]	@ (80098c4 <HAL_EXTI_SetConfigLine+0x24c>)
 8009810:	4413      	add	r3, r2
 8009812:	61fb      	str	r3, [r7, #28]
    regval = *regaddr;
 8009814:	69fb      	ldr	r3, [r7, #28]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	61bb      	str	r3, [r7, #24]

    if(pExtiConfig->PendClearSource == EXTI_D3_PENDCLR_SRC_NONE)
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	691b      	ldr	r3, [r3, #16]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d108      	bne.n	8009834 <HAL_EXTI_SetConfigLine+0x1bc>
    {
      /* Clear D3PMRx register for the given line */
      regval &= ~maskline;
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	43db      	mvns	r3, r3
 8009826:	69ba      	ldr	r2, [r7, #24]
 8009828:	4013      	ands	r3, r2
 800982a:	61bb      	str	r3, [r7, #24]
      /* Store D3PMRx register value */
      *regaddr = regval;
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	69ba      	ldr	r2, [r7, #24]
 8009830:	601a      	str	r2, [r3, #0]
 8009832:	e037      	b.n	80098a4 <HAL_EXTI_SetConfigLine+0x22c>
    }
    else
    {
      /* Set D3PMRx register to 1 for the given line */
      regval |= maskline;
 8009834:	69ba      	ldr	r2, [r7, #24]
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	4313      	orrs	r3, r2
 800983a:	61bb      	str	r3, [r7, #24]
      /* Store D3PMRx register value */
      *regaddr = regval;
 800983c:	69fb      	ldr	r3, [r7, #28]
 800983e:	69ba      	ldr	r2, [r7, #24]
 8009840:	601a      	str	r2, [r3, #0]

      if(linepos < 16UL)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2b0f      	cmp	r3, #15
 8009846:	d80a      	bhi.n	800985e <HAL_EXTI_SetConfigLine+0x1e6>
      {
        regaddr = (__IO uint32_t *)(&EXTI->D3PCR1L + (EXTI_CONFIG_OFFSET * offset));
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	015a      	lsls	r2, r3, #5
 800984c:	4b1e      	ldr	r3, [pc, #120]	@ (80098c8 <HAL_EXTI_SetConfigLine+0x250>)
 800984e:	4413      	add	r3, r2
 8009850:	61fb      	str	r3, [r7, #28]
        pcrlinepos = 1UL << linepos;
 8009852:	2201      	movs	r2, #1
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	fa02 f303 	lsl.w	r3, r2, r3
 800985a:	617b      	str	r3, [r7, #20]
 800985c:	e00a      	b.n	8009874 <HAL_EXTI_SetConfigLine+0x1fc>
      }
      else
      {
        regaddr = (__IO uint32_t *)(&EXTI->D3PCR1H + (EXTI_CONFIG_OFFSET * offset));
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	015a      	lsls	r2, r3, #5
 8009862:	4b1a      	ldr	r3, [pc, #104]	@ (80098cc <HAL_EXTI_SetConfigLine+0x254>)
 8009864:	4413      	add	r3, r2
 8009866:	61fb      	str	r3, [r7, #28]
        pcrlinepos = 1UL << (linepos - 16UL);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	3b10      	subs	r3, #16
 800986c:	2201      	movs	r2, #1
 800986e:	fa02 f303 	lsl.w	r3, r2, r3
 8009872:	617b      	str	r3, [r7, #20]
      }

      regval = (*regaddr & (~(pcrlinepos * pcrlinepos * 3UL))) | (pcrlinepos * pcrlinepos * (pExtiConfig->PendClearSource - 1UL));
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	6819      	ldr	r1, [r3, #0]
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	fb03 f203 	mul.w	r2, r3, r3
 800987e:	4613      	mov	r3, r2
 8009880:	005b      	lsls	r3, r3, #1
 8009882:	4413      	add	r3, r2
 8009884:	43db      	mvns	r3, r3
 8009886:	ea01 0203 	and.w	r2, r1, r3
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	fb03 f303 	mul.w	r3, r3, r3
 8009890:	6839      	ldr	r1, [r7, #0]
 8009892:	6909      	ldr	r1, [r1, #16]
 8009894:	3901      	subs	r1, #1
 8009896:	fb01 f303 	mul.w	r3, r1, r3
 800989a:	4313      	orrs	r3, r2
 800989c:	61bb      	str	r3, [r7, #24]
      *regaddr = regval;
 800989e:	69fb      	ldr	r3, [r7, #28]
 80098a0:	69ba      	ldr	r2, [r7, #24]
 80098a2:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3724      	adds	r7, #36	@ 0x24
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	58000004 	.word	0x58000004
 80098b8:	58000400 	.word	0x58000400
 80098bc:	58000080 	.word	0x58000080
 80098c0:	58000084 	.word	0x58000084
 80098c4:	5800000c 	.word	0x5800000c
 80098c8:	58000010 	.word	0x58000010
 80098cc:	58000014 	.word	0x58000014

080098d0 <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b089      	sub	sp, #36	@ 0x24
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  uint32_t maskline;
  uint32_t offset;
  uint32_t pcrlinepos;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d002      	beq.n	80098e6 <HAL_EXTI_GetConfigLine+0x16>
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d101      	bne.n	80098ea <HAL_EXTI_GetConfigLine+0x1a>
  {
    return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e0c4      	b.n	8009a74 <HAL_EXTI_GetConfigLine+0x1a4>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configuration structure */
  pExtiConfig->Line = hexti->Line;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	601a      	str	r2, [r3, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	0c1b      	lsrs	r3, r3, #16
 80098f8:	f003 0303 	and.w	r3, r3, #3
 80098fc:	617b      	str	r3, [r7, #20]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f003 031f 	and.w	r3, r3, #31
 8009906:	613b      	str	r3, [r7, #16]
  maskline = (1UL << linepos);
 8009908:	2201      	movs	r2, #1
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	fa02 f303 	lsl.w	r3, r2, r3
 8009910:	60fb      	str	r3, [r7, #12]

  /* 1] Get core mode : interrupt */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	011a      	lsls	r2, r3, #4
 8009916:	4b5a      	ldr	r3, [pc, #360]	@ (8009a80 <HAL_EXTI_GetConfigLine+0x1b0>)
 8009918:	4413      	add	r3, r2
 800991a:	61fb      	str	r3, [r7, #28]
  regval = *regaddr;
 800991c:	69fb      	ldr	r3, [r7, #28]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	60bb      	str	r3, [r7, #8]

  pExtiConfig->Mode = EXTI_MODE_NONE;
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	2200      	movs	r2, #0
 8009926:	605a      	str	r2, [r3, #4]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0x00U)
 8009928:	68ba      	ldr	r2, [r7, #8]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	4013      	ands	r3, r2
 800992e:	2b00      	cmp	r3, #0
 8009930:	d002      	beq.n	8009938 <HAL_EXTI_GetConfigLine+0x68>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	2201      	movs	r2, #1
 8009936:	605a      	str	r2, [r3, #4]
  }

  /* Get event mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	011a      	lsls	r2, r3, #4
 800993c:	4b51      	ldr	r3, [pc, #324]	@ (8009a84 <HAL_EXTI_GetConfigLine+0x1b4>)
 800993e:	4413      	add	r3, r2
 8009940:	61fb      	str	r3, [r7, #28]
  regval = *regaddr;
 8009942:	69fb      	ldr	r3, [r7, #28]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	60bb      	str	r3, [r7, #8]

  /* Check if selected line is enable */
  if ((regval & maskline) != 0x00U)
 8009948:	68ba      	ldr	r2, [r7, #8]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	4013      	ands	r3, r2
 800994e:	2b00      	cmp	r3, #0
 8009950:	d005      	beq.n	800995e <HAL_EXTI_GetConfigLine+0x8e>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	f043 0202 	orr.w	r2, r3, #2
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	605a      	str	r2, [r3, #4]
    pExtiConfig->Mode |= EXTI_MODE_CORE2_EVENT;
  }
#endif /*DUAL_CORE*/

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2200      	movs	r2, #0
 8009962:	609a      	str	r2, [r3, #8]
  pExtiConfig->GPIOSel = 0x00U;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	2200      	movs	r2, #0
 8009968:	60da      	str	r2, [r3, #12]

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00U)
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009972:	2b00      	cmp	r3, #0
 8009974:	d03d      	beq.n	80099f2 <HAL_EXTI_GetConfigLine+0x122>
  {
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	015b      	lsls	r3, r3, #5
 800997a:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 800997e:	61fb      	str	r3, [r7, #28]
    regval = *regaddr;
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	60bb      	str	r3, [r7, #8]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0x00U)
 8009986:	68ba      	ldr	r2, [r7, #8]
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	4013      	ands	r3, r2
 800998c:	2b00      	cmp	r3, #0
 800998e:	d002      	beq.n	8009996 <HAL_EXTI_GetConfigLine+0xc6>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	2201      	movs	r2, #1
 8009994:	609a      	str	r2, [r3, #8]
    }

    /* Get falling configuration */
    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	015a      	lsls	r2, r3, #5
 800999a:	4b3b      	ldr	r3, [pc, #236]	@ (8009a88 <HAL_EXTI_GetConfigLine+0x1b8>)
 800999c:	4413      	add	r3, r2
 800999e:	61fb      	str	r3, [r7, #28]
    regval = *regaddr;
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	60bb      	str	r3, [r7, #8]

    /* Check if configuration of selected line is enable */
    if ((regval & maskline) != 0x00U)
 80099a6:	68ba      	ldr	r2, [r7, #8]
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	4013      	ands	r3, r2
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d005      	beq.n	80099bc <HAL_EXTI_GetConfigLine+0xec>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	f043 0202 	orr.w	r2, r3, #2
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	609a      	str	r2, [r3, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80099c4:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80099c8:	d113      	bne.n	80099f2 <HAL_EXTI_GetConfigLine+0x122>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL];
 80099ca:	4a30      	ldr	r2, [pc, #192]	@ (8009a8c <HAL_EXTI_GetConfigLine+0x1bc>)
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	089b      	lsrs	r3, r3, #2
 80099d0:	f003 0303 	and.w	r3, r3, #3
 80099d4:	3302      	adds	r3, #2
 80099d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099da:	60bb      	str	r3, [r7, #8]
      pExtiConfig->GPIOSel = (regval >> (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & SYSCFG_EXTICR1_EXTI0;
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	f003 0303 	and.w	r3, r3, #3
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	fa22 f303 	lsr.w	r3, r2, r3
 80099ea:	f003 020f 	and.w	r2, r3, #15
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get default Pend Clear Source */
  pExtiConfig->PendClearSource = EXTI_D3_PENDCLR_SRC_NONE;
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	2200      	movs	r2, #0
 80099f6:	611a      	str	r2, [r3, #16]

  /* 3] Get D3 Pend Clear source */
  if ((pExtiConfig->Line & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL)
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009a00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009a04:	d135      	bne.n	8009a72 <HAL_EXTI_GetConfigLine+0x1a2>
  {
    regaddr = (__IO uint32_t *)(&EXTI->D3PMR1 + (EXTI_CONFIG_OFFSET * offset));
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	015a      	lsls	r2, r3, #5
 8009a0a:	4b21      	ldr	r3, [pc, #132]	@ (8009a90 <HAL_EXTI_GetConfigLine+0x1c0>)
 8009a0c:	4413      	add	r3, r2
 8009a0e:	61fb      	str	r3, [r7, #28]
    if(((*regaddr) & linepos) != 0UL)
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	4013      	ands	r3, r2
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d02a      	beq.n	8009a72 <HAL_EXTI_GetConfigLine+0x1a2>
    {
      /* if wakeup target is any and PMR set, the read pend clear source from  D3PCRxL/H */
      if(linepos < 16UL)
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	2b0f      	cmp	r3, #15
 8009a20:	d80a      	bhi.n	8009a38 <HAL_EXTI_GetConfigLine+0x168>
      {
        regaddr = (__IO uint32_t *)(&EXTI->D3PCR1L + (EXTI_CONFIG_OFFSET * offset));
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	015a      	lsls	r2, r3, #5
 8009a26:	4b1b      	ldr	r3, [pc, #108]	@ (8009a94 <HAL_EXTI_GetConfigLine+0x1c4>)
 8009a28:	4413      	add	r3, r2
 8009a2a:	61fb      	str	r3, [r7, #28]
        pcrlinepos = 1UL << linepos;
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	fa02 f303 	lsl.w	r3, r2, r3
 8009a34:	61bb      	str	r3, [r7, #24]
 8009a36:	e00a      	b.n	8009a4e <HAL_EXTI_GetConfigLine+0x17e>
      }
      else
      {
        regaddr = (__IO uint32_t *)(&EXTI->D3PCR1H + (EXTI_CONFIG_OFFSET * offset));
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	015a      	lsls	r2, r3, #5
 8009a3c:	4b16      	ldr	r3, [pc, #88]	@ (8009a98 <HAL_EXTI_GetConfigLine+0x1c8>)
 8009a3e:	4413      	add	r3, r2
 8009a40:	61fb      	str	r3, [r7, #28]
        pcrlinepos = 1UL << (linepos - 16UL);
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	3b10      	subs	r3, #16
 8009a46:	2201      	movs	r2, #1
 8009a48:	fa02 f303 	lsl.w	r3, r2, r3
 8009a4c:	61bb      	str	r3, [r7, #24]
      }

      pExtiConfig->PendClearSource = 1UL + ((*regaddr & (pcrlinepos * pcrlinepos * 3UL)) / (pcrlinepos * pcrlinepos));
 8009a4e:	69fb      	ldr	r3, [r7, #28]
 8009a50:	6819      	ldr	r1, [r3, #0]
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	fb03 f203 	mul.w	r2, r3, r3
 8009a58:	4613      	mov	r3, r2
 8009a5a:	005b      	lsls	r3, r3, #1
 8009a5c:	4413      	add	r3, r2
 8009a5e:	ea01 0203 	and.w	r2, r1, r3
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	fb03 f303 	mul.w	r3, r3, r3
 8009a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a6c:	1c5a      	adds	r2, r3, #1
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 8009a72:	2300      	movs	r3, #0
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3724      	adds	r7, #36	@ 0x24
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr
 8009a80:	58000080 	.word	0x58000080
 8009a84:	58000084 	.word	0x58000084
 8009a88:	58000004 	.word	0x58000004
 8009a8c:	58000400 	.word	0x58000400
 8009a90:	5800000c 	.word	0x5800000c
 8009a94:	58000010 	.word	0x58000010
 8009a98:	58000014 	.word	0x58000014

08009a9c <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(const EXTI_HandleTypeDef *hexti)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b089      	sub	sp, #36	@ 0x24
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  uint32_t maskline;
  uint32_t offset;
  uint32_t pcrlinepos;

  /* Check null pointer */
  if (hexti == NULL)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d101      	bne.n	8009aae <HAL_EXTI_ClearConfigLine+0x12>
  {
    return HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	e0ab      	b.n	8009c06 <HAL_EXTI_ClearConfigLine+0x16a>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	0c1b      	lsrs	r3, r3, #16
 8009ab4:	f003 0303 	and.w	r3, r3, #3
 8009ab8:	617b      	str	r3, [r7, #20]
  linepos = (hexti->Line & EXTI_PIN_MASK);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f003 031f 	and.w	r3, r3, #31
 8009ac2:	613b      	str	r3, [r7, #16]
  maskline = (1UL << linepos);
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8009acc:	60fb      	str	r3, [r7, #12]

  /* 1] Clear interrupt mode */
  regaddr = (__IO uint32_t *)(&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	011a      	lsls	r2, r3, #4
 8009ad2:	4b50      	ldr	r3, [pc, #320]	@ (8009c14 <HAL_EXTI_ClearConfigLine+0x178>)
 8009ad4:	4413      	add	r3, r2
 8009ad6:	61fb      	str	r3, [r7, #28]
  regval = (*regaddr & ~maskline);
 8009ad8:	69fb      	ldr	r3, [r7, #28]
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	43db      	mvns	r3, r3
 8009ae0:	4013      	ands	r3, r2
 8009ae2:	60bb      	str	r3, [r7, #8]
  *regaddr = regval;
 8009ae4:	69fb      	ldr	r3, [r7, #28]
 8009ae6:	68ba      	ldr	r2, [r7, #8]
 8009ae8:	601a      	str	r2, [r3, #0]

  /* 2] Clear event mode */
  regaddr = (__IO uint32_t *)(&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	011a      	lsls	r2, r3, #4
 8009aee:	4b4a      	ldr	r3, [pc, #296]	@ (8009c18 <HAL_EXTI_ClearConfigLine+0x17c>)
 8009af0:	4413      	add	r3, r2
 8009af2:	61fb      	str	r3, [r7, #28]
  regval = (*regaddr & ~maskline);
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	43db      	mvns	r3, r3
 8009afc:	4013      	ands	r3, r2
 8009afe:	60bb      	str	r3, [r7, #8]
  *regaddr = regval;
 8009b00:	69fb      	ldr	r3, [r7, #28]
 8009b02:	68ba      	ldr	r2, [r7, #8]
 8009b04:	601a      	str	r2, [r3, #0]
  regval = (*regaddr & ~maskline);
  *regaddr = regval;
#endif /* DUAL_CORE */

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00U)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d03f      	beq.n	8009b92 <HAL_EXTI_ClearConfigLine+0xf6>
  {
    regaddr = (__IO uint32_t *)(&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	015b      	lsls	r3, r3, #5
 8009b16:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8009b1a:	61fb      	str	r3, [r7, #28]
    regval = (*regaddr & ~maskline);
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	43db      	mvns	r3, r3
 8009b24:	4013      	ands	r3, r2
 8009b26:	60bb      	str	r3, [r7, #8]
    *regaddr = regval;
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	68ba      	ldr	r2, [r7, #8]
 8009b2c:	601a      	str	r2, [r3, #0]

    regaddr = (__IO uint32_t *)(&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	015a      	lsls	r2, r3, #5
 8009b32:	4b3a      	ldr	r3, [pc, #232]	@ (8009c1c <HAL_EXTI_ClearConfigLine+0x180>)
 8009b34:	4413      	add	r3, r2
 8009b36:	61fb      	str	r3, [r7, #28]
    regval = (*regaddr & ~maskline);
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	681a      	ldr	r2, [r3, #0]
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	43db      	mvns	r3, r3
 8009b40:	4013      	ands	r3, r2
 8009b42:	60bb      	str	r3, [r7, #8]
    *regaddr = regval;
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	68ba      	ldr	r2, [r7, #8]
 8009b48:	601a      	str	r2, [r3, #0]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8009b52:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8009b56:	d11c      	bne.n	8009b92 <HAL_EXTI_ClearConfigLine+0xf6>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL];
 8009b58:	4a31      	ldr	r2, [pc, #196]	@ (8009c20 <HAL_EXTI_ClearConfigLine+0x184>)
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	089b      	lsrs	r3, r3, #2
 8009b5e:	f003 0303 	and.w	r3, r3, #3
 8009b62:	3302      	adds	r3, #2
 8009b64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b68:	60bb      	str	r3, [r7, #8]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03UL)));
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	f003 0303 	and.w	r3, r3, #3
 8009b70:	009b      	lsls	r3, r3, #2
 8009b72:	220f      	movs	r2, #15
 8009b74:	fa02 f303 	lsl.w	r3, r2, r3
 8009b78:	43db      	mvns	r3, r3
 8009b7a:	68ba      	ldr	r2, [r7, #8]
 8009b7c:	4013      	ands	r3, r2
 8009b7e:	60bb      	str	r3, [r7, #8]
      SYSCFG->EXTICR[(linepos >> 2U) & 0x03UL] = regval;
 8009b80:	4927      	ldr	r1, [pc, #156]	@ (8009c20 <HAL_EXTI_ClearConfigLine+0x184>)
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	089b      	lsrs	r3, r3, #2
 8009b86:	f003 0303 	and.w	r3, r3, #3
 8009b8a:	3302      	adds	r3, #2
 8009b8c:	68ba      	ldr	r2, [r7, #8]
 8009b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* 4] Clear D3 Config lines */
  if ((hexti->Line & EXTI_TARGET_MASK) == EXTI_TARGET_MSK_ALL)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009b9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009b9e:	d131      	bne.n	8009c04 <HAL_EXTI_ClearConfigLine+0x168>
  {
    regaddr = (__IO uint32_t *)(&EXTI->D3PMR1 + (EXTI_CONFIG_OFFSET * offset));
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	015a      	lsls	r2, r3, #5
 8009ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8009c24 <HAL_EXTI_ClearConfigLine+0x188>)
 8009ba6:	4413      	add	r3, r2
 8009ba8:	61fb      	str	r3, [r7, #28]
    *regaddr = (*regaddr & ~maskline);
 8009baa:	69fb      	ldr	r3, [r7, #28]
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	43db      	mvns	r3, r3
 8009bb2:	401a      	ands	r2, r3
 8009bb4:	69fb      	ldr	r3, [r7, #28]
 8009bb6:	601a      	str	r2, [r3, #0]

    if(linepos < 16UL)
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	2b0f      	cmp	r3, #15
 8009bbc:	d80a      	bhi.n	8009bd4 <HAL_EXTI_ClearConfigLine+0x138>
    {
      regaddr = (__IO uint32_t *)(&EXTI->D3PCR1L + (EXTI_CONFIG_OFFSET * offset));
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	015a      	lsls	r2, r3, #5
 8009bc2:	4b19      	ldr	r3, [pc, #100]	@ (8009c28 <HAL_EXTI_ClearConfigLine+0x18c>)
 8009bc4:	4413      	add	r3, r2
 8009bc6:	61fb      	str	r3, [r7, #28]
      pcrlinepos = 1UL << linepos;
 8009bc8:	2201      	movs	r2, #1
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8009bd0:	61bb      	str	r3, [r7, #24]
 8009bd2:	e00a      	b.n	8009bea <HAL_EXTI_ClearConfigLine+0x14e>
    }
    else
    {
      regaddr = (__IO uint32_t *)(&EXTI->D3PCR1H + (EXTI_CONFIG_OFFSET * offset));
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	015a      	lsls	r2, r3, #5
 8009bd8:	4b14      	ldr	r3, [pc, #80]	@ (8009c2c <HAL_EXTI_ClearConfigLine+0x190>)
 8009bda:	4413      	add	r3, r2
 8009bdc:	61fb      	str	r3, [r7, #28]
      pcrlinepos = 1UL << (linepos - 16UL);
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	3b10      	subs	r3, #16
 8009be2:	2201      	movs	r2, #1
 8009be4:	fa02 f303 	lsl.w	r3, r2, r3
 8009be8:	61bb      	str	r3, [r7, #24]
    }

    /*Clear D3 PendClear source */
    *regaddr &= (~(pcrlinepos * pcrlinepos * 3UL));
 8009bea:	69fb      	ldr	r3, [r7, #28]
 8009bec:	6819      	ldr	r1, [r3, #0]
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	fb03 f203 	mul.w	r2, r3, r3
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	005b      	lsls	r3, r3, #1
 8009bf8:	4413      	add	r3, r2
 8009bfa:	43db      	mvns	r3, r3
 8009bfc:	ea01 0203 	and.w	r2, r1, r3
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009c04:	2300      	movs	r3, #0
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3724      	adds	r7, #36	@ 0x24
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr
 8009c12:	bf00      	nop
 8009c14:	58000080 	.word	0x58000080
 8009c18:	58000084 	.word	0x58000084
 8009c1c:	58000004 	.word	0x58000004
 8009c20:	58000400 	.word	0x58000400
 8009c24:	5800000c 	.word	0x5800000c
 8009c28:	58000010 	.word	0x58000010
 8009c2c:	58000014 	.word	0x58000014

08009c30 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8009c30:	b480      	push	{r7}
 8009c32:	b087      	sub	sp, #28
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	460b      	mov	r3, r1
 8009c3a:	607a      	str	r2, [r7, #4]
 8009c3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d101      	bne.n	8009c4c <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e00a      	b.n	8009c62 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8009c4c:	7afb      	ldrb	r3, [r7, #11]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d103      	bne.n	8009c5a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	687a      	ldr	r2, [r7, #4]
 8009c56:	605a      	str	r2, [r3, #4]
      break;
 8009c58:	e002      	b.n	8009c60 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	75fb      	strb	r3, [r7, #23]
      break;
 8009c5e:	bf00      	nop
  }

  return status;
 8009c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	371c      	adds	r7, #28
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr

08009c6e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8009c6e:	b480      	push	{r7}
 8009c70:	b083      	sub	sp, #12
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
 8009c76:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d101      	bne.n	8009c82 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8009c7e:	2301      	movs	r3, #1
 8009c80:	e003      	b.n	8009c8a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	683a      	ldr	r2, [r7, #0]
 8009c86:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8009c88:	2300      	movs	r3, #0
  }
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	370c      	adds	r7, #12
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c94:	4770      	bx	lr
	...

08009c98 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b086      	sub	sp, #24
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	0c1b      	lsrs	r3, r3, #16
 8009ca6:	f003 0303 	and.w	r3, r3, #3
 8009caa:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f003 031f 	and.w	r3, r3, #31
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8009cba:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8009cbc:	697b      	ldr	r3, [r7, #20]
 8009cbe:	011a      	lsls	r2, r3, #4
 8009cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf4 <HAL_EXTI_IRQHandler+0x5c>)
 8009cc2:	4413      	add	r3, r2
 8009cc4:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	693a      	ldr	r2, [r7, #16]
 8009ccc:	4013      	ands	r3, r2
 8009cce:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d009      	beq.n	8009cea <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	693a      	ldr	r2, [r7, #16]
 8009cda:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d002      	beq.n	8009cea <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	4798      	blx	r3
    }
  }
}
 8009cea:	bf00      	nop
 8009cec:	3718      	adds	r7, #24
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	58000088 	.word	0x58000088

08009cf8 <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(const EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b089      	sub	sp, #36	@ 0x24
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	0c1b      	lsrs	r3, r3, #16
 8009d08:	f003 0303 	and.w	r3, r3, #3
 8009d0c:	61fb      	str	r3, [r7, #28]
  linepos = (hexti->Line & EXTI_PIN_MASK);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f003 031f 	and.w	r3, r3, #31
 8009d16:	61bb      	str	r3, [r7, #24]
  maskline = (1UL << linepos);
 8009d18:	2201      	movs	r2, #1
 8009d1a:	69bb      	ldr	r3, [r7, #24]
 8009d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009d20:	617b      	str	r3, [r7, #20]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8009d22:	69fb      	ldr	r3, [r7, #28]
 8009d24:	011a      	lsls	r2, r3, #4
 8009d26:	4b09      	ldr	r3, [pc, #36]	@ (8009d4c <HAL_EXTI_GetPending+0x54>)
 8009d28:	4413      	add	r3, r2
 8009d2a:	613b      	str	r3, [r7, #16]
#endif /* DUAL_CORE */

  /* return 1 if bit is set else 0 */
  regval = ((*regaddr & maskline) >> linepos);
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	401a      	ands	r2, r3
 8009d34:	69bb      	ldr	r3, [r7, #24]
 8009d36:	fa22 f303 	lsr.w	r3, r2, r3
 8009d3a:	60fb      	str	r3, [r7, #12]
  return regval;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3724      	adds	r7, #36	@ 0x24
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr
 8009d4a:	bf00      	nop
 8009d4c:	58000088 	.word	0x58000088

08009d50 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(const EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b087      	sub	sp, #28
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	0c1b      	lsrs	r3, r3, #16
 8009d60:	f003 0303 	and.w	r3, r3, #3
 8009d64:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f003 031f 	and.w	r3, r3, #31
 8009d6e:	2201      	movs	r2, #1
 8009d70:	fa02 f303 	lsl.w	r3, r2, r3
 8009d74:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	011a      	lsls	r2, r3, #4
 8009d7a:	4b06      	ldr	r3, [pc, #24]	@ (8009d94 <HAL_EXTI_ClearPending+0x44>)
 8009d7c:	4413      	add	r3, r2
 8009d7e:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Clear Pending bit */
  *regaddr =  maskline;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	693a      	ldr	r2, [r7, #16]
 8009d84:	601a      	str	r2, [r3, #0]
}
 8009d86:	bf00      	nop
 8009d88:	371c      	adds	r7, #28
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	58000088 	.word	0x58000088

08009d98 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(const EXTI_HandleTypeDef *hexti)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b087      	sub	sp, #28
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	0c1b      	lsrs	r3, r3, #16
 8009da6:	f003 0303 	and.w	r3, r3, #3
 8009daa:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f003 031f 	and.w	r3, r3, #31
 8009db4:	2201      	movs	r2, #1
 8009db6:	fa02 f303 	lsl.w	r3, r2, r3
 8009dba:	613b      	str	r3, [r7, #16]

  regaddr = (__IO uint32_t *)(&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	015a      	lsls	r2, r3, #5
 8009dc0:	4b05      	ldr	r3, [pc, #20]	@ (8009dd8 <HAL_EXTI_GenerateSWI+0x40>)
 8009dc2:	4413      	add	r3, r2
 8009dc4:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	693a      	ldr	r2, [r7, #16]
 8009dca:	601a      	str	r2, [r3, #0]
}
 8009dcc:	bf00      	nop
 8009dce:	371c      	adds	r7, #28
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr
 8009dd8:	58000008 	.word	0x58000008

08009ddc <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b08a      	sub	sp, #40	@ 0x28
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 8009df0:	2308      	movs	r3, #8
 8009df2:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009df4:	4b40      	ldr	r3, [pc, #256]	@ (8009ef8 <HAL_FLASH_Program+0x11c>)
 8009df6:	7d1b      	ldrb	r3, [r3, #20]
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	d101      	bne.n	8009e00 <HAL_FLASH_Program+0x24>
 8009dfc:	2302      	movs	r3, #2
 8009dfe:	e076      	b.n	8009eee <HAL_FLASH_Program+0x112>
 8009e00:	4b3d      	ldr	r3, [pc, #244]	@ (8009ef8 <HAL_FLASH_Program+0x11c>)
 8009e02:	2201      	movs	r2, #1
 8009e04:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e0c:	d306      	bcc.n	8009e1c <HAL_FLASH_Program+0x40>
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8009e14:	d202      	bcs.n	8009e1c <HAL_FLASH_Program+0x40>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 8009e16:	2301      	movs	r3, #1
 8009e18:	61bb      	str	r3, [r7, #24]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(TypeProgram);
 8009e1a:	e00c      	b.n	8009e36 <HAL_FLASH_Program+0x5a>
  }
#if defined (DUAL_BANK)
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8009e22:	d306      	bcc.n	8009e32 <HAL_FLASH_Program+0x56>
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	f1b3 6f02 	cmp.w	r3, #136314880	@ 0x8200000
 8009e2a:	d202      	bcs.n	8009e32 <HAL_FLASH_Program+0x56>
  {
    bank = FLASH_BANK_2;
 8009e2c:	2302      	movs	r3, #2
 8009e2e:	61bb      	str	r3, [r7, #24]
 8009e30:	e001      	b.n	8009e36 <HAL_FLASH_Program+0x5a>
  }
#endif /* DUAL_BANK */
  else
  {
    return HAL_ERROR;
 8009e32:	2301      	movs	r3, #1
 8009e34:	e05b      	b.n	8009eee <HAL_FLASH_Program+0x112>
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009e36:	4b30      	ldr	r3, [pc, #192]	@ (8009ef8 <HAL_FLASH_Program+0x11c>)
 8009e38:	2200      	movs	r2, #0
 8009e3a:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8009e3c:	69b9      	ldr	r1, [r7, #24]
 8009e3e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009e42:	f000 fb33 	bl	800a4ac <FLASH_WaitForLastOperation>
 8009e46:	4603      	mov	r3, r0
 8009e48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if(status == HAL_OK)
 8009e4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d147      	bne.n	8009ee4 <HAL_FLASH_Program+0x108>
  {
#if defined (DUAL_BANK)
    if(bank == FLASH_BANK_1)
 8009e54:	69bb      	ldr	r3, [r7, #24]
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d106      	bne.n	8009e68 <HAL_FLASH_Program+0x8c>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 8009e5a:	4b28      	ldr	r3, [pc, #160]	@ (8009efc <HAL_FLASH_Program+0x120>)
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	4a27      	ldr	r2, [pc, #156]	@ (8009efc <HAL_FLASH_Program+0x120>)
 8009e60:	f043 0302 	orr.w	r3, r3, #2
 8009e64:	60d3      	str	r3, [r2, #12]
 8009e66:	e007      	b.n	8009e78 <HAL_FLASH_Program+0x9c>
      }
    }
    else
    {
      /* Set PG bit */
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 8009e68:	4b24      	ldr	r3, [pc, #144]	@ (8009efc <HAL_FLASH_Program+0x120>)
 8009e6a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8009e6e:	4a23      	ldr	r2, [pc, #140]	@ (8009efc <HAL_FLASH_Program+0x120>)
 8009e70:	f043 0302 	orr.w	r3, r3, #2
 8009e74:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  __ASM volatile ("isb 0xF":::"memory");
 8009e78:	f3bf 8f6f 	isb	sy
}
 8009e7c:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8009e7e:	f3bf 8f4f 	dsb	sy
}
 8009e82:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 8009e84:	69fb      	ldr	r3, [r7, #28]
 8009e86:	681a      	ldr	r2, [r3, #0]
 8009e88:	6a3b      	ldr	r3, [r7, #32]
 8009e8a:	601a      	str	r2, [r3, #0]
        dest_addr++;
 8009e8c:	6a3b      	ldr	r3, [r7, #32]
 8009e8e:	3304      	adds	r3, #4
 8009e90:	623b      	str	r3, [r7, #32]
        src_addr++;
 8009e92:	69fb      	ldr	r3, [r7, #28]
 8009e94:	3304      	adds	r3, #4
 8009e96:	61fb      	str	r3, [r7, #28]
        row_index--;
 8009e98:	7dfb      	ldrb	r3, [r7, #23]
 8009e9a:	3b01      	subs	r3, #1
 8009e9c:	75fb      	strb	r3, [r7, #23]
     } while (row_index != 0U);
 8009e9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d1ef      	bne.n	8009e84 <HAL_FLASH_Program+0xa8>
  __ASM volatile ("isb 0xF":::"memory");
 8009ea4:	f3bf 8f6f 	isb	sy
}
 8009ea8:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8009eaa:	f3bf 8f4f 	dsb	sy
}
 8009eae:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8009eb0:	69b9      	ldr	r1, [r7, #24]
 8009eb2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009eb6:	f000 faf9 	bl	800a4ac <FLASH_WaitForLastOperation>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP);
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      if(bank == FLASH_BANK_1)
 8009ec0:	69bb      	ldr	r3, [r7, #24]
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d106      	bne.n	8009ed4 <HAL_FLASH_Program+0xf8>
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 8009ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8009efc <HAL_FLASH_Program+0x120>)
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	4a0c      	ldr	r2, [pc, #48]	@ (8009efc <HAL_FLASH_Program+0x120>)
 8009ecc:	f023 0302 	bic.w	r3, r3, #2
 8009ed0:	60d3      	str	r3, [r2, #12]
 8009ed2:	e007      	b.n	8009ee4 <HAL_FLASH_Program+0x108>
      }
      else
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 8009ed4:	4b09      	ldr	r3, [pc, #36]	@ (8009efc <HAL_FLASH_Program+0x120>)
 8009ed6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8009eda:	4a08      	ldr	r2, [pc, #32]	@ (8009efc <HAL_FLASH_Program+0x120>)
 8009edc:	f023 0302 	bic.w	r3, r3, #2
 8009ee0:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009ee4:	4b04      	ldr	r3, [pc, #16]	@ (8009ef8 <HAL_FLASH_Program+0x11c>)
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	751a      	strb	r2, [r3, #20]

  return status;
 8009eea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3728      	adds	r7, #40	@ 0x28
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	240001b4 	.word	0x240001b4
 8009efc:	52002000 	.word	0x52002000

08009f00 <HAL_FLASH_Program_IT>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b088      	sub	sp, #32
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	60f8      	str	r0, [r7, #12]
 8009f08:	60b9      	str	r1, [r7, #8]
 8009f0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t*)FlashAddress;
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	61bb      	str	r3, [r7, #24]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 8009f14:	2308      	movs	r3, #8
 8009f16:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009f18:	4b3d      	ldr	r3, [pc, #244]	@ (800a010 <HAL_FLASH_Program_IT+0x110>)
 8009f1a:	7d1b      	ldrb	r3, [r3, #20]
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	d101      	bne.n	8009f24 <HAL_FLASH_Program_IT+0x24>
 8009f20:	2302      	movs	r3, #2
 8009f22:	e071      	b.n	800a008 <HAL_FLASH_Program_IT+0x108>
 8009f24:	4b3a      	ldr	r3, [pc, #232]	@ (800a010 <HAL_FLASH_Program_IT+0x110>)
 8009f26:	2201      	movs	r2, #1
 8009f28:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009f2a:	4b39      	ldr	r3, [pc, #228]	@ (800a010 <HAL_FLASH_Program_IT+0x110>)
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	619a      	str	r2, [r3, #24]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f36:	d306      	bcc.n	8009f46 <HAL_FLASH_Program_IT+0x46>
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8009f3e:	d202      	bcs.n	8009f46 <HAL_FLASH_Program_IT+0x46>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 8009f40:	2301      	movs	r3, #1
 8009f42:	617b      	str	r3, [r7, #20]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(TypeProgram);
 8009f44:	e00c      	b.n	8009f60 <HAL_FLASH_Program_IT+0x60>
  }
#if defined (DUAL_BANK)
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8009f4c:	d306      	bcc.n	8009f5c <HAL_FLASH_Program_IT+0x5c>
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	f1b3 6f02 	cmp.w	r3, #136314880	@ 0x8200000
 8009f54:	d202      	bcs.n	8009f5c <HAL_FLASH_Program_IT+0x5c>
  {
    bank = FLASH_BANK_2;
 8009f56:	2302      	movs	r3, #2
 8009f58:	617b      	str	r3, [r7, #20]
 8009f5a:	e001      	b.n	8009f60 <HAL_FLASH_Program_IT+0x60>
  }
#endif /* DUAL_BANK */
  else
  {
    return HAL_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	e053      	b.n	800a008 <HAL_FLASH_Program_IT+0x108>
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 8009f60:	6979      	ldr	r1, [r7, #20]
 8009f62:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009f66:	f000 faa1 	bl	800a4ac <FLASH_WaitForLastOperation>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	74bb      	strb	r3, [r7, #18]

  if (status != HAL_OK)
 8009f6e:	7cbb      	ldrb	r3, [r7, #18]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d003      	beq.n	8009f7c <HAL_FLASH_Program_IT+0x7c>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8009f74:	4b26      	ldr	r3, [pc, #152]	@ (800a010 <HAL_FLASH_Program_IT+0x110>)
 8009f76:	2200      	movs	r2, #0
 8009f78:	751a      	strb	r2, [r3, #20]
 8009f7a:	e044      	b.n	800a006 <HAL_FLASH_Program_IT+0x106>
  }
  else
  {
    pFlash.Address = FlashAddress;
 8009f7c:	4a24      	ldr	r2, [pc, #144]	@ (800a010 <HAL_FLASH_Program_IT+0x110>)
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	6113      	str	r3, [r2, #16]

#if defined (DUAL_BANK)
    if(bank == FLASH_BANK_1)
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	2b01      	cmp	r3, #1
 8009f86:	d10f      	bne.n	8009fa8 <HAL_FLASH_Program_IT+0xa8>
    {
      /* Set internal variables used by the IRQ handler */
      pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_BANK1;
 8009f88:	4b21      	ldr	r3, [pc, #132]	@ (800a010 <HAL_FLASH_Program_IT+0x110>)
 8009f8a:	2203      	movs	r2, #3
 8009f8c:	701a      	strb	r2, [r3, #0]
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 8009f8e:	4b21      	ldr	r3, [pc, #132]	@ (800a014 <HAL_FLASH_Program_IT+0x114>)
 8009f90:	68db      	ldr	r3, [r3, #12]
 8009f92:	4a20      	ldr	r2, [pc, #128]	@ (800a014 <HAL_FLASH_Program_IT+0x114>)
 8009f94:	f043 0302 	orr.w	r3, r3, #2
 8009f98:	60d3      	str	r3, [r2, #12]
      }

      /* Enable End of Operation and Error interrupts for Bank 1 */
#if defined (FLASH_CR_OPERRIE)
      __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1     | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \
 8009f9a:	4b1e      	ldr	r3, [pc, #120]	@ (800a014 <HAL_FLASH_Program_IT+0x114>)
 8009f9c:	68db      	ldr	r3, [r3, #12]
 8009f9e:	4a1d      	ldr	r2, [pc, #116]	@ (800a014 <HAL_FLASH_Program_IT+0x114>)
 8009fa0:	f443 03de 	orr.w	r3, r3, #7274496	@ 0x6f0000
 8009fa4:	60d3      	str	r3, [r2, #12]
 8009fa6:	e012      	b.n	8009fce <HAL_FLASH_Program_IT+0xce>
#endif /* FLASH_CR_OPERRIE */
    }
    else
    {
      /* Set internal variables used by the IRQ handler */
      pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_BANK2;
 8009fa8:	4b19      	ldr	r3, [pc, #100]	@ (800a010 <HAL_FLASH_Program_IT+0x110>)
 8009faa:	2206      	movs	r2, #6
 8009fac:	701a      	strb	r2, [r3, #0]

      /* Set PG bit */
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 8009fae:	4b19      	ldr	r3, [pc, #100]	@ (800a014 <HAL_FLASH_Program_IT+0x114>)
 8009fb0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8009fb4:	4a17      	ldr	r2, [pc, #92]	@ (800a014 <HAL_FLASH_Program_IT+0x114>)
 8009fb6:	f043 0302 	orr.w	r3, r3, #2
 8009fba:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

      /* Enable End of Operation and Error interrupts for Bank2 */
#if defined (FLASH_CR_OPERRIE)
      __HAL_FLASH_ENABLE_IT_BANK2(FLASH_IT_EOP_BANK2     | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \
 8009fbe:	4b15      	ldr	r3, [pc, #84]	@ (800a014 <HAL_FLASH_Program_IT+0x114>)
 8009fc0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8009fc4:	4a13      	ldr	r2, [pc, #76]	@ (800a014 <HAL_FLASH_Program_IT+0x114>)
 8009fc6:	f443 03de 	orr.w	r3, r3, #7274496	@ 0x6f0000
 8009fca:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  __ASM volatile ("isb 0xF":::"memory");
 8009fce:	f3bf 8f6f 	isb	sy
}
 8009fd2:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8009fd4:	f3bf 8f4f 	dsb	sy
}
 8009fd8:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 8009fda:	69bb      	ldr	r3, [r7, #24]
 8009fdc:	681a      	ldr	r2, [r3, #0]
 8009fde:	69fb      	ldr	r3, [r7, #28]
 8009fe0:	601a      	str	r2, [r3, #0]
        dest_addr++;
 8009fe2:	69fb      	ldr	r3, [r7, #28]
 8009fe4:	3304      	adds	r3, #4
 8009fe6:	61fb      	str	r3, [r7, #28]
        src_addr++;
 8009fe8:	69bb      	ldr	r3, [r7, #24]
 8009fea:	3304      	adds	r3, #4
 8009fec:	61bb      	str	r3, [r7, #24]
        row_index--;
 8009fee:	7cfb      	ldrb	r3, [r7, #19]
 8009ff0:	3b01      	subs	r3, #1
 8009ff2:	74fb      	strb	r3, [r7, #19]
      } while (row_index != 0U);
 8009ff4:	7cfb      	ldrb	r3, [r7, #19]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d1ef      	bne.n	8009fda <HAL_FLASH_Program_IT+0xda>
  __ASM volatile ("isb 0xF":::"memory");
 8009ffa:	f3bf 8f6f 	isb	sy
}
 8009ffe:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a000:	f3bf 8f4f 	dsb	sy
}
 800a004:	bf00      	nop

    __ISB();
    __DSB();
  }

  return status;
 800a006:	7cbb      	ldrb	r3, [r7, #18]
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3720      	adds	r7, #32
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	240001b4 	.word	0x240001b4
 800a014:	52002000 	.word	0x52002000

0800a018 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
  uint32_t temp;
  uint32_t errorflag;
  FLASH_ProcedureTypeDef procedure;

  /* Check FLASH Bank1 End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG_BANK1(FLASH_SR_EOP) != RESET)
 800a01e:	4b95      	ldr	r3, [pc, #596]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a020:	691b      	ldr	r3, [r3, #16]
 800a022:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a026:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a02a:	d15c      	bne.n	800a0e6 <HAL_FLASH_IRQHandler+0xce>
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK1)
 800a02c:	4b92      	ldr	r3, [pc, #584]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	b2db      	uxtb	r3, r3
 800a032:	2b01      	cmp	r3, #1
 800a034:	d132      	bne.n	800a09c <HAL_FLASH_IRQHandler+0x84>
    {
      /* Nb of sector to erased can be decreased */
      pFlash.NbSectorsToErase--;
 800a036:	4b90      	ldr	r3, [pc, #576]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	3b01      	subs	r3, #1
 800a03c:	4a8e      	ldr	r2, [pc, #568]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a03e:	6053      	str	r3, [r2, #4]

      /* Check if there are still sectors to erase */
      if(pFlash.NbSectorsToErase != 0U)
 800a040:	4b8d      	ldr	r3, [pc, #564]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d018      	beq.n	800a07a <HAL_FLASH_IRQHandler+0x62>
      {
        /* Indicate user which sector has been erased */
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 800a048:	4b8b      	ldr	r3, [pc, #556]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a04a:	68db      	ldr	r3, [r3, #12]
 800a04c:	4618      	mov	r0, r3
 800a04e:	f000 f93d 	bl	800a2cc <HAL_FLASH_EndOfOperationCallback>

        /* Clear bank 1 End of Operation pending bit */
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 800a052:	4b88      	ldr	r3, [pc, #544]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a054:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a058:	615a      	str	r2, [r3, #20]

        /* Increment sector number */
        pFlash.Sector++;
 800a05a:	4b87      	ldr	r3, [pc, #540]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a05c:	68db      	ldr	r3, [r3, #12]
 800a05e:	3301      	adds	r3, #1
 800a060:	4a85      	ldr	r2, [pc, #532]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a062:	60d3      	str	r3, [r2, #12]
        temp = pFlash.Sector;
 800a064:	4b84      	ldr	r3, [pc, #528]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	60fb      	str	r3, [r7, #12]
        FLASH_Erase_Sector(temp, FLASH_BANK_1, pFlash.VoltageForErase);
 800a06a:	4b83      	ldr	r3, [pc, #524]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a06c:	689b      	ldr	r3, [r3, #8]
 800a06e:	461a      	mov	r2, r3
 800a070:	2101      	movs	r1, #1
 800a072:	68f8      	ldr	r0, [r7, #12]
 800a074:	f000 ff9c 	bl	800afb0 <FLASH_Erase_Sector>
 800a078:	e035      	b.n	800a0e6 <HAL_FLASH_IRQHandler+0xce>
      }
      else
      {
        /* No more sectors to Erase, user callback can be called */
        /* Reset Sector and stop Erase sectors procedure */
        pFlash.Sector = 0xFFFFFFFFU;
 800a07a:	4b7f      	ldr	r3, [pc, #508]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a07c:	f04f 32ff 	mov.w	r2, #4294967295
 800a080:	60da      	str	r2, [r3, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a082:	4b7d      	ldr	r3, [pc, #500]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a084:	2200      	movs	r2, #0
 800a086:	701a      	strb	r2, [r3, #0]

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 800a088:	4b7b      	ldr	r3, [pc, #492]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a08a:	68db      	ldr	r3, [r3, #12]
 800a08c:	4618      	mov	r0, r3
 800a08e:	f000 f91d 	bl	800a2cc <HAL_FLASH_EndOfOperationCallback>

        /* Clear FLASH End of Operation pending bit */
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 800a092:	4b78      	ldr	r3, [pc, #480]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a094:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a098:	615a      	str	r2, [r3, #20]
 800a09a:	e024      	b.n	800a0e6 <HAL_FLASH_IRQHandler+0xce>
      }
    }
    else
    {
      procedure = pFlash.ProcedureOnGoing;
 800a09c:	4b76      	ldr	r3, [pc, #472]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a09e:	781b      	ldrb	r3, [r3, #0]
 800a0a0:	72fb      	strb	r3, [r7, #11]

      if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 800a0a2:	7afb      	ldrb	r3, [r7, #11]
 800a0a4:	2b02      	cmp	r3, #2
 800a0a6:	d002      	beq.n	800a0ae <HAL_FLASH_IRQHandler+0x96>
 800a0a8:	7afb      	ldrb	r3, [r7, #11]
 800a0aa:	2b07      	cmp	r3, #7
 800a0ac:	d103      	bne.n	800a0b6 <HAL_FLASH_IRQHandler+0x9e>
      {
        /* MassErase ended. Return the selected bank */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(FLASH_BANK_1);
 800a0ae:	2001      	movs	r0, #1
 800a0b0:	f000 f90c 	bl	800a2cc <HAL_FLASH_EndOfOperationCallback>
 800a0b4:	e007      	b.n	800a0c6 <HAL_FLASH_IRQHandler+0xae>
      }
      else if(procedure == FLASH_PROC_PROGRAM_BANK1)
 800a0b6:	7afb      	ldrb	r3, [r7, #11]
 800a0b8:	2b03      	cmp	r3, #3
 800a0ba:	d104      	bne.n	800a0c6 <HAL_FLASH_IRQHandler+0xae>
      {
        /* Program ended. Return the selected address */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800a0bc:	4b6e      	ldr	r3, [pc, #440]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a0be:	691b      	ldr	r3, [r3, #16]
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f000 f903 	bl	800a2cc <HAL_FLASH_EndOfOperationCallback>
      else
      {
        /* Nothing to do */
      }

      if((procedure != FLASH_PROC_SECTERASE_BANK2) && \
 800a0c6:	7afb      	ldrb	r3, [r7, #11]
 800a0c8:	2b04      	cmp	r3, #4
 800a0ca:	d00c      	beq.n	800a0e6 <HAL_FLASH_IRQHandler+0xce>
 800a0cc:	7afb      	ldrb	r3, [r7, #11]
 800a0ce:	2b05      	cmp	r3, #5
 800a0d0:	d009      	beq.n	800a0e6 <HAL_FLASH_IRQHandler+0xce>
         (procedure != FLASH_PROC_MASSERASE_BANK2) && \
 800a0d2:	7afb      	ldrb	r3, [r7, #11]
 800a0d4:	2b06      	cmp	r3, #6
 800a0d6:	d006      	beq.n	800a0e6 <HAL_FLASH_IRQHandler+0xce>
         (procedure != FLASH_PROC_PROGRAM_BANK2))
      {
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a0d8:	4b67      	ldr	r3, [pc, #412]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a0da:	2200      	movs	r2, #0
 800a0dc:	701a      	strb	r2, [r3, #0]
        /* Clear FLASH End of Operation pending bit */
        __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 800a0de:	4b65      	ldr	r3, [pc, #404]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a0e0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a0e4:	615a      	str	r2, [r3, #20]
    }
  }

#if defined (DUAL_BANK)
 /* Check FLASH Bank2 End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG_BANK2(FLASH_SR_EOP) != RESET)
 800a0e6:	4b63      	ldr	r3, [pc, #396]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a0e8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800a0ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a0f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0f4:	d15f      	bne.n	800a1b6 <HAL_FLASH_IRQHandler+0x19e>
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE_BANK2)
 800a0f6:	4b60      	ldr	r3, [pc, #384]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a0f8:	781b      	ldrb	r3, [r3, #0]
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	2b04      	cmp	r3, #4
 800a0fe:	d134      	bne.n	800a16a <HAL_FLASH_IRQHandler+0x152>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 800a100:	4b5d      	ldr	r3, [pc, #372]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	3b01      	subs	r3, #1
 800a106:	4a5c      	ldr	r2, [pc, #368]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a108:	6053      	str	r3, [r2, #4]

      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 800a10a:	4b5b      	ldr	r3, [pc, #364]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d019      	beq.n	800a146 <HAL_FLASH_IRQHandler+0x12e>
      {
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 800a112:	4b59      	ldr	r3, [pc, #356]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	4618      	mov	r0, r3
 800a118:	f000 f8d8 	bl	800a2cc <HAL_FLASH_EndOfOperationCallback>

        /* Clear bank 2 End of Operation pending bit */
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 800a11c:	4b55      	ldr	r3, [pc, #340]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a11e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a122:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

        /*Increment sector number*/
        pFlash.Sector++;
 800a126:	4b54      	ldr	r3, [pc, #336]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	3301      	adds	r3, #1
 800a12c:	4a52      	ldr	r2, [pc, #328]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a12e:	60d3      	str	r3, [r2, #12]
        temp = pFlash.Sector;
 800a130:	4b51      	ldr	r3, [pc, #324]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	60fb      	str	r3, [r7, #12]
        FLASH_Erase_Sector(temp, FLASH_BANK_2, pFlash.VoltageForErase);
 800a136:	4b50      	ldr	r3, [pc, #320]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	461a      	mov	r2, r3
 800a13c:	2102      	movs	r1, #2
 800a13e:	68f8      	ldr	r0, [r7, #12]
 800a140:	f000 ff36 	bl	800afb0 <FLASH_Erase_Sector>
 800a144:	e037      	b.n	800a1b6 <HAL_FLASH_IRQHandler+0x19e>
      }
      else
      {
        /* No more sectors to Erase, user callback can be called */
        /* Reset Sector and stop Erase sectors procedure */
        pFlash.Sector = 0xFFFFFFFFU;
 800a146:	4b4c      	ldr	r3, [pc, #304]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a148:	f04f 32ff 	mov.w	r2, #4294967295
 800a14c:	60da      	str	r2, [r3, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a14e:	4b4a      	ldr	r3, [pc, #296]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a150:	2200      	movs	r2, #0
 800a152:	701a      	strb	r2, [r3, #0]

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Sector);
 800a154:	4b48      	ldr	r3, [pc, #288]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a156:	68db      	ldr	r3, [r3, #12]
 800a158:	4618      	mov	r0, r3
 800a15a:	f000 f8b7 	bl	800a2cc <HAL_FLASH_EndOfOperationCallback>

        /* Clear FLASH End of Operation pending bit */
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 800a15e:	4b45      	ldr	r3, [pc, #276]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a160:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a164:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800a168:	e025      	b.n	800a1b6 <HAL_FLASH_IRQHandler+0x19e>
      }
    }
    else
    {
      procedure = pFlash.ProcedureOnGoing;
 800a16a:	4b43      	ldr	r3, [pc, #268]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	72fb      	strb	r3, [r7, #11]

      if((procedure == FLASH_PROC_MASSERASE_BANK2) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 800a170:	7afb      	ldrb	r3, [r7, #11]
 800a172:	2b05      	cmp	r3, #5
 800a174:	d002      	beq.n	800a17c <HAL_FLASH_IRQHandler+0x164>
 800a176:	7afb      	ldrb	r3, [r7, #11]
 800a178:	2b07      	cmp	r3, #7
 800a17a:	d103      	bne.n	800a184 <HAL_FLASH_IRQHandler+0x16c>
      {
        /*MassErase ended. Return the selected bank*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(FLASH_BANK_2);
 800a17c:	2002      	movs	r0, #2
 800a17e:	f000 f8a5 	bl	800a2cc <HAL_FLASH_EndOfOperationCallback>
 800a182:	e007      	b.n	800a194 <HAL_FLASH_IRQHandler+0x17c>
      }
      else if(procedure == FLASH_PROC_PROGRAM_BANK2)
 800a184:	7afb      	ldrb	r3, [r7, #11]
 800a186:	2b06      	cmp	r3, #6
 800a188:	d104      	bne.n	800a194 <HAL_FLASH_IRQHandler+0x17c>
      {
        /* Program ended. Return the selected address */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800a18a:	4b3b      	ldr	r3, [pc, #236]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a18c:	691b      	ldr	r3, [r3, #16]
 800a18e:	4618      	mov	r0, r3
 800a190:	f000 f89c 	bl	800a2cc <HAL_FLASH_EndOfOperationCallback>
      else
      {
        /* Nothing to do */
      }

      if((procedure != FLASH_PROC_SECTERASE_BANK1) && \
 800a194:	7afb      	ldrb	r3, [r7, #11]
 800a196:	2b01      	cmp	r3, #1
 800a198:	d00d      	beq.n	800a1b6 <HAL_FLASH_IRQHandler+0x19e>
 800a19a:	7afb      	ldrb	r3, [r7, #11]
 800a19c:	2b02      	cmp	r3, #2
 800a19e:	d00a      	beq.n	800a1b6 <HAL_FLASH_IRQHandler+0x19e>
         (procedure != FLASH_PROC_MASSERASE_BANK1) && \
 800a1a0:	7afb      	ldrb	r3, [r7, #11]
 800a1a2:	2b03      	cmp	r3, #3
 800a1a4:	d007      	beq.n	800a1b6 <HAL_FLASH_IRQHandler+0x19e>
         (procedure != FLASH_PROC_PROGRAM_BANK1))
      {
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a1a6:	4b34      	ldr	r3, [pc, #208]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	701a      	strb	r2, [r3, #0]
        /* Clear FLASH End of Operation pending bit */
        __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 800a1ac:	4b31      	ldr	r3, [pc, #196]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a1ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a1b2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  }
#endif /* DUAL_BANK */

  /* Check FLASH Bank1 operation error flags */
#if defined (FLASH_SR_OPERR)
  errorflag = FLASH->SR1 & (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | FLASH_FLAG_STRBERR_BANK1 | \
 800a1b6:	4b2f      	ldr	r3, [pc, #188]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a1b8:	691b      	ldr	r3, [r3, #16]
 800a1ba:	f403 03dc 	and.w	r3, r3, #7208960	@ 0x6e0000
 800a1be:	607b      	str	r3, [r7, #4]
#else
  errorflag = FLASH->SR1 & (FLASH_FLAG_WRPERR_BANK1 | FLASH_FLAG_PGSERR_BANK1 | FLASH_FLAG_STRBERR_BANK1 | \
                            FLASH_FLAG_INCERR_BANK1);
#endif /* FLASH_SR_OPERR */

  if(errorflag != 0U)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d028      	beq.n	800a218 <HAL_FLASH_IRQHandler+0x200>
  {
    /* Save the error code */
    pFlash.ErrorCode |= errorflag;
 800a1c6:	4b2c      	ldr	r3, [pc, #176]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a1c8:	699a      	ldr	r2, [r3, #24]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	4a2a      	ldr	r2, [pc, #168]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a1d0:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG_BANK1(errorflag);
 800a1d2:	4a28      	ldr	r2, [pc, #160]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6153      	str	r3, [r2, #20]

    procedure = pFlash.ProcedureOnGoing;
 800a1d8:	4b27      	ldr	r3, [pc, #156]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	72fb      	strb	r3, [r7, #11]

    if(procedure == FLASH_PROC_SECTERASE_BANK1)
 800a1de:	7afb      	ldrb	r3, [r7, #11]
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d107      	bne.n	800a1f4 <HAL_FLASH_IRQHandler+0x1dc>
    {
      /* Return the faulty sector */
      temp = pFlash.Sector;
 800a1e4:	4b24      	ldr	r3, [pc, #144]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	60fb      	str	r3, [r7, #12]
      pFlash.Sector = 0xFFFFFFFFU;
 800a1ea:	4b23      	ldr	r3, [pc, #140]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a1ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a1f0:	60da      	str	r2, [r3, #12]
 800a1f2:	e00b      	b.n	800a20c <HAL_FLASH_IRQHandler+0x1f4>
    }
    else if((procedure == FLASH_PROC_MASSERASE_BANK1) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 800a1f4:	7afb      	ldrb	r3, [r7, #11]
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	d002      	beq.n	800a200 <HAL_FLASH_IRQHandler+0x1e8>
 800a1fa:	7afb      	ldrb	r3, [r7, #11]
 800a1fc:	2b07      	cmp	r3, #7
 800a1fe:	d102      	bne.n	800a206 <HAL_FLASH_IRQHandler+0x1ee>
    {
      /* Return the faulty bank */
      temp = FLASH_BANK_1;
 800a200:	2301      	movs	r3, #1
 800a202:	60fb      	str	r3, [r7, #12]
 800a204:	e002      	b.n	800a20c <HAL_FLASH_IRQHandler+0x1f4>
    }
    else
    {
      /* Return the faulty address */
      temp = pFlash.Address;
 800a206:	4b1c      	ldr	r3, [pc, #112]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a208:	691b      	ldr	r3, [r3, #16]
 800a20a:	60fb      	str	r3, [r7, #12]
    }

    /* Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a20c:	4b1a      	ldr	r3, [pc, #104]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a20e:	2200      	movs	r2, #0
 800a210:	701a      	strb	r2, [r3, #0]

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(temp);
 800a212:	68f8      	ldr	r0, [r7, #12]
 800a214:	f000 f864 	bl	800a2e0 <HAL_FLASH_OperationErrorCallback>
#endif /* USE_FLASH_ECC */

#if defined (DUAL_BANK)
  /* Check FLASH Bank2 operation error flags */
#if defined (FLASH_SR_OPERR)
  errorflag = FLASH->SR2 & ((FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | FLASH_FLAG_STRBERR_BANK2 | \
 800a218:	4b16      	ldr	r3, [pc, #88]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a21a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800a21e:	f403 03dc 	and.w	r3, r3, #7208960	@ 0x6e0000
 800a222:	607b      	str	r3, [r7, #4]
#else
  errorflag = FLASH->SR2 & ((FLASH_FLAG_WRPERR_BANK2 | FLASH_FLAG_PGSERR_BANK2 | FLASH_FLAG_STRBERR_BANK2 | \
                             FLASH_FLAG_INCERR_BANK2) & 0x7FFFFFFFU);
#endif /* FLASH_SR_OPERR */

  if(errorflag != 0U)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d031      	beq.n	800a28e <HAL_FLASH_IRQHandler+0x276>
  {
    /* Save the error code */
    pFlash.ErrorCode |= (errorflag | 0x80000000U);
 800a22a:	4b13      	ldr	r3, [pc, #76]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a22c:	699a      	ldr	r2, [r3, #24]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4313      	orrs	r3, r2
 800a232:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a236:	4a10      	ldr	r2, [pc, #64]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a238:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG_BANK2(errorflag);
 800a23a:	4a0e      	ldr	r2, [pc, #56]	@ (800a274 <HAL_FLASH_IRQHandler+0x25c>)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a242:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

    procedure = pFlash.ProcedureOnGoing;
 800a246:	4b0c      	ldr	r3, [pc, #48]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a248:	781b      	ldrb	r3, [r3, #0]
 800a24a:	72fb      	strb	r3, [r7, #11]

    if(procedure== FLASH_PROC_SECTERASE_BANK2)
 800a24c:	7afb      	ldrb	r3, [r7, #11]
 800a24e:	2b04      	cmp	r3, #4
 800a250:	d107      	bne.n	800a262 <HAL_FLASH_IRQHandler+0x24a>
    {
      /*return the faulty sector*/
      temp = pFlash.Sector;
 800a252:	4b09      	ldr	r3, [pc, #36]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a254:	68db      	ldr	r3, [r3, #12]
 800a256:	60fb      	str	r3, [r7, #12]
      pFlash.Sector = 0xFFFFFFFFU;
 800a258:	4b07      	ldr	r3, [pc, #28]	@ (800a278 <HAL_FLASH_IRQHandler+0x260>)
 800a25a:	f04f 32ff 	mov.w	r2, #4294967295
 800a25e:	60da      	str	r2, [r3, #12]
 800a260:	e00f      	b.n	800a282 <HAL_FLASH_IRQHandler+0x26a>
    }
    else if((procedure == FLASH_PROC_MASSERASE_BANK2) || (procedure == FLASH_PROC_ALLBANK_MASSERASE))
 800a262:	7afb      	ldrb	r3, [r7, #11]
 800a264:	2b05      	cmp	r3, #5
 800a266:	d002      	beq.n	800a26e <HAL_FLASH_IRQHandler+0x256>
 800a268:	7afb      	ldrb	r3, [r7, #11]
 800a26a:	2b07      	cmp	r3, #7
 800a26c:	d106      	bne.n	800a27c <HAL_FLASH_IRQHandler+0x264>
    {
      /*return the faulty bank*/
      temp = FLASH_BANK_2;
 800a26e:	2302      	movs	r3, #2
 800a270:	60fb      	str	r3, [r7, #12]
 800a272:	e006      	b.n	800a282 <HAL_FLASH_IRQHandler+0x26a>
 800a274:	52002000 	.word	0x52002000
 800a278:	240001b4 	.word	0x240001b4
    }
    else
    {
      /*return the faulty address*/
      temp = pFlash.Address;
 800a27c:	4b11      	ldr	r3, [pc, #68]	@ (800a2c4 <HAL_FLASH_IRQHandler+0x2ac>)
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	60fb      	str	r3, [r7, #12]
    }

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800a282:	4b10      	ldr	r3, [pc, #64]	@ (800a2c4 <HAL_FLASH_IRQHandler+0x2ac>)
 800a284:	2200      	movs	r2, #0
 800a286:	701a      	strb	r2, [r3, #0]

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(temp);
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f000 f829 	bl	800a2e0 <HAL_FLASH_OperationErrorCallback>
  }

#endif /* USE_FLASH_ECC */
#endif /* DUAL_BANK */

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800a28e:	4b0d      	ldr	r3, [pc, #52]	@ (800a2c4 <HAL_FLASH_IRQHandler+0x2ac>)
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	b2db      	uxtb	r3, r3
 800a294:	2b00      	cmp	r3, #0
 800a296:	d110      	bne.n	800a2ba <HAL_FLASH_IRQHandler+0x2a2>
  {
#if defined (FLASH_CR_OPERRIE)
    /* Disable Bank1 Operation and Error source interrupt */
    __HAL_FLASH_DISABLE_IT_BANK1(FLASH_IT_EOP_BANK1    | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \
 800a298:	4b0b      	ldr	r3, [pc, #44]	@ (800a2c8 <HAL_FLASH_IRQHandler+0x2b0>)
 800a29a:	68db      	ldr	r3, [r3, #12]
 800a29c:	4a0a      	ldr	r2, [pc, #40]	@ (800a2c8 <HAL_FLASH_IRQHandler+0x2b0>)
 800a29e:	f423 03de 	bic.w	r3, r3, #7274496	@ 0x6f0000
 800a2a2:	60d3      	str	r3, [r2, #12]
                                 FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1 | FLASH_IT_OPERR_BANK1);

#if defined (DUAL_BANK)
    /* Disable Bank2 Operation and Error source interrupt */
    __HAL_FLASH_DISABLE_IT_BANK2(FLASH_IT_EOP_BANK2    | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \
 800a2a4:	4b08      	ldr	r3, [pc, #32]	@ (800a2c8 <HAL_FLASH_IRQHandler+0x2b0>)
 800a2a6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800a2aa:	4a07      	ldr	r2, [pc, #28]	@ (800a2c8 <HAL_FLASH_IRQHandler+0x2b0>)
 800a2ac:	f423 03de 	bic.w	r3, r3, #7274496	@ 0x6f0000
 800a2b0:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                                 FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2);
#endif /* DUAL_BANK */
#endif /* FLASH_CR_OPERRIE */

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 800a2b4:	4b03      	ldr	r3, [pc, #12]	@ (800a2c4 <HAL_FLASH_IRQHandler+0x2ac>)
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	751a      	strb	r2, [r3, #20]
  }
}
 800a2ba:	bf00      	nop
 800a2bc:	3710      	adds	r7, #16
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	240001b4 	.word	0x240001b4
 800a2c8:	52002000 	.word	0x52002000

0800a2cc <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b083      	sub	sp, #12
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 800a2d4:	bf00      	nop
 800a2d6:	370c      	adds	r7, #12
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 800a2e8:	bf00      	nop
 800a2ea:	370c      	adds	r7, #12
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f2:	4770      	bx	lr

0800a2f4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800a2f8:	4b18      	ldr	r3, [pc, #96]	@ (800a35c <HAL_FLASH_Unlock+0x68>)
 800a2fa:	68db      	ldr	r3, [r3, #12]
 800a2fc:	f003 0301 	and.w	r3, r3, #1
 800a300:	2b00      	cmp	r3, #0
 800a302:	d00d      	beq.n	800a320 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 800a304:	4b15      	ldr	r3, [pc, #84]	@ (800a35c <HAL_FLASH_Unlock+0x68>)
 800a306:	4a16      	ldr	r2, [pc, #88]	@ (800a360 <HAL_FLASH_Unlock+0x6c>)
 800a308:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 800a30a:	4b14      	ldr	r3, [pc, #80]	@ (800a35c <HAL_FLASH_Unlock+0x68>)
 800a30c:	4a15      	ldr	r2, [pc, #84]	@ (800a364 <HAL_FLASH_Unlock+0x70>)
 800a30e:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800a310:	4b12      	ldr	r3, [pc, #72]	@ (800a35c <HAL_FLASH_Unlock+0x68>)
 800a312:	68db      	ldr	r3, [r3, #12]
 800a314:	f003 0301 	and.w	r3, r3, #1
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d001      	beq.n	800a320 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 800a31c:	2301      	movs	r3, #1
 800a31e:	e018      	b.n	800a352 <HAL_FLASH_Unlock+0x5e>
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800a320:	4b0e      	ldr	r3, [pc, #56]	@ (800a35c <HAL_FLASH_Unlock+0x68>)
 800a322:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800a326:	f003 0301 	and.w	r3, r3, #1
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d010      	beq.n	800a350 <HAL_FLASH_Unlock+0x5c>
  {
    /* Authorize the FLASH Bank2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 800a32e:	4b0b      	ldr	r3, [pc, #44]	@ (800a35c <HAL_FLASH_Unlock+0x68>)
 800a330:	4a0b      	ldr	r2, [pc, #44]	@ (800a360 <HAL_FLASH_Unlock+0x6c>)
 800a332:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 800a336:	4b09      	ldr	r3, [pc, #36]	@ (800a35c <HAL_FLASH_Unlock+0x68>)
 800a338:	4a0a      	ldr	r2, [pc, #40]	@ (800a364 <HAL_FLASH_Unlock+0x70>)
 800a33a:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    /* Verify Flash Bank2 is unlocked */
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800a33e:	4b07      	ldr	r3, [pc, #28]	@ (800a35c <HAL_FLASH_Unlock+0x68>)
 800a340:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800a344:	f003 0301 	and.w	r3, r3, #1
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d001      	beq.n	800a350 <HAL_FLASH_Unlock+0x5c>
    {
      return HAL_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	e000      	b.n	800a352 <HAL_FLASH_Unlock+0x5e>
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800a350:	2300      	movs	r3, #0
}
 800a352:	4618      	mov	r0, r3
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr
 800a35c:	52002000 	.word	0x52002000
 800a360:	45670123 	.word	0x45670123
 800a364:	cdef89ab 	.word	0xcdef89ab

0800a368 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800a368:	b480      	push	{r7}
 800a36a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 800a36c:	4b12      	ldr	r3, [pc, #72]	@ (800a3b8 <HAL_FLASH_Lock+0x50>)
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	4a11      	ldr	r2, [pc, #68]	@ (800a3b8 <HAL_FLASH_Lock+0x50>)
 800a372:	f043 0301 	orr.w	r3, r3, #1
 800a376:	60d3      	str	r3, [r2, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 800a378:	4b0f      	ldr	r3, [pc, #60]	@ (800a3b8 <HAL_FLASH_Lock+0x50>)
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	f003 0301 	and.w	r3, r3, #1
 800a380:	2b00      	cmp	r3, #0
 800a382:	d101      	bne.n	800a388 <HAL_FLASH_Lock+0x20>
  {
    return HAL_ERROR;
 800a384:	2301      	movs	r3, #1
 800a386:	e011      	b.n	800a3ac <HAL_FLASH_Lock+0x44>
  }

#if defined (DUAL_BANK)
  /* Set the LOCK Bit to lock the FLASH Bank2 Control Register access */
  SET_BIT(FLASH->CR2, FLASH_CR_LOCK);
 800a388:	4b0b      	ldr	r3, [pc, #44]	@ (800a3b8 <HAL_FLASH_Lock+0x50>)
 800a38a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800a38e:	4a0a      	ldr	r2, [pc, #40]	@ (800a3b8 <HAL_FLASH_Lock+0x50>)
 800a390:	f043 0301 	orr.w	r3, r3, #1
 800a394:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

  /* Verify Flash Bank2 is locked */
  if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) == 0U)
 800a398:	4b07      	ldr	r3, [pc, #28]	@ (800a3b8 <HAL_FLASH_Lock+0x50>)
 800a39a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800a39e:	f003 0301 	and.w	r3, r3, #1
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d101      	bne.n	800a3aa <HAL_FLASH_Lock+0x42>
  {
    return HAL_ERROR;
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e000      	b.n	800a3ac <HAL_FLASH_Lock+0x44>
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800a3aa:	2300      	movs	r3, #0
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b4:	4770      	bx	lr
 800a3b6:	bf00      	nop
 800a3b8:	52002000 	.word	0x52002000

0800a3bc <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 800a3c0:	4b0c      	ldr	r3, [pc, #48]	@ (800a3f4 <HAL_FLASH_OB_Unlock+0x38>)
 800a3c2:	699b      	ldr	r3, [r3, #24]
 800a3c4:	f003 0301 	and.w	r3, r3, #1
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d00d      	beq.n	800a3e8 <HAL_FLASH_OB_Unlock+0x2c>
  {
    /* Authorizes the Option Byte registers programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1);
 800a3cc:	4b09      	ldr	r3, [pc, #36]	@ (800a3f4 <HAL_FLASH_OB_Unlock+0x38>)
 800a3ce:	4a0a      	ldr	r2, [pc, #40]	@ (800a3f8 <HAL_FLASH_OB_Unlock+0x3c>)
 800a3d0:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2);
 800a3d2:	4b08      	ldr	r3, [pc, #32]	@ (800a3f4 <HAL_FLASH_OB_Unlock+0x38>)
 800a3d4:	4a09      	ldr	r2, [pc, #36]	@ (800a3fc <HAL_FLASH_OB_Unlock+0x40>)
 800a3d6:	609a      	str	r2, [r3, #8]

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 800a3d8:	4b06      	ldr	r3, [pc, #24]	@ (800a3f4 <HAL_FLASH_OB_Unlock+0x38>)
 800a3da:	699b      	ldr	r3, [r3, #24]
 800a3dc:	f003 0301 	and.w	r3, r3, #1
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d001      	beq.n	800a3e8 <HAL_FLASH_OB_Unlock+0x2c>
    {
      return HAL_ERROR;
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	e000      	b.n	800a3ea <HAL_FLASH_OB_Unlock+0x2e>
    }
  }

  return HAL_OK;
 800a3e8:	2300      	movs	r3, #0
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr
 800a3f4:	52002000 	.word	0x52002000
 800a3f8:	08192a3b 	.word	0x08192a3b
 800a3fc:	4c5d6e7f 	.word	0x4c5d6e7f

0800a400 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 800a400:	b480      	push	{r7}
 800a402:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK);
 800a404:	4b09      	ldr	r3, [pc, #36]	@ (800a42c <HAL_FLASH_OB_Lock+0x2c>)
 800a406:	699b      	ldr	r3, [r3, #24]
 800a408:	4a08      	ldr	r2, [pc, #32]	@ (800a42c <HAL_FLASH_OB_Lock+0x2c>)
 800a40a:	f043 0301 	orr.w	r3, r3, #1
 800a40e:	6193      	str	r3, [r2, #24]

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) == 0U)
 800a410:	4b06      	ldr	r3, [pc, #24]	@ (800a42c <HAL_FLASH_OB_Lock+0x2c>)
 800a412:	699b      	ldr	r3, [r3, #24]
 800a414:	f003 0301 	and.w	r3, r3, #1
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d101      	bne.n	800a420 <HAL_FLASH_OB_Lock+0x20>
  {
    return HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e000      	b.n	800a422 <HAL_FLASH_OB_Lock+0x22>
  }

  return HAL_OK;
 800a420:	2300      	movs	r3, #0
}
 800a422:	4618      	mov	r0, r3
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr
 800a42c:	52002000 	.word	0x52002000

0800a430 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option bytes loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b082      	sub	sp, #8
 800a434:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;

  /* Wait for CRC computation to be completed */
  if (FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800a436:	2101      	movs	r1, #1
 800a438:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a43c:	f000 f90c 	bl	800a658 <FLASH_CRC_WaitForLastOperation>
 800a440:	4603      	mov	r3, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	d002      	beq.n	800a44c <HAL_FLASH_OB_Launch+0x1c>
  {
    status = HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	71fb      	strb	r3, [r7, #7]
 800a44a:	e00c      	b.n	800a466 <HAL_FLASH_OB_Launch+0x36>
  }
#if defined (DUAL_BANK)
  else if (FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800a44c:	2102      	movs	r1, #2
 800a44e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a452:	f000 f901 	bl	800a658 <FLASH_CRC_WaitForLastOperation>
 800a456:	4603      	mov	r3, r0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d002      	beq.n	800a462 <HAL_FLASH_OB_Launch+0x32>
  {
    status = HAL_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	71fb      	strb	r3, [r7, #7]
 800a460:	e001      	b.n	800a466 <HAL_FLASH_OB_Launch+0x36>
  }
#endif /* DUAL_BANK */
  else
  {
    status = HAL_OK;
 800a462:	2300      	movs	r3, #0
 800a464:	71fb      	strb	r3, [r7, #7]
  }

  if (status == HAL_OK)
 800a466:	79fb      	ldrb	r3, [r7, #7]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d10b      	bne.n	800a484 <HAL_FLASH_OB_Launch+0x54>
  {
    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTSTART);
 800a46c:	4b08      	ldr	r3, [pc, #32]	@ (800a490 <HAL_FLASH_OB_Launch+0x60>)
 800a46e:	699b      	ldr	r3, [r3, #24]
 800a470:	4a07      	ldr	r2, [pc, #28]	@ (800a490 <HAL_FLASH_OB_Launch+0x60>)
 800a472:	f043 0302 	orr.w	r3, r3, #2
 800a476:	6193      	str	r3, [r2, #24]

    /* Wait for OB change operation to be completed */
    status = FLASH_OB_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a478:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a47c:	f000 f8b0 	bl	800a5e0 <FLASH_OB_WaitForLastOperation>
 800a480:	4603      	mov	r3, r0
 800a482:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a484:	79fb      	ldrb	r3, [r7, #7]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3708      	adds	r7, #8
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	52002000 	.word	0x52002000

0800a494 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_DBECC_BANK2: Double Detection ECC on Bank 2
  *            @arg HAL_FLASH_ERROR_CRCRD_BANK2: CRC Read Error on Bank 2
  */

uint32_t HAL_FLASH_GetError(void)
{
 800a494:	b480      	push	{r7}
 800a496:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 800a498:	4b03      	ldr	r3, [pc, #12]	@ (800a4a8 <HAL_FLASH_GetError+0x14>)
 800a49a:	699b      	ldr	r3, [r3, #24]
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr
 800a4a6:	bf00      	nop
 800a4a8:	240001b4 	.word	0x240001b4

0800a4ac <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b086      	sub	sp, #24
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
 800a4b4:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 800a4b6:	2304      	movs	r3, #4
 800a4b8:	617b      	str	r3, [r7, #20]
  uint32_t errorflag = 0;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = HAL_GetTick();
 800a4be:	f7f9 faed 	bl	8003a9c <HAL_GetTick>
 800a4c2:	60f8      	str	r0, [r7, #12]

  assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank));

#if defined (DUAL_BANK)

  if (Bank == FLASH_BANK_2)
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	2b02      	cmp	r3, #2
 800a4c8:	d113      	bne.n	800a4f2 <FLASH_WaitForLastOperation+0x46>
  {
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
 800a4ca:	4b40      	ldr	r3, [pc, #256]	@ (800a5cc <FLASH_WaitForLastOperation+0x120>)
 800a4cc:	617b      	str	r3, [r7, #20]
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800a4ce:	e010      	b.n	800a4f2 <FLASH_WaitForLastOperation+0x46>
  {
    if(Timeout != HAL_MAX_DELAY)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4d6:	d00c      	beq.n	800a4f2 <FLASH_WaitForLastOperation+0x46>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a4d8:	f7f9 fae0 	bl	8003a9c <HAL_GetTick>
 800a4dc:	4602      	mov	r2, r0
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	1ad3      	subs	r3, r2, r3
 800a4e2:	687a      	ldr	r2, [r7, #4]
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d302      	bcc.n	800a4ee <FLASH_WaitForLastOperation+0x42>
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d101      	bne.n	800a4f2 <FLASH_WaitForLastOperation+0x46>
      {
        return HAL_TIMEOUT;
 800a4ee:	2303      	movs	r3, #3
 800a4f0:	e068      	b.n	800a5c4 <FLASH_WaitForLastOperation+0x118>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800a4f2:	697a      	ldr	r2, [r7, #20]
 800a4f4:	4b36      	ldr	r3, [pc, #216]	@ (800a5d0 <FLASH_WaitForLastOperation+0x124>)
 800a4f6:	4013      	ands	r3, r2
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d10a      	bne.n	800a512 <FLASH_WaitForLastOperation+0x66>
 800a4fc:	4b35      	ldr	r3, [pc, #212]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a4fe:	691a      	ldr	r2, [r3, #16]
 800a500:	697b      	ldr	r3, [r7, #20]
 800a502:	4013      	ands	r3, r2
 800a504:	697a      	ldr	r2, [r7, #20]
 800a506:	429a      	cmp	r2, r3
 800a508:	bf0c      	ite	eq
 800a50a:	2301      	moveq	r3, #1
 800a50c:	2300      	movne	r3, #0
 800a50e:	b2db      	uxtb	r3, r3
 800a510:	e00c      	b.n	800a52c <FLASH_WaitForLastOperation+0x80>
 800a512:	4b30      	ldr	r3, [pc, #192]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a514:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800a518:	43da      	mvns	r2, r3
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	4013      	ands	r3, r2
 800a51e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a522:	2b00      	cmp	r3, #0
 800a524:	bf0c      	ite	eq
 800a526:	2301      	moveq	r3, #1
 800a528:	2300      	movne	r3, #0
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d1cf      	bne.n	800a4d0 <FLASH_WaitForLastOperation+0x24>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	2b01      	cmp	r3, #1
 800a534:	d105      	bne.n	800a542 <FLASH_WaitForLastOperation+0x96>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 800a536:	4b27      	ldr	r3, [pc, #156]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a538:	691a      	ldr	r2, [r3, #16]
 800a53a:	4b27      	ldr	r3, [pc, #156]	@ (800a5d8 <FLASH_WaitForLastOperation+0x12c>)
 800a53c:	4013      	ands	r3, r2
 800a53e:	613b      	str	r3, [r7, #16]
 800a540:	e007      	b.n	800a552 <FLASH_WaitForLastOperation+0xa6>
  }
#if defined (DUAL_BANK)
  else
  {
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 800a542:	4b24      	ldr	r3, [pc, #144]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a544:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800a548:	4b23      	ldr	r3, [pc, #140]	@ (800a5d8 <FLASH_WaitForLastOperation+0x12c>)
 800a54a:	4013      	ands	r3, r2
 800a54c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a550:	613b      	str	r3, [r7, #16]
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d016      	beq.n	800a58a <FLASH_WaitForLastOperation+0xde>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800a55c:	4b1f      	ldr	r3, [pc, #124]	@ (800a5dc <FLASH_WaitForLastOperation+0x130>)
 800a55e:	699a      	ldr	r2, [r3, #24]
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	4313      	orrs	r3, r2
 800a564:	4a1d      	ldr	r2, [pc, #116]	@ (800a5dc <FLASH_WaitForLastOperation+0x130>)
 800a566:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 800a568:	693a      	ldr	r2, [r7, #16]
 800a56a:	4b19      	ldr	r3, [pc, #100]	@ (800a5d0 <FLASH_WaitForLastOperation+0x124>)
 800a56c:	4013      	ands	r3, r2
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d103      	bne.n	800a57a <FLASH_WaitForLastOperation+0xce>
 800a572:	4a18      	ldr	r2, [pc, #96]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	6153      	str	r3, [r2, #20]
 800a578:	e005      	b.n	800a586 <FLASH_WaitForLastOperation+0xda>
 800a57a:	4a16      	ldr	r2, [pc, #88]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a582:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

    return HAL_ERROR;
 800a586:	2301      	movs	r3, #1
 800a588:	e01c      	b.n	800a5c4 <FLASH_WaitForLastOperation+0x118>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	d10b      	bne.n	800a5a8 <FLASH_WaitForLastOperation+0xfc>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 800a590:	4b10      	ldr	r3, [pc, #64]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a592:	691b      	ldr	r3, [r3, #16]
 800a594:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a59c:	d111      	bne.n	800a5c2 <FLASH_WaitForLastOperation+0x116>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 800a59e:	4b0d      	ldr	r3, [pc, #52]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a5a0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a5a4:	615a      	str	r2, [r3, #20]
 800a5a6:	e00c      	b.n	800a5c2 <FLASH_WaitForLastOperation+0x116>
    }
  }
#if defined (DUAL_BANK)
  else
  {
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 800a5a8:	4b0a      	ldr	r3, [pc, #40]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a5aa:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800a5ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a5b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5b6:	d104      	bne.n	800a5c2 <FLASH_WaitForLastOperation+0x116>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 800a5b8:	4b06      	ldr	r3, [pc, #24]	@ (800a5d4 <FLASH_WaitForLastOperation+0x128>)
 800a5ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a5be:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800a5c2:	2300      	movs	r3, #0
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3718      	adds	r7, #24
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}
 800a5cc:	80000004 	.word	0x80000004
 800a5d0:	e010fff0 	.word	0xe010fff0
 800a5d4:	52002000 	.word	0x52002000
 800a5d8:	17ee0000 	.word	0x17ee0000
 800a5dc:	240001b4 	.word	0x240001b4

0800a5e0 <FLASH_OB_WaitForLastOperation>:
  * @brief  Wait for a FLASH Option Bytes change operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_OB_WaitForLastOperation(uint32_t Timeout)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b084      	sub	sp, #16
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  /* Get timeout */
  uint32_t tickstart = HAL_GetTick();
 800a5e8:	f7f9 fa58 	bl	8003a9c <HAL_GetTick>
 800a5ec:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH Option Bytes change operation to complete by polling on OPT_BUSY flag to be reset */
  while(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPT_BUSY) != 0U)
 800a5ee:	e010      	b.n	800a612 <FLASH_OB_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5f6:	d00c      	beq.n	800a612 <FLASH_OB_WaitForLastOperation+0x32>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a5f8:	f7f9 fa50 	bl	8003a9c <HAL_GetTick>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	1ad3      	subs	r3, r2, r3
 800a602:	687a      	ldr	r2, [r7, #4]
 800a604:	429a      	cmp	r2, r3
 800a606:	d302      	bcc.n	800a60e <FLASH_OB_WaitForLastOperation+0x2e>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d101      	bne.n	800a612 <FLASH_OB_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800a60e:	2303      	movs	r3, #3
 800a610:	e01a      	b.n	800a648 <FLASH_OB_WaitForLastOperation+0x68>
  while(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPT_BUSY) != 0U)
 800a612:	4b0f      	ldr	r3, [pc, #60]	@ (800a650 <FLASH_OB_WaitForLastOperation+0x70>)
 800a614:	69db      	ldr	r3, [r3, #28]
 800a616:	f003 0301 	and.w	r3, r3, #1
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d1e8      	bne.n	800a5f0 <FLASH_OB_WaitForLastOperation+0x10>
      }
    }
  }

  /* Check option byte change error */
  if(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPTCHANGEERR) != 0U)
 800a61e:	4b0c      	ldr	r3, [pc, #48]	@ (800a650 <FLASH_OB_WaitForLastOperation+0x70>)
 800a620:	69db      	ldr	r3, [r3, #28]
 800a622:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a626:	2b00      	cmp	r3, #0
 800a628:	d00d      	beq.n	800a646 <FLASH_OB_WaitForLastOperation+0x66>
  {
    /* Save the error code */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OB_CHANGE;
 800a62a:	4b0a      	ldr	r3, [pc, #40]	@ (800a654 <FLASH_OB_WaitForLastOperation+0x74>)
 800a62c:	699b      	ldr	r3, [r3, #24]
 800a62e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a632:	4a08      	ldr	r2, [pc, #32]	@ (800a654 <FLASH_OB_WaitForLastOperation+0x74>)
 800a634:	6193      	str	r3, [r2, #24]

    /* Clear the OB error flag */
    FLASH->OPTCCR |= FLASH_OPTCCR_CLR_OPTCHANGEERR;
 800a636:	4b06      	ldr	r3, [pc, #24]	@ (800a650 <FLASH_OB_WaitForLastOperation+0x70>)
 800a638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a63a:	4a05      	ldr	r2, [pc, #20]	@ (800a650 <FLASH_OB_WaitForLastOperation+0x70>)
 800a63c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a640:	6253      	str	r3, [r2, #36]	@ 0x24

    return HAL_ERROR;
 800a642:	2301      	movs	r3, #1
 800a644:	e000      	b.n	800a648 <FLASH_OB_WaitForLastOperation+0x68>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800a646:	2300      	movs	r3, #0
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3710      	adds	r7, #16
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}
 800a650:	52002000 	.word	0x52002000
 800a654:	240001b4 	.word	0x240001b4

0800a658 <FLASH_CRC_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_CRC_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
 800a660:	6039      	str	r1, [r7, #0]
  uint32_t bsyflag;
  uint32_t tickstart = HAL_GetTick();
 800a662:	f7f9 fa1b 	bl	8003a9c <HAL_GetTick>
 800a666:	60b8      	str	r0, [r7, #8]

  assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank));

  /* Select bsyflag depending on Bank */
  if(Bank == FLASH_BANK_1)
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	2b01      	cmp	r3, #1
 800a66c:	d102      	bne.n	800a674 <FLASH_CRC_WaitForLastOperation+0x1c>
  {
    bsyflag = FLASH_FLAG_CRC_BUSY_BANK1;
 800a66e:	2308      	movs	r3, #8
 800a670:	60fb      	str	r3, [r7, #12]
 800a672:	e013      	b.n	800a69c <FLASH_CRC_WaitForLastOperation+0x44>
  }
  else
  {
    bsyflag = FLASH_FLAG_CRC_BUSY_BANK2;
 800a674:	4b31      	ldr	r3, [pc, #196]	@ (800a73c <FLASH_CRC_WaitForLastOperation+0xe4>)
 800a676:	60fb      	str	r3, [r7, #12]
  }

  /* Wait for the FLASH CRC computation to complete by polling on CRC_BUSY flag to be reset */
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800a678:	e010      	b.n	800a69c <FLASH_CRC_WaitForLastOperation+0x44>
  {
    if(Timeout != HAL_MAX_DELAY)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a680:	d00c      	beq.n	800a69c <FLASH_CRC_WaitForLastOperation+0x44>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a682:	f7f9 fa0b 	bl	8003a9c <HAL_GetTick>
 800a686:	4602      	mov	r2, r0
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	1ad3      	subs	r3, r2, r3
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	429a      	cmp	r2, r3
 800a690:	d302      	bcc.n	800a698 <FLASH_CRC_WaitForLastOperation+0x40>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d101      	bne.n	800a69c <FLASH_CRC_WaitForLastOperation+0x44>
      {
        return HAL_TIMEOUT;
 800a698:	2303      	movs	r3, #3
 800a69a:	e04a      	b.n	800a732 <FLASH_CRC_WaitForLastOperation+0xda>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800a69c:	68fa      	ldr	r2, [r7, #12]
 800a69e:	4b28      	ldr	r3, [pc, #160]	@ (800a740 <FLASH_CRC_WaitForLastOperation+0xe8>)
 800a6a0:	4013      	ands	r3, r2
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d10a      	bne.n	800a6bc <FLASH_CRC_WaitForLastOperation+0x64>
 800a6a6:	4b27      	ldr	r3, [pc, #156]	@ (800a744 <FLASH_CRC_WaitForLastOperation+0xec>)
 800a6a8:	691a      	ldr	r2, [r3, #16]
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	4013      	ands	r3, r2
 800a6ae:	68fa      	ldr	r2, [r7, #12]
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	bf0c      	ite	eq
 800a6b4:	2301      	moveq	r3, #1
 800a6b6:	2300      	movne	r3, #0
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	e00c      	b.n	800a6d6 <FLASH_CRC_WaitForLastOperation+0x7e>
 800a6bc:	4b21      	ldr	r3, [pc, #132]	@ (800a744 <FLASH_CRC_WaitForLastOperation+0xec>)
 800a6be:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800a6c2:	43da      	mvns	r2, r3
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	4013      	ands	r3, r2
 800a6c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	bf0c      	ite	eq
 800a6d0:	2301      	moveq	r3, #1
 800a6d2:	2300      	movne	r3, #0
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d1cf      	bne.n	800a67a <FLASH_CRC_WaitForLastOperation+0x22>
      }
    }
  }

  /* Check FLASH CRC read error flag  */
  if(Bank == FLASH_BANK_1)
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	2b01      	cmp	r3, #1
 800a6de:	d112      	bne.n	800a706 <FLASH_CRC_WaitForLastOperation+0xae>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_CRCRDERR_BANK1))
 800a6e0:	4b18      	ldr	r3, [pc, #96]	@ (800a744 <FLASH_CRC_WaitForLastOperation+0xec>)
 800a6e2:	691b      	ldr	r3, [r3, #16]
 800a6e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a6e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6ec:	d120      	bne.n	800a730 <FLASH_CRC_WaitForLastOperation+0xd8>
    {
      /* Save the error code */
      pFlash.ErrorCode |= HAL_FLASH_ERROR_CRCRD_BANK1;
 800a6ee:	4b16      	ldr	r3, [pc, #88]	@ (800a748 <FLASH_CRC_WaitForLastOperation+0xf0>)
 800a6f0:	699b      	ldr	r3, [r3, #24]
 800a6f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6f6:	4a14      	ldr	r2, [pc, #80]	@ (800a748 <FLASH_CRC_WaitForLastOperation+0xf0>)
 800a6f8:	6193      	str	r3, [r2, #24]

      /* Clear FLASH CRC read error pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_CRCRDERR_BANK1);
 800a6fa:	4b12      	ldr	r3, [pc, #72]	@ (800a744 <FLASH_CRC_WaitForLastOperation+0xec>)
 800a6fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a700:	615a      	str	r2, [r3, #20]

      return HAL_ERROR;
 800a702:	2301      	movs	r3, #1
 800a704:	e015      	b.n	800a732 <FLASH_CRC_WaitForLastOperation+0xda>
    }
  }
#if defined (DUAL_BANK)
  else
  {
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_CRCRDERR_BANK2))
 800a706:	4b0f      	ldr	r3, [pc, #60]	@ (800a744 <FLASH_CRC_WaitForLastOperation+0xec>)
 800a708:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800a70c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a710:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a714:	d10c      	bne.n	800a730 <FLASH_CRC_WaitForLastOperation+0xd8>
    {
      /* Save the error code */
      pFlash.ErrorCode |= HAL_FLASH_ERROR_CRCRD_BANK2;
 800a716:	4b0c      	ldr	r3, [pc, #48]	@ (800a748 <FLASH_CRC_WaitForLastOperation+0xf0>)
 800a718:	699b      	ldr	r3, [r3, #24]
 800a71a:	f043 4310 	orr.w	r3, r3, #2415919104	@ 0x90000000
 800a71e:	4a0a      	ldr	r2, [pc, #40]	@ (800a748 <FLASH_CRC_WaitForLastOperation+0xf0>)
 800a720:	6193      	str	r3, [r2, #24]

      /* Clear FLASH CRC read error pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_CRCRDERR_BANK2);
 800a722:	4b08      	ldr	r3, [pc, #32]	@ (800a744 <FLASH_CRC_WaitForLastOperation+0xec>)
 800a724:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a728:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

      return HAL_ERROR;
 800a72c:	2301      	movs	r3, #1
 800a72e:	e000      	b.n	800a732 <FLASH_CRC_WaitForLastOperation+0xda>
    }
  }
#endif /* DUAL_BANK */

  /* If there is no error flag set */
  return HAL_OK;
 800a730:	2300      	movs	r3, #0
}
 800a732:	4618      	mov	r0, r3
 800a734:	3710      	adds	r7, #16
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
 800a73a:	bf00      	nop
 800a73c:	80000008 	.word	0x80000008
 800a740:	e010fff0 	.word	0xe010fff0
 800a744:	52002000 	.word	0x52002000
 800a748:	240001b4 	.word	0x240001b4

0800a74c <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a756:	2300      	movs	r3, #0
 800a758:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a75a:	4b5e      	ldr	r3, [pc, #376]	@ (800a8d4 <HAL_FLASHEx_Erase+0x188>)
 800a75c:	7d1b      	ldrb	r3, [r3, #20]
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d101      	bne.n	800a766 <HAL_FLASHEx_Erase+0x1a>
 800a762:	2302      	movs	r3, #2
 800a764:	e0b2      	b.n	800a8cc <HAL_FLASHEx_Erase+0x180>
 800a766:	4b5b      	ldr	r3, [pc, #364]	@ (800a8d4 <HAL_FLASHEx_Erase+0x188>)
 800a768:	2201      	movs	r2, #1
 800a76a:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800a76c:	4b59      	ldr	r3, [pc, #356]	@ (800a8d4 <HAL_FLASHEx_Erase+0x188>)
 800a76e:	2200      	movs	r2, #0
 800a770:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	685b      	ldr	r3, [r3, #4]
 800a776:	f003 0301 	and.w	r3, r3, #1
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d009      	beq.n	800a792 <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800a77e:	2101      	movs	r1, #1
 800a780:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a784:	f7ff fe92 	bl	800a4ac <FLASH_WaitForLastOperation>
 800a788:	4603      	mov	r3, r0
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d001      	beq.n	800a792 <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 800a78e:	2301      	movs	r3, #1
 800a790:	73fb      	strb	r3, [r7, #15]
    }
  }

#if defined (DUAL_BANK)
  /* Wait for last operation to be completed on Bank2 */
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	685b      	ldr	r3, [r3, #4]
 800a796:	f003 0302 	and.w	r3, r3, #2
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d009      	beq.n	800a7b2 <HAL_FLASHEx_Erase+0x66>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800a79e:	2102      	movs	r1, #2
 800a7a0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a7a4:	f7ff fe82 	bl	800a4ac <FLASH_WaitForLastOperation>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d001      	beq.n	800a7b2 <HAL_FLASHEx_Erase+0x66>
    {
      status = HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 800a7b2:	7bfb      	ldrb	r3, [r7, #15]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f040 8085 	bne.w	800a8c4 <HAL_FLASHEx_Erase+0x178>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d136      	bne.n	800a830 <HAL_FLASHEx_Erase+0xe4>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	691a      	ldr	r2, [r3, #16]
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	685b      	ldr	r3, [r3, #4]
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4610      	mov	r0, r2
 800a7ce:	f000 fb85 	bl	800aedc <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	f003 0301 	and.w	r3, r3, #1
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00f      	beq.n	800a7fe <HAL_FLASHEx_Erase+0xb2>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800a7de:	2101      	movs	r1, #1
 800a7e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a7e4:	f7ff fe62 	bl	800a4ac <FLASH_WaitForLastOperation>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d001      	beq.n	800a7f2 <HAL_FLASHEx_Erase+0xa6>
        {
          status = HAL_ERROR;
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 800a7f2:	4b39      	ldr	r3, [pc, #228]	@ (800a8d8 <HAL_FLASHEx_Erase+0x18c>)
 800a7f4:	68db      	ldr	r3, [r3, #12]
 800a7f6:	4a38      	ldr	r2, [pc, #224]	@ (800a8d8 <HAL_FLASHEx_Erase+0x18c>)
 800a7f8:	f023 0308 	bic.w	r3, r3, #8
 800a7fc:	60d3      	str	r3, [r2, #12]
      }
#if defined (DUAL_BANK)
      /* Wait for last operation to be completed on Bank 2 */
      if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	685b      	ldr	r3, [r3, #4]
 800a802:	f003 0302 	and.w	r3, r3, #2
 800a806:	2b00      	cmp	r3, #0
 800a808:	d05c      	beq.n	800a8c4 <HAL_FLASHEx_Erase+0x178>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800a80a:	2102      	movs	r1, #2
 800a80c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a810:	f7ff fe4c 	bl	800a4ac <FLASH_WaitForLastOperation>
 800a814:	4603      	mov	r3, r0
 800a816:	2b00      	cmp	r3, #0
 800a818:	d001      	beq.n	800a81e <HAL_FLASHEx_Erase+0xd2>
        {
          status = HAL_ERROR;
 800a81a:	2301      	movs	r3, #1
 800a81c:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank2 BER Bit */
        FLASH->CR2 &= (~FLASH_CR_BER);
 800a81e:	4b2e      	ldr	r3, [pc, #184]	@ (800a8d8 <HAL_FLASHEx_Erase+0x18c>)
 800a820:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800a824:	4a2c      	ldr	r2, [pc, #176]	@ (800a8d8 <HAL_FLASHEx_Erase+0x18c>)
 800a826:	f023 0308 	bic.w	r3, r3, #8
 800a82a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
 800a82e:	e049      	b.n	800a8c4 <HAL_FLASHEx_Erase+0x178>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	f04f 32ff 	mov.w	r2, #4294967295
 800a836:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	60bb      	str	r3, [r7, #8]
 800a83e:	e039      	b.n	800a8b4 <HAL_FLASHEx_Erase+0x168>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6859      	ldr	r1, [r3, #4]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	691b      	ldr	r3, [r3, #16]
 800a848:	461a      	mov	r2, r3
 800a84a:	68b8      	ldr	r0, [r7, #8]
 800a84c:	f000 fbb0 	bl	800afb0 <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	f003 0301 	and.w	r3, r3, #1
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d00c      	beq.n	800a876 <HAL_FLASHEx_Erase+0x12a>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 800a85c:	2101      	movs	r1, #1
 800a85e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a862:	f7ff fe23 	bl	800a4ac <FLASH_WaitForLastOperation>
 800a866:	4603      	mov	r3, r0
 800a868:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800a86a:	4b1b      	ldr	r3, [pc, #108]	@ (800a8d8 <HAL_FLASHEx_Erase+0x18c>)
 800a86c:	68da      	ldr	r2, [r3, #12]
 800a86e:	491a      	ldr	r1, [pc, #104]	@ (800a8d8 <HAL_FLASHEx_Erase+0x18c>)
 800a870:	4b1a      	ldr	r3, [pc, #104]	@ (800a8dc <HAL_FLASHEx_Erase+0x190>)
 800a872:	4013      	ands	r3, r2
 800a874:	60cb      	str	r3, [r1, #12]
        }
#if defined (DUAL_BANK)
        if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	f003 0302 	and.w	r3, r3, #2
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d00e      	beq.n	800a8a0 <HAL_FLASHEx_Erase+0x154>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 800a882:	2102      	movs	r1, #2
 800a884:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a888:	f7ff fe10 	bl	800a4ac <FLASH_WaitForLastOperation>
 800a88c:	4603      	mov	r3, r0
 800a88e:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800a890:	4b11      	ldr	r3, [pc, #68]	@ (800a8d8 <HAL_FLASHEx_Erase+0x18c>)
 800a892:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800a896:	4910      	ldr	r1, [pc, #64]	@ (800a8d8 <HAL_FLASHEx_Erase+0x18c>)
 800a898:	4b10      	ldr	r3, [pc, #64]	@ (800a8dc <HAL_FLASHEx_Erase+0x190>)
 800a89a:	4013      	ands	r3, r2
 800a89c:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 800a8a0:	7bfb      	ldrb	r3, [r7, #15]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d003      	beq.n	800a8ae <HAL_FLASHEx_Erase+0x162>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	68ba      	ldr	r2, [r7, #8]
 800a8aa:	601a      	str	r2, [r3, #0]
          break;
 800a8ac:	e00a      	b.n	800a8c4 <HAL_FLASHEx_Erase+0x178>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	3301      	adds	r3, #1
 800a8b2:	60bb      	str	r3, [r7, #8]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	68da      	ldr	r2, [r3, #12]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	4413      	add	r3, r2
 800a8be:	68ba      	ldr	r2, [r7, #8]
 800a8c0:	429a      	cmp	r2, r3
 800a8c2:	d3bd      	bcc.n	800a840 <HAL_FLASHEx_Erase+0xf4>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800a8c4:	4b03      	ldr	r3, [pc, #12]	@ (800a8d4 <HAL_FLASHEx_Erase+0x188>)
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	751a      	strb	r2, [r3, #20]

  return status;
 800a8ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3710      	adds	r7, #16
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}
 800a8d4:	240001b4 	.word	0x240001b4
 800a8d8:	52002000 	.word	0x52002000
 800a8dc:	fffff8fb 	.word	0xfffff8fb

0800a8e0 <HAL_FLASHEx_Erase_IT>:
  *         contains the configuration information for the erasing.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a8ec:	4b48      	ldr	r3, [pc, #288]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a8ee:	7d1b      	ldrb	r3, [r3, #20]
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	d101      	bne.n	800a8f8 <HAL_FLASHEx_Erase_IT+0x18>
 800a8f4:	2302      	movs	r3, #2
 800a8f6:	e087      	b.n	800aa08 <HAL_FLASHEx_Erase_IT+0x128>
 800a8f8:	4b45      	ldr	r3, [pc, #276]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800a8fe:	4b44      	ldr	r3, [pc, #272]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a900:	2200      	movs	r2, #0
 800a902:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank 1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	f003 0301 	and.w	r3, r3, #1
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d009      	beq.n	800a924 <HAL_FLASHEx_Erase_IT+0x44>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800a910:	2101      	movs	r1, #1
 800a912:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a916:	f7ff fdc9 	bl	800a4ac <FLASH_WaitForLastOperation>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d001      	beq.n	800a924 <HAL_FLASHEx_Erase_IT+0x44>
    {
      status = HAL_ERROR;
 800a920:	2301      	movs	r3, #1
 800a922:	73fb      	strb	r3, [r7, #15]
    }
  }

#if defined (DUAL_BANK)
  /* Wait for last operation to be completed on Bank 2 */
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	685b      	ldr	r3, [r3, #4]
 800a928:	f003 0302 	and.w	r3, r3, #2
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d009      	beq.n	800a944 <HAL_FLASHEx_Erase_IT+0x64>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800a930:	2102      	movs	r1, #2
 800a932:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800a936:	f7ff fdb9 	bl	800a4ac <FLASH_WaitForLastOperation>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d001      	beq.n	800a944 <HAL_FLASHEx_Erase_IT+0x64>
    {
      status = HAL_ERROR;
 800a940:	2301      	movs	r3, #1
 800a942:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* DUAL_BANK */

  if (status != HAL_OK)
 800a944:	7bfb      	ldrb	r3, [r7, #15]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d003      	beq.n	800a952 <HAL_FLASHEx_Erase_IT+0x72>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 800a94a:	4b31      	ldr	r3, [pc, #196]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a94c:	2200      	movs	r2, #0
 800a94e:	751a      	strb	r2, [r3, #20]
 800a950:	e059      	b.n	800aa06 <HAL_FLASHEx_Erase_IT+0x126>
  }
  else
  {
    if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	f003 0301 	and.w	r3, r3, #1
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d005      	beq.n	800a96a <HAL_FLASHEx_Erase_IT+0x8a>
    {
      /* Enable End of Operation and Error interrupts for Bank 1 */
#if defined (FLASH_CR_OPERRIE)
      __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1     | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \
 800a95e:	4b2d      	ldr	r3, [pc, #180]	@ (800aa14 <HAL_FLASHEx_Erase_IT+0x134>)
 800a960:	68db      	ldr	r3, [r3, #12]
 800a962:	4a2c      	ldr	r2, [pc, #176]	@ (800aa14 <HAL_FLASHEx_Erase_IT+0x134>)
 800a964:	f443 03de 	orr.w	r3, r3, #7274496	@ 0x6f0000
 800a968:	60d3      	str	r3, [r2, #12]
      __HAL_FLASH_ENABLE_IT_BANK1(FLASH_IT_EOP_BANK1     | FLASH_IT_WRPERR_BANK1 | FLASH_IT_PGSERR_BANK1 | \
                                  FLASH_IT_STRBERR_BANK1 | FLASH_IT_INCERR_BANK1);
#endif /* FLASH_CR_OPERRIE */
    }
#if defined (DUAL_BANK)
    if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	f003 0302 	and.w	r3, r3, #2
 800a972:	2b00      	cmp	r3, #0
 800a974:	d007      	beq.n	800a986 <HAL_FLASHEx_Erase_IT+0xa6>
    {
      /* Enable End of Operation and Error interrupts for Bank 2 */
#if defined (FLASH_CR_OPERRIE)
      __HAL_FLASH_ENABLE_IT_BANK2(FLASH_IT_EOP_BANK2     | FLASH_IT_WRPERR_BANK2 | FLASH_IT_PGSERR_BANK2 | \
 800a976:	4b27      	ldr	r3, [pc, #156]	@ (800aa14 <HAL_FLASHEx_Erase_IT+0x134>)
 800a978:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800a97c:	4a25      	ldr	r2, [pc, #148]	@ (800aa14 <HAL_FLASHEx_Erase_IT+0x134>)
 800a97e:	f443 03de 	orr.w	r3, r3, #7274496	@ 0x6f0000
 800a982:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                                  FLASH_IT_STRBERR_BANK2 | FLASH_IT_INCERR_BANK2);
#endif /* FLASH_CR_OPERRIE */
    }
#endif /* DUAL_BANK */

    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	2b01      	cmp	r3, #1
 800a98c:	d11b      	bne.n	800a9c6 <HAL_FLASHEx_Erase_IT+0xe6>
    {
      /*Mass erase to be done*/
      if(pEraseInit->Banks == FLASH_BANK_1)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	2b01      	cmp	r3, #1
 800a994:	d103      	bne.n	800a99e <HAL_FLASHEx_Erase_IT+0xbe>
      {
        pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE_BANK1;
 800a996:	4b1e      	ldr	r3, [pc, #120]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a998:	2202      	movs	r2, #2
 800a99a:	701a      	strb	r2, [r3, #0]
 800a99c:	e00a      	b.n	800a9b4 <HAL_FLASHEx_Erase_IT+0xd4>
      }
#if defined (DUAL_BANK)
      else if(pEraseInit->Banks == FLASH_BANK_2)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	2b02      	cmp	r3, #2
 800a9a4:	d103      	bne.n	800a9ae <HAL_FLASHEx_Erase_IT+0xce>
      {
        pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE_BANK2;
 800a9a6:	4b1a      	ldr	r3, [pc, #104]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a9a8:	2205      	movs	r2, #5
 800a9aa:	701a      	strb	r2, [r3, #0]
 800a9ac:	e002      	b.n	800a9b4 <HAL_FLASHEx_Erase_IT+0xd4>
      }
#endif /* DUAL_BANK */
      else
      {
        pFlash.ProcedureOnGoing = FLASH_PROC_ALLBANK_MASSERASE;
 800a9ae:	4b18      	ldr	r3, [pc, #96]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a9b0:	2207      	movs	r2, #7
 800a9b2:	701a      	strb	r2, [r3, #0]
      }

      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	691a      	ldr	r2, [r3, #16]
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	685b      	ldr	r3, [r3, #4]
 800a9bc:	4619      	mov	r1, r3
 800a9be:	4610      	mov	r0, r2
 800a9c0:	f000 fa8c 	bl	800aedc <FLASH_MassErase>
 800a9c4:	e01f      	b.n	800aa06 <HAL_FLASHEx_Erase_IT+0x126>
    }
    else
    {
      /* Erase by sector to be done */
#if defined (DUAL_BANK)
      if(pEraseInit->Banks == FLASH_BANK_1)
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	685b      	ldr	r3, [r3, #4]
 800a9ca:	2b01      	cmp	r3, #1
 800a9cc:	d103      	bne.n	800a9d6 <HAL_FLASHEx_Erase_IT+0xf6>
      {
        pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE_BANK1;
 800a9ce:	4b10      	ldr	r3, [pc, #64]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	701a      	strb	r2, [r3, #0]
 800a9d4:	e002      	b.n	800a9dc <HAL_FLASHEx_Erase_IT+0xfc>
      }
      else
      {
        pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE_BANK2;
 800a9d6:	4b0e      	ldr	r3, [pc, #56]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a9d8:	2204      	movs	r2, #4
 800a9da:	701a      	strb	r2, [r3, #0]
      }
#else
      pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE_BANK1;
#endif /* DUAL_BANK */

      pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	68db      	ldr	r3, [r3, #12]
 800a9e0:	4a0b      	ldr	r2, [pc, #44]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a9e2:	6053      	str	r3, [r2, #4]
      pFlash.Sector = pEraseInit->Sector;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	4a09      	ldr	r2, [pc, #36]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a9ea:	60d3      	str	r3, [r2, #12]
      pFlash.VoltageForErase = pEraseInit->VoltageRange;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	691b      	ldr	r3, [r3, #16]
 800a9f0:	4a07      	ldr	r2, [pc, #28]	@ (800aa10 <HAL_FLASHEx_Erase_IT+0x130>)
 800a9f2:	6093      	str	r3, [r2, #8]

      /* Erase first sector and wait for IT */
      FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->Banks, pEraseInit->VoltageRange);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6898      	ldr	r0, [r3, #8]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	6859      	ldr	r1, [r3, #4]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	691b      	ldr	r3, [r3, #16]
 800aa00:	461a      	mov	r2, r3
 800aa02:	f000 fad5 	bl	800afb0 <FLASH_Erase_Sector>
    }
  }

  return status;
 800aa06:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	3710      	adds	r7, #16
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bd80      	pop	{r7, pc}
 800aa10:	240001b4 	.word	0x240001b4
 800aa14:	52002000 	.word	0x52002000

0800aa18 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b084      	sub	sp, #16
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800aa20:	4b4e      	ldr	r3, [pc, #312]	@ (800ab5c <HAL_FLASHEx_OBProgram+0x144>)
 800aa22:	7d1b      	ldrb	r3, [r3, #20]
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d101      	bne.n	800aa2c <HAL_FLASHEx_OBProgram+0x14>
 800aa28:	2302      	movs	r3, #2
 800aa2a:	e092      	b.n	800ab52 <HAL_FLASHEx_OBProgram+0x13a>
 800aa2c:	4b4b      	ldr	r3, [pc, #300]	@ (800ab5c <HAL_FLASHEx_OBProgram+0x144>)
 800aa2e:	2201      	movs	r2, #1
 800aa30:	751a      	strb	r2, [r3, #20]

  /* Reset Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800aa32:	4b4a      	ldr	r3, [pc, #296]	@ (800ab5c <HAL_FLASHEx_OBProgram+0x144>)
 800aa34:	2200      	movs	r2, #0
 800aa36:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800aa38:	2101      	movs	r1, #1
 800aa3a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800aa3e:	f7ff fd35 	bl	800a4ac <FLASH_WaitForLastOperation>
 800aa42:	4603      	mov	r3, r0
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d002      	beq.n	800aa4e <HAL_FLASHEx_OBProgram+0x36>
  {
    status = HAL_ERROR;
 800aa48:	2301      	movs	r3, #1
 800aa4a:	73fb      	strb	r3, [r7, #15]
 800aa4c:	e00c      	b.n	800aa68 <HAL_FLASHEx_OBProgram+0x50>
  }
#if defined (DUAL_BANK)
  else if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800aa4e:	2102      	movs	r1, #2
 800aa50:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800aa54:	f7ff fd2a 	bl	800a4ac <FLASH_WaitForLastOperation>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d002      	beq.n	800aa64 <HAL_FLASHEx_OBProgram+0x4c>
  {
    status = HAL_ERROR;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	73fb      	strb	r3, [r7, #15]
 800aa62:	e001      	b.n	800aa68 <HAL_FLASHEx_OBProgram+0x50>
  }
#endif /* DUAL_BANK */
  else
  {
    status = HAL_OK;
 800aa64:	2300      	movs	r3, #0
 800aa66:	73fb      	strb	r3, [r7, #15]
  }

  if(status == HAL_OK)
 800aa68:	7bfb      	ldrb	r3, [r7, #15]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d16d      	bne.n	800ab4a <HAL_FLASHEx_OBProgram+0x132>
  {
    /*Write protection configuration*/
    if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f003 0301 	and.w	r3, r3, #1
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d014      	beq.n	800aaa4 <HAL_FLASHEx_OBProgram+0x8c>
    {
      assert_param(IS_WRPSTATE(pOBInit->WRPState));

      if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d108      	bne.n	800aa94 <HAL_FLASHEx_OBProgram+0x7c>
      {
        /*Enable of Write protection on the selected Sector*/
        FLASH_OB_EnableWRP(pOBInit->WRPSector,pOBInit->Banks);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	689a      	ldr	r2, [r3, #8]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	69db      	ldr	r3, [r3, #28]
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	4610      	mov	r0, r2
 800aa8e:	f000 facd 	bl	800b02c <FLASH_OB_EnableWRP>
 800aa92:	e007      	b.n	800aaa4 <HAL_FLASHEx_OBProgram+0x8c>
      }
      else
      {
        /*Disable of Write protection on the selected Sector*/
        FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	689a      	ldr	r2, [r3, #8]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	69db      	ldr	r3, [r3, #28]
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	4610      	mov	r0, r2
 800aaa0:	f000 faee 	bl	800b080 <FLASH_OB_DisableWRP>
      }
    }

    /* Read protection configuration */
    if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f003 0302 	and.w	r3, r3, #2
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d004      	beq.n	800aaba <HAL_FLASHEx_OBProgram+0xa2>
    {
      /* Configure the Read protection level */
      FLASH_OB_RDPConfig(pOBInit->RDPLevel);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	68db      	ldr	r3, [r3, #12]
 800aab4:	4618      	mov	r0, r3
 800aab6:	f000 fb39 	bl	800b12c <FLASH_OB_RDPConfig>
    }

    /* User Configuration */
    if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f003 0304 	and.w	r3, r3, #4
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d007      	beq.n	800aad6 <HAL_FLASHEx_OBProgram+0xbe>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	695a      	ldr	r2, [r3, #20]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	699b      	ldr	r3, [r3, #24]
 800aace:	4619      	mov	r1, r3
 800aad0:	4610      	mov	r0, r2
 800aad2:	f000 fb5b 	bl	800b18c <FLASH_OB_UserConfig>
    }

    /* PCROP Configuration */
    if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f003 0308 	and.w	r3, r3, #8
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d009      	beq.n	800aaf6 <HAL_FLASHEx_OBProgram+0xde>
    {
      assert_param(IS_FLASH_BANK(pOBInit->Banks));

      /*Configure the Proprietary code readout protection */
      FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr, pOBInit->Banks);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6a18      	ldr	r0, [r3, #32]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	69db      	ldr	r3, [r3, #28]
 800aaf2:	f000 fc03 	bl	800b2fc <FLASH_OB_PCROPConfig>
    }

    /* BOR Level configuration */
    if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	f003 0310 	and.w	r3, r3, #16
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d004      	beq.n	800ab0c <HAL_FLASHEx_OBProgram+0xf4>
    {
      FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	691b      	ldr	r3, [r3, #16]
 800ab06:	4618      	mov	r0, r3
 800ab08:	f000 fc70 	bl	800b3ec <FLASH_OB_BOR_LevelConfig>
    {
      FLASH_OB_CM4BootAddConfig(pOBInit->CM4BootConfig, pOBInit->CM4BootAddr0, pOBInit->CM4BootAddr1);
    }
#else /* Single Core*/
    /* Boot Address  configuration */
    if((pOBInit->OptionType & OPTIONBYTE_BOOTADD) == OPTIONBYTE_BOOTADD)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d008      	beq.n	800ab2a <HAL_FLASHEx_OBProgram+0x112>
    {
      FLASH_OB_BootAddConfig(pOBInit->BootConfig, pOBInit->BootAddr0, pOBInit->BootAddr1);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab24:	461a      	mov	r2, r3
 800ab26:	f000 fc83 	bl	800b430 <FLASH_OB_BootAddConfig>
    }
#endif /*DUAL_CORE*/

    /* Secure area configuration */
    if((pOBInit->OptionType & OPTIONBYTE_SECURE_AREA) == OPTIONBYTE_SECURE_AREA)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f003 0320 	and.w	r3, r3, #32
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d009      	beq.n	800ab4a <HAL_FLASHEx_OBProgram+0x132>
    {
      FLASH_OB_SecureAreaConfig(pOBInit->SecureAreaConfig, pOBInit->SecureAreaStartAddr, pOBInit->SecureAreaEndAddr,pOBInit->Banks);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	69db      	ldr	r3, [r3, #28]
 800ab46:	f000 fcb9 	bl	800b4bc <FLASH_OB_SecureAreaConfig>
    }
#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ab4a:	4b04      	ldr	r3, [pc, #16]	@ (800ab5c <HAL_FLASHEx_OBProgram+0x144>)
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	751a      	strb	r2, [r3, #20]

  return status;
 800ab50:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3710      	adds	r7, #16
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}
 800ab5a:	bf00      	nop
 800ab5c:	240001b4 	.word	0x240001b4

0800ab60 <HAL_FLASHEx_OBGetConfig>:
  *         as this parameter is use to get the given Bank WRP, PCROP and secured area configuration.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b082      	sub	sp, #8
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_USER | OPTIONBYTE_RDP | OPTIONBYTE_BOR);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2216      	movs	r2, #22
 800ab6c:	601a      	str	r2, [r3, #0]

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800ab6e:	f000 faf1 	bl	800b154 <FLASH_OB_GetRDP>
 800ab72:	4602      	mov	r2, r0
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	60da      	str	r2, [r3, #12]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
 800ab78:	f000 fbaa 	bl	800b2d0 <FLASH_OB_GetUser>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	619a      	str	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 800ab82:	f000 fc47 	bl	800b414 <FLASH_OB_GetBOR>
 800ab86:	4602      	mov	r2, r0
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	611a      	str	r2, [r3, #16]

#if defined (DUAL_BANK)
  if ((pOBInit->Banks == FLASH_BANK_1) || (pOBInit->Banks == FLASH_BANK_2))
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	69db      	ldr	r3, [r3, #28]
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	d003      	beq.n	800ab9c <HAL_FLASHEx_OBGetConfig+0x3c>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	69db      	ldr	r3, [r3, #28]
 800ab98:	2b02      	cmp	r3, #2
 800ab9a:	d129      	bne.n	800abf0 <HAL_FLASHEx_OBGetConfig+0x90>
#else
  if (pOBInit->Banks == FLASH_BANK_1)
#endif /* DUAL_BANK */
  {
    pOBInit->OptionType |= (OPTIONBYTE_WRP | OPTIONBYTE_PCROP | OPTIONBYTE_SECURE_AREA);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f043 0229 	orr.w	r2, r3, #41	@ 0x29
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	601a      	str	r2, [r3, #0]

    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(&(pOBInit->WRPState), &(pOBInit->WRPSector), pOBInit->Banks);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	1d18      	adds	r0, r3, #4
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f103 0108 	add.w	r1, r3, #8
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	69db      	ldr	r3, [r3, #28]
 800abb6:	461a      	mov	r2, r3
 800abb8:	f000 fa8a 	bl	800b0d0 <FLASH_OB_GetWRP>

    /* Get the Proprietary code readout protection */
    FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr), pOBInit->Banks);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f103 0020 	add.w	r0, r3, #32
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	69db      	ldr	r3, [r3, #28]
 800abd2:	f000 fbc9 	bl	800b368 <FLASH_OB_GetPCROP>

    /*Get Bank Secure area*/
    FLASH_OB_GetSecureArea(&(pOBInit->SecureAreaConfig), &(pOBInit->SecureAreaStartAddr), &(pOBInit->SecureAreaEndAddr), pOBInit->Banks);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	69db      	ldr	r3, [r3, #28]
 800abec:	f000 fca0 	bl	800b530 <FLASH_OB_GetSecureArea>
  }

  /*Get Boot Address*/
  FLASH_OB_GetBootAdd(&(pOBInit->BootAddr0), &(pOBInit->BootAddr1));
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	3334      	adds	r3, #52	@ 0x34
 800abfa:	4619      	mov	r1, r3
 800abfc:	4610      	mov	r0, r2
 800abfe:	f000 fc41 	bl	800b484 <FLASH_OB_GetBootAdd>
  pOBInit->OptionType |= OPTIONBYTE_CM7_BOOTADD | OPTIONBYTE_CM4_BOOTADD;

  /*Get CM4 Boot Address*/
  FLASH_OB_GetCM4BootAdd(&(pOBInit->CM4BootAddr0), &(pOBInit->CM4BootAddr1));
#else
  pOBInit->OptionType |= OPTIONBYTE_BOOTADD;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	601a      	str	r2, [r3, #0]
  pOBInit->OptionType |= OPTIONBYTE_FREQ_BOOST;

  /* Get CPU Frequency Boost */
  pOBInit->FreqBoostState = FLASH_OB_CPUFreq_GetBoost();
#endif /* FLASH_OPTSR2_CPUFREQ_BOOST */
}
 800ac0e:	bf00      	nop
 800ac10:	3708      	adds	r7, #8
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}
	...

0800ac18 <HAL_FLASHEx_Unlock_Bank1>:
/**
  * @brief  Unlock the FLASH Bank1 control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Unlock_Bank1(void)
{
 800ac18:	b480      	push	{r7}
 800ac1a:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800ac1c:	4b0c      	ldr	r3, [pc, #48]	@ (800ac50 <HAL_FLASHEx_Unlock_Bank1+0x38>)
 800ac1e:	68db      	ldr	r3, [r3, #12]
 800ac20:	f003 0301 	and.w	r3, r3, #1
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d00d      	beq.n	800ac44 <HAL_FLASHEx_Unlock_Bank1+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 800ac28:	4b09      	ldr	r3, [pc, #36]	@ (800ac50 <HAL_FLASHEx_Unlock_Bank1+0x38>)
 800ac2a:	4a0a      	ldr	r2, [pc, #40]	@ (800ac54 <HAL_FLASHEx_Unlock_Bank1+0x3c>)
 800ac2c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 800ac2e:	4b08      	ldr	r3, [pc, #32]	@ (800ac50 <HAL_FLASHEx_Unlock_Bank1+0x38>)
 800ac30:	4a09      	ldr	r2, [pc, #36]	@ (800ac58 <HAL_FLASHEx_Unlock_Bank1+0x40>)
 800ac32:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800ac34:	4b06      	ldr	r3, [pc, #24]	@ (800ac50 <HAL_FLASHEx_Unlock_Bank1+0x38>)
 800ac36:	68db      	ldr	r3, [r3, #12]
 800ac38:	f003 0301 	and.w	r3, r3, #1
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d001      	beq.n	800ac44 <HAL_FLASHEx_Unlock_Bank1+0x2c>
    {
      return HAL_ERROR;
 800ac40:	2301      	movs	r3, #1
 800ac42:	e000      	b.n	800ac46 <HAL_FLASHEx_Unlock_Bank1+0x2e>
    }
  }

  return HAL_OK;
 800ac44:	2300      	movs	r3, #0
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4e:	4770      	bx	lr
 800ac50:	52002000 	.word	0x52002000
 800ac54:	45670123 	.word	0x45670123
 800ac58:	cdef89ab 	.word	0xcdef89ab

0800ac5c <HAL_FLASHEx_Lock_Bank1>:
/**
  * @brief  Locks the FLASH Bank1 control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Lock_Bank1(void)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Bank1 Registers access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 800ac60:	4b05      	ldr	r3, [pc, #20]	@ (800ac78 <HAL_FLASHEx_Lock_Bank1+0x1c>)
 800ac62:	68db      	ldr	r3, [r3, #12]
 800ac64:	4a04      	ldr	r2, [pc, #16]	@ (800ac78 <HAL_FLASHEx_Lock_Bank1+0x1c>)
 800ac66:	f043 0301 	orr.w	r3, r3, #1
 800ac6a:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800ac6c:	2300      	movs	r3, #0
}
 800ac6e:	4618      	mov	r0, r3
 800ac70:	46bd      	mov	sp, r7
 800ac72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac76:	4770      	bx	lr
 800ac78:	52002000 	.word	0x52002000

0800ac7c <HAL_FLASHEx_Unlock_Bank2>:
/**
  * @brief  Unlock the FLASH Bank2 control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Unlock_Bank2(void)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800ac80:	4b0e      	ldr	r3, [pc, #56]	@ (800acbc <HAL_FLASHEx_Unlock_Bank2+0x40>)
 800ac82:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800ac86:	f003 0301 	and.w	r3, r3, #1
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d010      	beq.n	800acb0 <HAL_FLASHEx_Unlock_Bank2+0x34>
  {
    /* Authorize the FLASH Bank2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 800ac8e:	4b0b      	ldr	r3, [pc, #44]	@ (800acbc <HAL_FLASHEx_Unlock_Bank2+0x40>)
 800ac90:	4a0b      	ldr	r2, [pc, #44]	@ (800acc0 <HAL_FLASHEx_Unlock_Bank2+0x44>)
 800ac92:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 800ac96:	4b09      	ldr	r3, [pc, #36]	@ (800acbc <HAL_FLASHEx_Unlock_Bank2+0x40>)
 800ac98:	4a0a      	ldr	r2, [pc, #40]	@ (800acc4 <HAL_FLASHEx_Unlock_Bank2+0x48>)
 800ac9a:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800ac9e:	4b07      	ldr	r3, [pc, #28]	@ (800acbc <HAL_FLASHEx_Unlock_Bank2+0x40>)
 800aca0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800aca4:	f003 0301 	and.w	r3, r3, #1
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d001      	beq.n	800acb0 <HAL_FLASHEx_Unlock_Bank2+0x34>
    {
      return HAL_ERROR;
 800acac:	2301      	movs	r3, #1
 800acae:	e000      	b.n	800acb2 <HAL_FLASHEx_Unlock_Bank2+0x36>
    }
  }

  return HAL_OK;
 800acb0:	2300      	movs	r3, #0
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr
 800acbc:	52002000 	.word	0x52002000
 800acc0:	45670123 	.word	0x45670123
 800acc4:	cdef89ab 	.word	0xcdef89ab

0800acc8 <HAL_FLASHEx_Lock_Bank2>:
/**
  * @brief  Locks the FLASH Bank2 control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Lock_Bank2(void)
{
 800acc8:	b480      	push	{r7}
 800acca:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Bank2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR_LOCK);
 800accc:	4b06      	ldr	r3, [pc, #24]	@ (800ace8 <HAL_FLASHEx_Lock_Bank2+0x20>)
 800acce:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800acd2:	4a05      	ldr	r2, [pc, #20]	@ (800ace8 <HAL_FLASHEx_Lock_Bank2+0x20>)
 800acd4:	f043 0301 	orr.w	r3, r3, #1
 800acd8:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  return HAL_OK;
 800acdc:	2300      	movs	r3, #0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr
 800ace8:	52002000 	.word	0x52002000

0800acec <HAL_FLASHEx_ComputeCRC>:
  *         A special error flag (CRC read error: CRCRDERR) can be used to
  *         detect such a case.
  * @retval HAL Status
*/
HAL_StatusTypeDef HAL_FLASHEx_ComputeCRC(FLASH_CRCInitTypeDef *pCRCInit, uint32_t *CRC_Result)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK_EXCLUSIVE(pCRCInit->Bank));
  assert_param(IS_FLASH_TYPECRC(pCRCInit->TypeCRC));

  /* Wait for OB change operation to be completed */
  status = FLASH_OB_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800acf6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800acfa:	f7ff fc71 	bl	800a5e0 <FLASH_OB_WaitForLastOperation>
 800acfe:	4603      	mov	r3, r0
 800ad00:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800ad02:	7bfb      	ldrb	r3, [r7, #15]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	f040 80e0 	bne.w	800aeca <HAL_FLASHEx_ComputeCRC+0x1de>
  {
    if (pCRCInit->Bank == FLASH_BANK_1)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	689b      	ldr	r3, [r3, #8]
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d166      	bne.n	800ade0 <HAL_FLASHEx_ComputeCRC+0xf4>
    {
      /* Enable CRC feature */
      FLASH->CR1 |= FLASH_CR_CRC_EN;
 800ad12:	4b70      	ldr	r3, [pc, #448]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad14:	68db      	ldr	r3, [r3, #12]
 800ad16:	4a6f      	ldr	r2, [pc, #444]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ad1c:	60d3      	str	r3, [r2, #12]

      /* Clear CRC flags in Status Register: CRC end of calculation and CRC read error */
      FLASH->CCR1 |= (FLASH_CCR_CLR_CRCEND | FLASH_CCR_CLR_CRCRDERR);
 800ad1e:	4b6d      	ldr	r3, [pc, #436]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad20:	695b      	ldr	r3, [r3, #20]
 800ad22:	4a6c      	ldr	r2, [pc, #432]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad24:	f043 53c0 	orr.w	r3, r3, #402653184	@ 0x18000000
 800ad28:	6153      	str	r3, [r2, #20]

      /* Clear current CRC result, program burst size and define memory area on which CRC has to be computed */
      FLASH->CRCCR1 |= FLASH_CRCCR_CLEAN_CRC | pCRCInit->BurstSize | pCRCInit->TypeCRC;
 800ad2a:	4b6a      	ldr	r3, [pc, #424]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad2c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6859      	ldr	r1, [r3, #4]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	430b      	orrs	r3, r1
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	4a66      	ldr	r2, [pc, #408]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ad40:	6513      	str	r3, [r2, #80]	@ 0x50

      if (pCRCInit->TypeCRC == FLASH_CRC_SECTORS)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad4a:	d119      	bne.n	800ad80 <HAL_FLASHEx_ComputeCRC+0x94>
      {
        /* Clear sectors list */
        FLASH->CRCCR1 |= FLASH_CRCCR_CLEAN_SECT;
 800ad4c:	4b61      	ldr	r3, [pc, #388]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad50:	4a60      	ldr	r2, [pc, #384]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ad56:	6513      	str	r3, [r2, #80]	@ 0x50

        /* Select CRC sectors */
        for(sector_index = pCRCInit->Sector; sector_index < (pCRCInit->NbSectors + pCRCInit->Sector); sector_index++)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	60bb      	str	r3, [r7, #8]
 800ad5e:	e006      	b.n	800ad6e <HAL_FLASHEx_ComputeCRC+0x82>
        {
          FLASH_CRC_AddSector(sector_index, FLASH_BANK_1);
 800ad60:	2101      	movs	r1, #1
 800ad62:	68b8      	ldr	r0, [r7, #8]
 800ad64:	f000 fc26 	bl	800b5b4 <FLASH_CRC_AddSector>
        for(sector_index = pCRCInit->Sector; sector_index < (pCRCInit->NbSectors + pCRCInit->Sector); sector_index++)
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	3301      	adds	r3, #1
 800ad6c:	60bb      	str	r3, [r7, #8]
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	691a      	ldr	r2, [r3, #16]
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	68db      	ldr	r3, [r3, #12]
 800ad76:	4413      	add	r3, r2
 800ad78:	68ba      	ldr	r2, [r7, #8]
 800ad7a:	429a      	cmp	r2, r3
 800ad7c:	d3f0      	bcc.n	800ad60 <HAL_FLASHEx_ComputeCRC+0x74>
 800ad7e:	e013      	b.n	800ada8 <HAL_FLASHEx_ComputeCRC+0xbc>
        }
      }
      else if (pCRCInit->TypeCRC == FLASH_CRC_BANK)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a54      	ldr	r2, [pc, #336]	@ (800aed8 <HAL_FLASHEx_ComputeCRC+0x1ec>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d106      	bne.n	800ad98 <HAL_FLASHEx_ComputeCRC+0xac>
      {
        /* Enable Bank 1 CRC select bit */
        FLASH->CRCCR1 |= FLASH_CRCCR_ALL_BANK;
 800ad8a:	4b52      	ldr	r3, [pc, #328]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad8e:	4a51      	ldr	r2, [pc, #324]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ad90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ad94:	6513      	str	r3, [r2, #80]	@ 0x50
 800ad96:	e007      	b.n	800ada8 <HAL_FLASHEx_ComputeCRC+0xbc>
      }
      else
      {
        /* Select CRC start and end addresses */
        FLASH_CRC_SelectAddress(pCRCInit->CRCStartAddr, pCRCInit->CRCEndAddr, FLASH_BANK_1);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6958      	ldr	r0, [r3, #20]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	699b      	ldr	r3, [r3, #24]
 800ada0:	2201      	movs	r2, #1
 800ada2:	4619      	mov	r1, r3
 800ada4:	f000 fc38 	bl	800b618 <FLASH_CRC_SelectAddress>
      }

      /* Start the CRC calculation */
      FLASH->CRCCR1 |= FLASH_CRCCR_START_CRC;
 800ada8:	4b4a      	ldr	r3, [pc, #296]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800adaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adac:	4a49      	ldr	r2, [pc, #292]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800adae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800adb2:	6513      	str	r3, [r2, #80]	@ 0x50

      /* Wait on CRC busy flag */
      status = FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 800adb4:	2101      	movs	r1, #1
 800adb6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800adba:	f7ff fc4d 	bl	800a658 <FLASH_CRC_WaitForLastOperation>
 800adbe:	4603      	mov	r3, r0
 800adc0:	73fb      	strb	r3, [r7, #15]

      /* Return CRC result */
      (*CRC_Result) = FLASH->CRCDATA;
 800adc2:	4b44      	ldr	r3, [pc, #272]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800adc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	601a      	str	r2, [r3, #0]

      /* Disable CRC feature */
      FLASH->CR1 &= (~FLASH_CR_CRC_EN);
 800adca:	4b42      	ldr	r3, [pc, #264]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800adcc:	68db      	ldr	r3, [r3, #12]
 800adce:	4a41      	ldr	r2, [pc, #260]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800add0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800add4:	60d3      	str	r3, [r2, #12]

      /* Clear CRC flags */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_CRCEND_BANK1 | FLASH_FLAG_CRCRDERR_BANK1);
 800add6:	4b3f      	ldr	r3, [pc, #252]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800add8:	f04f 52c0 	mov.w	r2, #402653184	@ 0x18000000
 800addc:	615a      	str	r2, [r3, #20]
 800adde:	e074      	b.n	800aeca <HAL_FLASHEx_ComputeCRC+0x1de>
    }
#if defined (DUAL_BANK)
    else
    {
      /* Enable CRC feature */
      FLASH->CR2 |= FLASH_CR_CRC_EN;
 800ade0:	4b3c      	ldr	r3, [pc, #240]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ade2:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800ade6:	4a3b      	ldr	r2, [pc, #236]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ade8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800adec:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

      /* Clear CRC flags in Status Register: CRC end of calculation and CRC read error */
      FLASH->CCR2 |= (FLASH_CCR_CLR_CRCEND | FLASH_CCR_CLR_CRCRDERR);
 800adf0:	4b38      	ldr	r3, [pc, #224]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800adf2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800adf6:	4a37      	ldr	r2, [pc, #220]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800adf8:	f043 53c0 	orr.w	r3, r3, #402653184	@ 0x18000000
 800adfc:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

      /* Clear current CRC result, program burst size and define memory area on which CRC has to be computed */
      FLASH->CRCCR2 |= FLASH_CRCCR_CLEAN_CRC | pCRCInit->BurstSize | pCRCInit->TypeCRC;
 800ae00:	4b34      	ldr	r3, [pc, #208]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ae02:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6859      	ldr	r1, [r3, #4]
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	430b      	orrs	r3, r1
 800ae10:	4313      	orrs	r3, r2
 800ae12:	4a30      	ldr	r2, [pc, #192]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ae14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae18:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150

      if (pCRCInit->TypeCRC == FLASH_CRC_SECTORS)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae24:	d11b      	bne.n	800ae5e <HAL_FLASHEx_ComputeCRC+0x172>
      {
        /* Clear sectors list */
        FLASH->CRCCR2 |= FLASH_CRCCR_CLEAN_SECT;
 800ae26:	4b2b      	ldr	r3, [pc, #172]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ae28:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800ae2c:	4a29      	ldr	r2, [pc, #164]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ae2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ae32:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150

        /* Add CRC sectors */
        for(sector_index = pCRCInit->Sector; sector_index < (pCRCInit->NbSectors + pCRCInit->Sector); sector_index++)
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	60bb      	str	r3, [r7, #8]
 800ae3c:	e006      	b.n	800ae4c <HAL_FLASHEx_ComputeCRC+0x160>
        {
          FLASH_CRC_AddSector(sector_index, FLASH_BANK_2);
 800ae3e:	2102      	movs	r1, #2
 800ae40:	68b8      	ldr	r0, [r7, #8]
 800ae42:	f000 fbb7 	bl	800b5b4 <FLASH_CRC_AddSector>
        for(sector_index = pCRCInit->Sector; sector_index < (pCRCInit->NbSectors + pCRCInit->Sector); sector_index++)
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	3301      	adds	r3, #1
 800ae4a:	60bb      	str	r3, [r7, #8]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	691a      	ldr	r2, [r3, #16]
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	4413      	add	r3, r2
 800ae56:	68ba      	ldr	r2, [r7, #8]
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	d3f0      	bcc.n	800ae3e <HAL_FLASHEx_ComputeCRC+0x152>
 800ae5c:	e015      	b.n	800ae8a <HAL_FLASHEx_ComputeCRC+0x19e>
        }
      }
      else if (pCRCInit->TypeCRC == FLASH_CRC_BANK)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	4a1d      	ldr	r2, [pc, #116]	@ (800aed8 <HAL_FLASHEx_ComputeCRC+0x1ec>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d108      	bne.n	800ae7a <HAL_FLASHEx_ComputeCRC+0x18e>
      {
        /* Enable Bank 2 CRC select bit */
        FLASH->CRCCR2 |= FLASH_CRCCR_ALL_BANK;
 800ae68:	4b1a      	ldr	r3, [pc, #104]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ae6a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800ae6e:	4a19      	ldr	r2, [pc, #100]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ae70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ae74:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 800ae78:	e007      	b.n	800ae8a <HAL_FLASHEx_ComputeCRC+0x19e>
      }
      else
      {
        /* Select CRC start and end addresses */
        FLASH_CRC_SelectAddress(pCRCInit->CRCStartAddr, pCRCInit->CRCEndAddr, FLASH_BANK_2);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6958      	ldr	r0, [r3, #20]
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	699b      	ldr	r3, [r3, #24]
 800ae82:	2202      	movs	r2, #2
 800ae84:	4619      	mov	r1, r3
 800ae86:	f000 fbc7 	bl	800b618 <FLASH_CRC_SelectAddress>
      }

      /* Start the CRC calculation */
      FLASH->CRCCR2 |= FLASH_CRCCR_START_CRC;
 800ae8a:	4b12      	ldr	r3, [pc, #72]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ae8c:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800ae90:	4a10      	ldr	r2, [pc, #64]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800ae92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae96:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150

      /* Wait on CRC busy flag */
      status = FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 800ae9a:	2102      	movs	r1, #2
 800ae9c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800aea0:	f7ff fbda 	bl	800a658 <FLASH_CRC_WaitForLastOperation>
 800aea4:	4603      	mov	r3, r0
 800aea6:	73fb      	strb	r3, [r7, #15]

      /* Return CRC result */
      (*CRC_Result) = FLASH->CRCDATA;
 800aea8:	4b0a      	ldr	r3, [pc, #40]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800aeaa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	601a      	str	r2, [r3, #0]

      /* Disable CRC feature */
      FLASH->CR2 &= (~FLASH_CR_CRC_EN);
 800aeb0:	4b08      	ldr	r3, [pc, #32]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800aeb2:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800aeb6:	4a07      	ldr	r2, [pc, #28]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800aeb8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800aebc:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

      /* Clear CRC flags */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_CRCEND_BANK2 | FLASH_FLAG_CRCRDERR_BANK2);
 800aec0:	4b04      	ldr	r3, [pc, #16]	@ (800aed4 <HAL_FLASHEx_ComputeCRC+0x1e8>)
 800aec2:	f04f 52c0 	mov.w	r2, #402653184	@ 0x18000000
 800aec6:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    }
#endif /* DUAL_BANK */
  }

  return status;
 800aeca:	7bfb      	ldrb	r3, [r7, #15]
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3710      	adds	r7, #16
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}
 800aed4:	52002000 	.word	0x52002000
 800aed8:	00400100 	.word	0x00400100

0800aedc <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
#endif /* FLASH_CR_PSIZE */
  assert_param(IS_FLASH_BANK(Banks));

#if defined (DUAL_BANK)
  /* Flash Mass Erase */
  if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	f003 0303 	and.w	r3, r3, #3
 800aeec:	2b03      	cmp	r3, #3
 800aeee:	d122      	bne.n	800af36 <FLASH_MassErase+0x5a>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange for Bank1 and Bank2 */
    FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800aef0:	4b2e      	ldr	r3, [pc, #184]	@ (800afac <FLASH_MassErase+0xd0>)
 800aef2:	68db      	ldr	r3, [r3, #12]
 800aef4:	4a2d      	ldr	r2, [pc, #180]	@ (800afac <FLASH_MassErase+0xd0>)
 800aef6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800aefa:	60d3      	str	r3, [r2, #12]
    FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800aefc:	4b2b      	ldr	r3, [pc, #172]	@ (800afac <FLASH_MassErase+0xd0>)
 800aefe:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800af02:	4a2a      	ldr	r2, [pc, #168]	@ (800afac <FLASH_MassErase+0xd0>)
 800af04:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800af08:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    /* Set voltage range */
    FLASH->CR1 |= VoltageRange;
 800af0c:	4b27      	ldr	r3, [pc, #156]	@ (800afac <FLASH_MassErase+0xd0>)
 800af0e:	68da      	ldr	r2, [r3, #12]
 800af10:	4926      	ldr	r1, [pc, #152]	@ (800afac <FLASH_MassErase+0xd0>)
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	4313      	orrs	r3, r2
 800af16:	60cb      	str	r3, [r1, #12]
    FLASH->CR2 |= VoltageRange;
 800af18:	4b24      	ldr	r3, [pc, #144]	@ (800afac <FLASH_MassErase+0xd0>)
 800af1a:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800af1e:	4923      	ldr	r1, [pc, #140]	@ (800afac <FLASH_MassErase+0xd0>)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	4313      	orrs	r3, r2
 800af24:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
#endif /* FLASH_CR_PSIZE */

    /* Set Mass Erase Bit */
    FLASH->OPTCR |= FLASH_OPTCR_MER;
 800af28:	4b20      	ldr	r3, [pc, #128]	@ (800afac <FLASH_MassErase+0xd0>)
 800af2a:	699b      	ldr	r3, [r3, #24]
 800af2c:	4a1f      	ldr	r2, [pc, #124]	@ (800afac <FLASH_MassErase+0xd0>)
 800af2e:	f043 0310 	orr.w	r3, r3, #16
 800af32:	6193      	str	r3, [r2, #24]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 800af34:	e033      	b.n	800af9e <FLASH_MassErase+0xc2>
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	f003 0301 	and.w	r3, r3, #1
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d011      	beq.n	800af64 <FLASH_MassErase+0x88>
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800af40:	4b1a      	ldr	r3, [pc, #104]	@ (800afac <FLASH_MassErase+0xd0>)
 800af42:	68db      	ldr	r3, [r3, #12]
 800af44:	4a19      	ldr	r2, [pc, #100]	@ (800afac <FLASH_MassErase+0xd0>)
 800af46:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800af4a:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 800af4c:	4b17      	ldr	r3, [pc, #92]	@ (800afac <FLASH_MassErase+0xd0>)
 800af4e:	68da      	ldr	r2, [r3, #12]
 800af50:	4916      	ldr	r1, [pc, #88]	@ (800afac <FLASH_MassErase+0xd0>)
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	4313      	orrs	r3, r2
 800af56:	60cb      	str	r3, [r1, #12]
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 800af58:	4b14      	ldr	r3, [pc, #80]	@ (800afac <FLASH_MassErase+0xd0>)
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	4a13      	ldr	r2, [pc, #76]	@ (800afac <FLASH_MassErase+0xd0>)
 800af5e:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 800af62:	60d3      	str	r3, [r2, #12]
    if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	f003 0302 	and.w	r3, r3, #2
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d017      	beq.n	800af9e <FLASH_MassErase+0xc2>
      FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800af6e:	4b0f      	ldr	r3, [pc, #60]	@ (800afac <FLASH_MassErase+0xd0>)
 800af70:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800af74:	4a0d      	ldr	r2, [pc, #52]	@ (800afac <FLASH_MassErase+0xd0>)
 800af76:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800af7a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
      FLASH->CR2 |= VoltageRange;
 800af7e:	4b0b      	ldr	r3, [pc, #44]	@ (800afac <FLASH_MassErase+0xd0>)
 800af80:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800af84:	4909      	ldr	r1, [pc, #36]	@ (800afac <FLASH_MassErase+0xd0>)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4313      	orrs	r3, r2
 800af8a:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
 800af8e:	4b07      	ldr	r3, [pc, #28]	@ (800afac <FLASH_MassErase+0xd0>)
 800af90:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800af94:	4a05      	ldr	r2, [pc, #20]	@ (800afac <FLASH_MassErase+0xd0>)
 800af96:	f043 0388 	orr.w	r3, r3, #136	@ 0x88
 800af9a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
}
 800af9e:	bf00      	nop
 800afa0:	370c      	adds	r7, #12
 800afa2:	46bd      	mov	sp, r7
 800afa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa8:	4770      	bx	lr
 800afaa:	bf00      	nop
 800afac:	52002000 	.word	0x52002000

0800afb0 <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b085      	sub	sp, #20
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	60f8      	str	r0, [r7, #12]
 800afb8:	60b9      	str	r1, [r7, #8]
 800afba:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	f003 0301 	and.w	r3, r3, #1
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d010      	beq.n	800afe8 <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800afc6:	4b18      	ldr	r3, [pc, #96]	@ (800b028 <FLASH_Erase_Sector+0x78>)
 800afc8:	68db      	ldr	r3, [r3, #12]
 800afca:	4a17      	ldr	r2, [pc, #92]	@ (800b028 <FLASH_Erase_Sector+0x78>)
 800afcc:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 800afd0:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800afd2:	4b15      	ldr	r3, [pc, #84]	@ (800b028 <FLASH_Erase_Sector+0x78>)
 800afd4:	68da      	ldr	r2, [r3, #12]
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	0219      	lsls	r1, r3, #8
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	430b      	orrs	r3, r1
 800afde:	4313      	orrs	r3, r2
 800afe0:	4a11      	ldr	r2, [pc, #68]	@ (800b028 <FLASH_Erase_Sector+0x78>)
 800afe2:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 800afe6:	60d3      	str	r3, [r2, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	f003 0302 	and.w	r3, r3, #2
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d014      	beq.n	800b01c <FLASH_Erase_Sector+0x6c>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800aff2:	4b0d      	ldr	r3, [pc, #52]	@ (800b028 <FLASH_Erase_Sector+0x78>)
 800aff4:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800aff8:	4a0b      	ldr	r2, [pc, #44]	@ (800b028 <FLASH_Erase_Sector+0x78>)
 800affa:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 800affe:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800b002:	4b09      	ldr	r3, [pc, #36]	@ (800b028 <FLASH_Erase_Sector+0x78>)
 800b004:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	0219      	lsls	r1, r3, #8
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	430b      	orrs	r3, r1
 800b010:	4313      	orrs	r3, r2
 800b012:	4a05      	ldr	r2, [pc, #20]	@ (800b028 <FLASH_Erase_Sector+0x78>)
 800b014:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 800b018:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 800b01c:	bf00      	nop
 800b01e:	3714      	adds	r7, #20
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr
 800b028:	52002000 	.word	0x52002000

0800b02c <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_BOTH: enable WRP on both bank1 and bank2 specified sectors
  *
  * @retval HAL FLASH State
  */
static void FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 800b02c:	b480      	push	{r7}
 800b02e:	b083      	sub	sp, #12
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
 800b034:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	f003 0301 	and.w	r3, r3, #1
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d007      	beq.n	800b050 <FLASH_OB_EnableWRP+0x24>
  {
    /* Enable Write Protection for bank 1 */
    FLASH->WPSN_PRG1 &= (~(WRPSector & FLASH_WPSN_WRPSN));
 800b040:	4b0e      	ldr	r3, [pc, #56]	@ (800b07c <FLASH_OB_EnableWRP+0x50>)
 800b042:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	b2db      	uxtb	r3, r3
 800b048:	43db      	mvns	r3, r3
 800b04a:	490c      	ldr	r1, [pc, #48]	@ (800b07c <FLASH_OB_EnableWRP+0x50>)
 800b04c:	4013      	ands	r3, r2
 800b04e:	63cb      	str	r3, [r1, #60]	@ 0x3c
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	f003 0302 	and.w	r3, r3, #2
 800b056:	2b00      	cmp	r3, #0
 800b058:	d009      	beq.n	800b06e <FLASH_OB_EnableWRP+0x42>
  {
    /* Enable Write Protection for bank 2 */
    FLASH->WPSN_PRG2 &= (~(WRPSector & FLASH_WPSN_WRPSN));
 800b05a:	4b08      	ldr	r3, [pc, #32]	@ (800b07c <FLASH_OB_EnableWRP+0x50>)
 800b05c:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	b2db      	uxtb	r3, r3
 800b064:	43db      	mvns	r3, r3
 800b066:	4905      	ldr	r1, [pc, #20]	@ (800b07c <FLASH_OB_EnableWRP+0x50>)
 800b068:	4013      	ands	r3, r2
 800b06a:	f8c1 313c 	str.w	r3, [r1, #316]	@ 0x13c
  }
#endif /* DUAL_BANK */
}
 800b06e:	bf00      	nop
 800b070:	370c      	adds	r7, #12
 800b072:	46bd      	mov	sp, r7
 800b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b078:	4770      	bx	lr
 800b07a:	bf00      	nop
 800b07c:	52002000 	.word	0x52002000

0800b080 <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_BOTH: disable WRP on both bank1 and bank2 specified sectors
  *
  * @retval HAL FLASH State
  */
static void FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 800b080:	b480      	push	{r7}
 800b082:	b083      	sub	sp, #12
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	f003 0301 	and.w	r3, r3, #1
 800b090:	2b00      	cmp	r3, #0
 800b092:	d006      	beq.n	800b0a2 <FLASH_OB_DisableWRP+0x22>
  {
    /* Disable Write Protection for bank 1 */
    FLASH->WPSN_PRG1 |= (WRPSector & FLASH_WPSN_WRPSN);
 800b094:	4b0d      	ldr	r3, [pc, #52]	@ (800b0cc <FLASH_OB_DisableWRP+0x4c>)
 800b096:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	b2db      	uxtb	r3, r3
 800b09c:	490b      	ldr	r1, [pc, #44]	@ (800b0cc <FLASH_OB_DisableWRP+0x4c>)
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	63cb      	str	r3, [r1, #60]	@ 0x3c
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	f003 0302 	and.w	r3, r3, #2
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d008      	beq.n	800b0be <FLASH_OB_DisableWRP+0x3e>
  {
    /* Disable Write Protection for bank 2 */
    FLASH->WPSN_PRG2 |= (WRPSector & FLASH_WPSN_WRPSN);
 800b0ac:	4b07      	ldr	r3, [pc, #28]	@ (800b0cc <FLASH_OB_DisableWRP+0x4c>)
 800b0ae:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	b2db      	uxtb	r3, r3
 800b0b6:	4905      	ldr	r1, [pc, #20]	@ (800b0cc <FLASH_OB_DisableWRP+0x4c>)
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	f8c1 313c 	str.w	r3, [r1, #316]	@ 0x13c
  }
#endif /* DUAL_BANK */
}
 800b0be:	bf00      	nop
 800b0c0:	370c      	adds	r7, #12
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	52002000 	.word	0x52002000

0800b0d0 <FLASH_OB_GetWRP>:
  *            @arg FLASH_BANK_BOTH: note allowed in this functions
  *
  * @retval HAL FLASH State
  */
static void FLASH_OB_GetWRP(uint32_t *WRPState, uint32_t *WRPSector, uint32_t Bank)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b087      	sub	sp, #28
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	60b9      	str	r1, [r7, #8]
 800b0da:	607a      	str	r2, [r7, #4]
  uint32_t regvalue = 0U;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	617b      	str	r3, [r7, #20]

  if(Bank == FLASH_BANK_1)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d102      	bne.n	800b0ec <FLASH_OB_GetWRP+0x1c>
  {
    regvalue = FLASH->WPSN_CUR1;
 800b0e6:	4b10      	ldr	r3, [pc, #64]	@ (800b128 <FLASH_OB_GetWRP+0x58>)
 800b0e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0ea:	617b      	str	r3, [r7, #20]
  }

#if defined (DUAL_BANK)
  if(Bank == FLASH_BANK_2)
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2b02      	cmp	r3, #2
 800b0f0:	d103      	bne.n	800b0fa <FLASH_OB_GetWRP+0x2a>
  {
    regvalue = FLASH->WPSN_CUR2;
 800b0f2:	4b0d      	ldr	r3, [pc, #52]	@ (800b128 <FLASH_OB_GetWRP+0x58>)
 800b0f4:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800b0f8:	617b      	str	r3, [r7, #20]
  }
#endif /* DUAL_BANK */

  (*WRPSector) = (~regvalue) & FLASH_WPSN_WRPSN;
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	43db      	mvns	r3, r3
 800b0fe:	b2da      	uxtb	r2, r3
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	601a      	str	r2, [r3, #0]

  if(*WRPSector == 0U)
 800b104:	68bb      	ldr	r3, [r7, #8]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d103      	bne.n	800b114 <FLASH_OB_GetWRP+0x44>
  {
    (*WRPState) = OB_WRPSTATE_DISABLE;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	2200      	movs	r2, #0
 800b110:	601a      	str	r2, [r3, #0]
  }
  else
  {
    (*WRPState) = OB_WRPSTATE_ENABLE;
  }
}
 800b112:	e002      	b.n	800b11a <FLASH_OB_GetWRP+0x4a>
    (*WRPState) = OB_WRPSTATE_ENABLE;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2201      	movs	r2, #1
 800b118:	601a      	str	r2, [r3, #0]
}
 800b11a:	bf00      	nop
 800b11c:	371c      	adds	r7, #28
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr
 800b126:	bf00      	nop
 800b128:	52002000 	.word	0x52002000

0800b12c <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval HAL status
  */
static void FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b083      	sub	sp, #12
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  MODIFY_REG(FLASH->OPTSR_PRG, FLASH_OPTSR_RDP, RDPLevel);
 800b134:	4b06      	ldr	r3, [pc, #24]	@ (800b150 <FLASH_OB_RDPConfig+0x24>)
 800b136:	6a1b      	ldr	r3, [r3, #32]
 800b138:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800b13c:	4904      	ldr	r1, [pc, #16]	@ (800b150 <FLASH_OB_RDPConfig+0x24>)
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	4313      	orrs	r3, r2
 800b142:	620b      	str	r3, [r1, #32]
}
 800b144:	bf00      	nop
 800b146:	370c      	adds	r7, #12
 800b148:	46bd      	mov	sp, r7
 800b14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14e:	4770      	bx	lr
 800b150:	52002000 	.word	0x52002000

0800b154 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 800b154:	b480      	push	{r7}
 800b156:	b083      	sub	sp, #12
 800b158:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_RDP);
 800b15a:	4b0b      	ldr	r3, [pc, #44]	@ (800b188 <FLASH_OB_GetRDP+0x34>)
 800b15c:	69db      	ldr	r3, [r3, #28]
 800b15e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b162:	607b      	str	r3, [r7, #4]
  
  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 800b16a:	d006      	beq.n	800b17a <FLASH_OB_GetRDP+0x26>
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f5b3 4f4c 	cmp.w	r3, #52224	@ 0xcc00
 800b172:	d002      	beq.n	800b17a <FLASH_OB_GetRDP+0x26>
  {
    return (OB_RDP_LEVEL_1);
 800b174:	f44f 43aa 	mov.w	r3, #21760	@ 0x5500
 800b178:	e000      	b.n	800b17c <FLASH_OB_GetRDP+0x28>
  }
  else
  {
    return rdp_level;
 800b17a:	687b      	ldr	r3, [r7, #4]
  }
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	370c      	adds	r7, #12
 800b180:	46bd      	mov	sp, r7
 800b182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b186:	4770      	bx	lr
 800b188:	52002000 	.word	0x52002000

0800b18c <FLASH_OB_UserConfig>:
  *
  * @retval HAL status
  */
#endif /*DUAL_CORE*/
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
 800b18c:	b480      	push	{r7}
 800b18e:	b085      	sub	sp, #20
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
 800b194:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
 800b196:	2300      	movs	r3, #0
 800b198:	60fb      	str	r3, [r7, #12]
  uint32_t optr_reg_mask = 0;
 800b19a:	2300      	movs	r3, #0
 800b19c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if((UserType & OB_USER_IWDG1_SW) != 0U)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	f003 0301 	and.w	r3, r3, #1
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d009      	beq.n	800b1bc <FLASH_OB_UserConfig+0x30>
  {
    /* IWDG_HW option byte should be modified */
    assert_param(IS_OB_IWDG1_SOURCE(UserConfig & FLASH_OPTSR_IWDG1_SW));

    /* Set value and mask for IWDG_HW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IWDG1_SW);
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	f003 0310 	and.w	r3, r3, #16
 800b1ae:	68fa      	ldr	r2, [r7, #12]
 800b1b0:	4313      	orrs	r3, r2
 800b1b2:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_IWDG1_SW;
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	f043 0310 	orr.w	r3, r3, #16
 800b1ba:	60bb      	str	r3, [r7, #8]
    /* Set value and mask for IWDG2_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IWDG2_SW);
    optr_reg_mask |= FLASH_OPTSR_IWDG2_SW;
  }
#endif /*DUAL_CORE*/
  if((UserType & OB_USER_NRST_STOP_D1) != 0U)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	f003 0302 	and.w	r3, r3, #2
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d009      	beq.n	800b1da <FLASH_OB_UserConfig+0x4e>
  {
    /* NRST_STOP option byte should be modified */
    assert_param(IS_OB_STOP_D1_RESET(UserConfig & FLASH_OPTSR_NRST_STOP_D1));

    /* Set value and mask for NRST_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STOP_D1);
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_NRST_STOP_D1;
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1d8:	60bb      	str	r3, [r7, #8]
  }

  if((UserType & OB_USER_NRST_STDBY_D1) != 0U)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f003 0304 	and.w	r3, r3, #4
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d009      	beq.n	800b1f8 <FLASH_OB_UserConfig+0x6c>
  {
    /* NRST_STDBY option byte should be modified */
    assert_param(IS_OB_STDBY_D1_RESET(UserConfig & FLASH_OPTSR_NRST_STBY_D1));

    /* Set value and mask for NRST_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STBY_D1);
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1ea:	68fa      	ldr	r2, [r7, #12]
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_NRST_STBY_D1;
 800b1f0:	68bb      	ldr	r3, [r7, #8]
 800b1f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1f6:	60bb      	str	r3, [r7, #8]
  }

  if((UserType & OB_USER_IWDG_STOP) != 0U)
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f003 0308 	and.w	r3, r3, #8
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d009      	beq.n	800b216 <FLASH_OB_UserConfig+0x8a>
  {
    /* IWDG_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTSR_FZ_IWDG_STOP));

    /* Set value and mask for IWDG_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_STOP);
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b208:	68fa      	ldr	r2, [r7, #12]
 800b20a:	4313      	orrs	r3, r2
 800b20c:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_FZ_IWDG_STOP;
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b214:	60bb      	str	r3, [r7, #8]
  }

  if((UserType & OB_USER_IWDG_STDBY) != 0U)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f003 0310 	and.w	r3, r3, #16
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d009      	beq.n	800b234 <FLASH_OB_UserConfig+0xa8>
  {
    /* IWDG_STDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTSR_FZ_IWDG_SDBY));

    /* Set value and mask for IWDG_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_SDBY);
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b226:	68fa      	ldr	r2, [r7, #12]
 800b228:	4313      	orrs	r3, r2
 800b22a:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_FZ_IWDG_SDBY;
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b232:	60bb      	str	r3, [r7, #8]
  }

  if((UserType & OB_USER_ST_RAM_SIZE) != 0U)
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f003 0320 	and.w	r3, r3, #32
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d009      	beq.n	800b252 <FLASH_OB_UserConfig+0xc6>
  {
    /* ST_RAM_SIZE option byte should be modified */
    assert_param(IS_OB_USER_ST_RAM_SIZE(UserConfig & FLASH_OPTSR_ST_RAM_SIZE));

    /* Set value and mask for ST_RAM_SIZE option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_ST_RAM_SIZE);
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	f403 13c0 	and.w	r3, r3, #1572864	@ 0x180000
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	4313      	orrs	r3, r2
 800b248:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_ST_RAM_SIZE;
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	f443 13c0 	orr.w	r3, r3, #1572864	@ 0x180000
 800b250:	60bb      	str	r3, [r7, #8]
  }

  if((UserType & OB_USER_SECURITY) != 0U)
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d009      	beq.n	800b270 <FLASH_OB_UserConfig+0xe4>
  {
    /* SECURITY option byte should be modified */
    assert_param(IS_OB_USER_SECURITY(UserConfig & FLASH_OPTSR_SECURITY));

    /* Set value and mask for SECURITY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_SECURITY);
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b262:	68fa      	ldr	r2, [r7, #12]
 800b264:	4313      	orrs	r3, r2
 800b266:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_SECURITY;
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b26e:	60bb      	str	r3, [r7, #8]
    optr_reg_mask |= FLASH_OPTSR_NRST_STBY_D2;
  }
#endif /* FLASH_OPTSR_NRST_STOP_D2 */

#if defined (DUAL_BANK)
  if((UserType & OB_USER_SWAP_BANK) != 0U)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b276:	2b00      	cmp	r3, #0
 800b278:	d009      	beq.n	800b28e <FLASH_OB_UserConfig+0x102>
  {
    /* SWAP_BANK_OPT option byte should be modified */
    assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTSR_SWAP_BANK_OPT));

    /* Set value and mask for SWAP_BANK_OPT option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_SWAP_BANK_OPT);
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b280:	68fa      	ldr	r2, [r7, #12]
 800b282:	4313      	orrs	r3, r2
 800b284:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_SWAP_BANK_OPT;
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b28c:	60bb      	str	r3, [r7, #8]
  }
#endif /* DUAL_BANK */

  if((UserType & OB_USER_IOHSLV) != 0U)
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b294:	2b00      	cmp	r3, #0
 800b296:	d009      	beq.n	800b2ac <FLASH_OB_UserConfig+0x120>
  {
    /* IOHSLV_OPT option byte should be modified */
    assert_param(IS_OB_USER_IOHSLV(UserConfig & FLASH_OPTSR_IO_HSLV));

    /* Set value and mask for IOHSLV_OPT option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IO_HSLV);
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b29e:	68fa      	ldr	r2, [r7, #12]
 800b2a0:	4313      	orrs	r3, r2
 800b2a2:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTSR_IO_HSLV;
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b2aa:	60bb      	str	r3, [r7, #8]
    optr_reg_mask |= FLASH_OPTSR_VDDMMC_HSLV;
  }
#endif /* FLASH_OPTSR_VDDMMC_HSLV */

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->OPTSR_PRG, optr_reg_mask, optr_reg_val);
 800b2ac:	4b07      	ldr	r3, [pc, #28]	@ (800b2cc <FLASH_OB_UserConfig+0x140>)
 800b2ae:	6a1a      	ldr	r2, [r3, #32]
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	43db      	mvns	r3, r3
 800b2b4:	401a      	ands	r2, r3
 800b2b6:	4905      	ldr	r1, [pc, #20]	@ (800b2cc <FLASH_OB_UserConfig+0x140>)
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	620b      	str	r3, [r1, #32]
}
 800b2be:	bf00      	nop
 800b2c0:	3714      	adds	r7, #20
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c8:	4770      	bx	lr
 800b2ca:	bf00      	nop
 800b2cc:	52002000 	.word	0x52002000

0800b2d0 <FLASH_OB_GetUser>:
  *         FZ_IWDG_STOP(Bit 17), FZ_IWDG_SDBY(Bit 18), ST_RAM_SIZE(Bit[19:20]),
  *         SECURITY(Bit 21), IO_HSLV (Bit 29) and SWAP_BANK_OPT(Bit 31).
  */
#endif /*DUAL_CORE*/
static uint32_t FLASH_OB_GetUser(void)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b083      	sub	sp, #12
 800b2d4:	af00      	add	r7, sp, #0
  uint32_t userConfig = READ_REG(FLASH->OPTSR_CUR);
 800b2d6:	4b07      	ldr	r3, [pc, #28]	@ (800b2f4 <FLASH_OB_GetUser+0x24>)
 800b2d8:	69db      	ldr	r3, [r3, #28]
 800b2da:	607b      	str	r3, [r7, #4]
  userConfig &= (~(FLASH_OPTSR_BOR_LEV | FLASH_OPTSR_RDP));
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	4b06      	ldr	r3, [pc, #24]	@ (800b2f8 <FLASH_OB_GetUser+0x28>)
 800b2e0:	4013      	ands	r3, r2
 800b2e2:	607b      	str	r3, [r7, #4]

  return userConfig;
 800b2e4:	687b      	ldr	r3, [r7, #4]
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	370c      	adds	r7, #12
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f0:	4770      	bx	lr
 800b2f2:	bf00      	nop
 800b2f4:	52002000 	.word	0x52002000
 800b2f8:	ffff00f3 	.word	0xffff00f3

0800b2fc <FLASH_OB_PCROPConfig>:
  *            @arg FLASH_BANK_BOTH: PCROP on specified bank1 and bank2 area (same config will be applied on both banks)
  *
  * @retval None
  */
static void FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr, uint32_t Banks)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b085      	sub	sp, #20
 800b300:	af00      	add	r7, sp, #0
 800b302:	60f8      	str	r0, [r7, #12]
 800b304:	60b9      	str	r1, [r7, #8]
 800b306:	607a      	str	r2, [r7, #4]
 800b308:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_OB_PCROP_RDP(PCROPConfig));

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	f003 0301 	and.w	r3, r3, #1
 800b310:	2b00      	cmp	r3, #0
 800b312:	d00d      	beq.n	800b330 <FLASH_OB_PCROPConfig+0x34>
  {
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(PCROPStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(PCROPEndAddr));

    /* Configure the Proprietary code readout protection */
    FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8)                                 | \
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800b31a:	0a1a      	lsrs	r2, r3, #8
                       (((PCROPEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800b322:	0a1b      	lsrs	r3, r3, #8
 800b324:	041b      	lsls	r3, r3, #16
    FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8)                                 | \
 800b326:	431a      	orrs	r2, r3
 800b328:	490e      	ldr	r1, [pc, #56]	@ (800b364 <FLASH_OB_PCROPConfig+0x68>)
                       (((PCROPEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	4313      	orrs	r3, r2
    FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8)                                 | \
 800b32e:	62cb      	str	r3, [r1, #44]	@ 0x2c
                       PCROPConfig;
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	f003 0302 	and.w	r3, r3, #2
 800b336:	2b00      	cmp	r3, #0
 800b338:	d00e      	beq.n	800b358 <FLASH_OB_PCROPConfig+0x5c>
  {
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(PCROPStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(PCROPEndAddr));

    /* Configure the Proprietary code readout protection */
    FLASH->PRAR_PRG2 = ((PCROPStartAddr - FLASH_BANK2_BASE) >> 8)                                 | \
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	f1a3 6301 	sub.w	r3, r3, #135266304	@ 0x8100000
 800b340:	0a1a      	lsrs	r2, r3, #8
                       (((PCROPEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f1a3 6301 	sub.w	r3, r3, #135266304	@ 0x8100000
 800b348:	0a1b      	lsrs	r3, r3, #8
 800b34a:	041b      	lsls	r3, r3, #16
    FLASH->PRAR_PRG2 = ((PCROPStartAddr - FLASH_BANK2_BASE) >> 8)                                 | \
 800b34c:	431a      	orrs	r2, r3
 800b34e:	4905      	ldr	r1, [pc, #20]	@ (800b364 <FLASH_OB_PCROPConfig+0x68>)
                       (((PCROPEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	4313      	orrs	r3, r2
    FLASH->PRAR_PRG2 = ((PCROPStartAddr - FLASH_BANK2_BASE) >> 8)                                 | \
 800b354:	f8c1 312c 	str.w	r3, [r1, #300]	@ 0x12c
                       PCROPConfig;
  }
#endif /* DUAL_BANK */
}
 800b358:	bf00      	nop
 800b35a:	3714      	adds	r7, #20
 800b35c:	46bd      	mov	sp, r7
 800b35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b362:	4770      	bx	lr
 800b364:	52002000 	.word	0x52002000

0800b368 <FLASH_OB_GetPCROP>:
  *            @arg FLASH_BANK_BOTH: is  not allowed here
  *
  * @retval None
  */
static void FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROPStartAddr, uint32_t *PCROPEndAddr, uint32_t Bank)
{
 800b368:	b480      	push	{r7}
 800b36a:	b087      	sub	sp, #28
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	60f8      	str	r0, [r7, #12]
 800b370:	60b9      	str	r1, [r7, #8]
 800b372:	607a      	str	r2, [r7, #4]
 800b374:	603b      	str	r3, [r7, #0]
  uint32_t regvalue = 0;
 800b376:	2300      	movs	r3, #0
 800b378:	617b      	str	r3, [r7, #20]
  uint32_t bankBase = 0;
 800b37a:	2300      	movs	r3, #0
 800b37c:	613b      	str	r3, [r7, #16]

  if(Bank == FLASH_BANK_1)
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	2b01      	cmp	r3, #1
 800b382:	d105      	bne.n	800b390 <FLASH_OB_GetPCROP+0x28>
  {
    regvalue = FLASH->PRAR_CUR1;
 800b384:	4b17      	ldr	r3, [pc, #92]	@ (800b3e4 <FLASH_OB_GetPCROP+0x7c>)
 800b386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b388:	617b      	str	r3, [r7, #20]
    bankBase = FLASH_BANK1_BASE;
 800b38a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b38e:	613b      	str	r3, [r7, #16]
  }

#if defined (DUAL_BANK)
  if(Bank == FLASH_BANK_2)
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	2b02      	cmp	r3, #2
 800b394:	d106      	bne.n	800b3a4 <FLASH_OB_GetPCROP+0x3c>
  {
    regvalue = FLASH->PRAR_CUR2;
 800b396:	4b13      	ldr	r3, [pc, #76]	@ (800b3e4 <FLASH_OB_GetPCROP+0x7c>)
 800b398:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 800b39c:	617b      	str	r3, [r7, #20]
    bankBase = FLASH_BANK2_BASE;
 800b39e:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 800b3a2:	613b      	str	r3, [r7, #16]
  }
#endif /* DUAL_BANK */

  (*PCROPConfig) =  (regvalue & FLASH_PRAR_DMEP);
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	601a      	str	r2, [r3, #0]

  (*PCROPStartAddr) = ((regvalue & FLASH_PRAR_PROT_AREA_START) << 8) + bankBase;
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	021a      	lsls	r2, r3, #8
 800b3b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b3e8 <FLASH_OB_GetPCROP+0x80>)
 800b3b4:	4013      	ands	r3, r2
 800b3b6:	693a      	ldr	r2, [r7, #16]
 800b3b8:	441a      	add	r2, r3
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	601a      	str	r2, [r3, #0]
  (*PCROPEndAddr) = (regvalue & FLASH_PRAR_PROT_AREA_END) >> FLASH_PRAR_PROT_AREA_END_Pos;
 800b3be:	697b      	ldr	r3, [r7, #20]
 800b3c0:	0c1b      	lsrs	r3, r3, #16
 800b3c2:	f3c3 020b 	ubfx	r2, r3, #0, #12
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	601a      	str	r2, [r3, #0]
  (*PCROPEndAddr) = ((*PCROPEndAddr) << 8) + bankBase;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	021a      	lsls	r2, r3, #8
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	441a      	add	r2, r3
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	601a      	str	r2, [r3, #0]
}
 800b3d8:	bf00      	nop
 800b3da:	371c      	adds	r7, #28
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e2:	4770      	bx	lr
 800b3e4:	52002000 	.word	0x52002000
 800b3e8:	000fff00 	.word	0x000fff00

0800b3ec <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL2: Reset level threshold is set to 2.4V
  *            @arg OB_BOR_LEVEL3: Reset level threshold is set to 2.7V
  * @retval None
  */
static void FLASH_OB_BOR_LevelConfig(uint32_t Level)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b083      	sub	sp, #12
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Configure BOR_LEV option byte */
  MODIFY_REG(FLASH->OPTSR_PRG, FLASH_OPTSR_BOR_LEV, Level);
 800b3f4:	4b06      	ldr	r3, [pc, #24]	@ (800b410 <FLASH_OB_BOR_LevelConfig+0x24>)
 800b3f6:	6a1b      	ldr	r3, [r3, #32]
 800b3f8:	f023 020c 	bic.w	r2, r3, #12
 800b3fc:	4904      	ldr	r1, [pc, #16]	@ (800b410 <FLASH_OB_BOR_LevelConfig+0x24>)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	4313      	orrs	r3, r2
 800b402:	620b      	str	r3, [r1, #32]
}
 800b404:	bf00      	nop
 800b406:	370c      	adds	r7, #12
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr
 800b410:	52002000 	.word	0x52002000

0800b414 <FLASH_OB_GetBOR>:
  *            @arg OB_BOR_LEVEL1: Reset level threshold is set to 2.1V
  *            @arg OB_BOR_LEVEL2: Reset level threshold is set to 2.4V
  *            @arg OB_BOR_LEVEL3: Reset level threshold is set to 2.7V
  */
static uint32_t FLASH_OB_GetBOR(void)
{
 800b414:	b480      	push	{r7}
 800b416:	af00      	add	r7, sp, #0
  return (FLASH->OPTSR_CUR & FLASH_OPTSR_BOR_LEV);
 800b418:	4b04      	ldr	r3, [pc, #16]	@ (800b42c <FLASH_OB_GetBOR+0x18>)
 800b41a:	69db      	ldr	r3, [r3, #28]
 800b41c:	f003 030c 	and.w	r3, r3, #12
}
 800b420:	4618      	mov	r0, r3
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr
 800b42a:	bf00      	nop
 800b42c:	52002000 	.word	0x52002000

0800b430 <FLASH_OB_BootAddConfig>:
  * @param  BootAddress0 Specifies the Boot Address 0
  * @param  BootAddress1 Specifies the Boot Address 1
  * @retval HAL Status
  */
static void FLASH_OB_BootAddConfig(uint32_t BootOption, uint32_t BootAddress0, uint32_t BootAddress1)
{
 800b430:	b480      	push	{r7}
 800b432:	b085      	sub	sp, #20
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_BOOT_ADD_OPTION(BootOption));

  if((BootOption & OB_BOOT_ADD0) == OB_BOOT_ADD0)
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	f003 0301 	and.w	r3, r3, #1
 800b442:	2b00      	cmp	r3, #0
 800b444:	d008      	beq.n	800b458 <FLASH_OB_BootAddConfig+0x28>

    /* Configure CM7 BOOT ADD0 */
#if defined(DUAL_CORE)
    MODIFY_REG(FLASH->BOOT7_PRG, FLASH_BOOT7_BCM7_ADD0, (BootAddress0 >> 16));
#else /* Single Core*/
    MODIFY_REG(FLASH->BOOT_PRG, FLASH_BOOT_ADD0, (BootAddress0 >> 16));
 800b446:	4b0d      	ldr	r3, [pc, #52]	@ (800b47c <FLASH_OB_BootAddConfig+0x4c>)
 800b448:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b44a:	4b0d      	ldr	r3, [pc, #52]	@ (800b480 <FLASH_OB_BootAddConfig+0x50>)
 800b44c:	4013      	ands	r3, r2
 800b44e:	68ba      	ldr	r2, [r7, #8]
 800b450:	0c12      	lsrs	r2, r2, #16
 800b452:	490a      	ldr	r1, [pc, #40]	@ (800b47c <FLASH_OB_BootAddConfig+0x4c>)
 800b454:	4313      	orrs	r3, r2
 800b456:	644b      	str	r3, [r1, #68]	@ 0x44
#endif /* DUAL_CORE */
  }

  if((BootOption & OB_BOOT_ADD1) == OB_BOOT_ADD1)
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	f003 0302 	and.w	r3, r3, #2
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d006      	beq.n	800b470 <FLASH_OB_BootAddConfig+0x40>

    /* Configure CM7 BOOT ADD1 */
#if defined(DUAL_CORE)
    MODIFY_REG(FLASH->BOOT7_PRG, FLASH_BOOT7_BCM7_ADD1, BootAddress1);
#else /* Single Core*/
    MODIFY_REG(FLASH->BOOT_PRG, FLASH_BOOT_ADD1, BootAddress1);
 800b462:	4b06      	ldr	r3, [pc, #24]	@ (800b47c <FLASH_OB_BootAddConfig+0x4c>)
 800b464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b466:	b29a      	uxth	r2, r3
 800b468:	4904      	ldr	r1, [pc, #16]	@ (800b47c <FLASH_OB_BootAddConfig+0x4c>)
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	4313      	orrs	r3, r2
 800b46e:	644b      	str	r3, [r1, #68]	@ 0x44
#endif /* DUAL_CORE */
  }
}
 800b470:	bf00      	nop
 800b472:	3714      	adds	r7, #20
 800b474:	46bd      	mov	sp, r7
 800b476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47a:	4770      	bx	lr
 800b47c:	52002000 	.word	0x52002000
 800b480:	ffff0000 	.word	0xffff0000

0800b484 <FLASH_OB_GetBootAdd>:
  * @param  BootAddress0 Specifies the Boot Address 0.
  * @param  BootAddress1 Specifies the Boot Address 1.
  * @retval HAL Status
  */
static void FLASH_OB_GetBootAdd(uint32_t *BootAddress0, uint32_t *BootAddress1)
{
 800b484:	b480      	push	{r7}
 800b486:	b085      	sub	sp, #20
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	6039      	str	r1, [r7, #0]
  regvalue = FLASH->BOOT7_CUR;

  (*BootAddress0) = (regvalue & FLASH_BOOT7_BCM7_ADD0) << 16;
  (*BootAddress1) = (regvalue & FLASH_BOOT7_BCM7_ADD1);
#else /* Single Core */
  regvalue = FLASH->BOOT_CUR;
 800b48e:	4b09      	ldr	r3, [pc, #36]	@ (800b4b4 <FLASH_OB_GetBootAdd+0x30>)
 800b490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b492:	60fb      	str	r3, [r7, #12]

  (*BootAddress0) = (regvalue & FLASH_BOOT_ADD0) << 16;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	041a      	lsls	r2, r3, #16
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	601a      	str	r2, [r3, #0]
  (*BootAddress1) = (regvalue & FLASH_BOOT_ADD1);
 800b49c:	68fa      	ldr	r2, [r7, #12]
 800b49e:	4b06      	ldr	r3, [pc, #24]	@ (800b4b8 <FLASH_OB_GetBootAdd+0x34>)
 800b4a0:	4013      	ands	r3, r2
 800b4a2:	683a      	ldr	r2, [r7, #0]
 800b4a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE */
}
 800b4a6:	bf00      	nop
 800b4a8:	3714      	adds	r7, #20
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b0:	4770      	bx	lr
 800b4b2:	bf00      	nop
 800b4b4:	52002000 	.word	0x52002000
 800b4b8:	ffff0000 	.word	0xffff0000

0800b4bc <FLASH_OB_SecureAreaConfig>:
  *            @arg FLASH_BANK_2: Secure area on specified bank2 area
  *            @arg FLASH_BANK_BOTH: Secure area on specified bank1 and bank2 area (same config will be applied on both banks)
  * @retval None
  */
static void FLASH_OB_SecureAreaConfig(uint32_t SecureAreaConfig, uint32_t SecureAreaStartAddr, uint32_t SecureAreaEndAddr, uint32_t Banks)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b085      	sub	sp, #20
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	60f8      	str	r0, [r7, #12]
 800b4c4:	60b9      	str	r1, [r7, #8]
 800b4c6:	607a      	str	r2, [r7, #4]
 800b4c8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_OB_SECURE_RDP(SecureAreaConfig));

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	f003 0301 	and.w	r3, r3, #1
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d00f      	beq.n	800b4f4 <FLASH_OB_SecureAreaConfig+0x38>
    /* Check the parameters */
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(SecureAreaStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(SecureAreaEndAddr));

    /* Configure the secure area */
    FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8)                                | \
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800b4da:	0a1a      	lsrs	r2, r3, #8
                       (((SecureAreaEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800b4e2:	0a1b      	lsrs	r3, r3, #8
 800b4e4:	041b      	lsls	r3, r3, #16
    FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8)                                | \
 800b4e6:	431a      	orrs	r2, r3
                       (SecureAreaConfig & FLASH_SCAR_DMES);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
    FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8)                                | \
 800b4ee:	490f      	ldr	r1, [pc, #60]	@ (800b52c <FLASH_OB_SecureAreaConfig+0x70>)
                       (((SecureAreaEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
 800b4f0:	4313      	orrs	r3, r2
    FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8)                                | \
 800b4f2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	f003 0302 	and.w	r3, r3, #2
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d010      	beq.n	800b520 <FLASH_OB_SecureAreaConfig+0x64>
    /* Check the parameters */
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(SecureAreaStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(SecureAreaEndAddr));

    /* Configure the secure area */
    FLASH->SCAR_PRG2 = ((SecureAreaStartAddr - FLASH_BANK2_BASE) >> 8)                                | \
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	f1a3 6301 	sub.w	r3, r3, #135266304	@ 0x8100000
 800b504:	0a1a      	lsrs	r2, r3, #8
                       (((SecureAreaEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f1a3 6301 	sub.w	r3, r3, #135266304	@ 0x8100000
 800b50c:	0a1b      	lsrs	r3, r3, #8
 800b50e:	041b      	lsls	r3, r3, #16
    FLASH->SCAR_PRG2 = ((SecureAreaStartAddr - FLASH_BANK2_BASE) >> 8)                                | \
 800b510:	431a      	orrs	r2, r3
                       (SecureAreaConfig & FLASH_SCAR_DMES);
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
    FLASH->SCAR_PRG2 = ((SecureAreaStartAddr - FLASH_BANK2_BASE) >> 8)                                | \
 800b518:	4904      	ldr	r1, [pc, #16]	@ (800b52c <FLASH_OB_SecureAreaConfig+0x70>)
                       (((SecureAreaEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
 800b51a:	4313      	orrs	r3, r2
    FLASH->SCAR_PRG2 = ((SecureAreaStartAddr - FLASH_BANK2_BASE) >> 8)                                | \
 800b51c:	f8c1 3134 	str.w	r3, [r1, #308]	@ 0x134
  }
#endif /* DUAL_BANK */
}
 800b520:	bf00      	nop
 800b522:	3714      	adds	r7, #20
 800b524:	46bd      	mov	sp, r7
 800b526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52a:	4770      	bx	lr
 800b52c:	52002000 	.word	0x52002000

0800b530 <FLASH_OB_GetSecureArea>:
  * @param  SecureAreaEndAddr gives the secure area end address
  * @param  Bank Specifies the Bank
  * @retval None
  */
static void FLASH_OB_GetSecureArea(uint32_t *SecureAreaConfig, uint32_t *SecureAreaStartAddr, uint32_t *SecureAreaEndAddr, uint32_t Bank)
{
 800b530:	b480      	push	{r7}
 800b532:	b087      	sub	sp, #28
 800b534:	af00      	add	r7, sp, #0
 800b536:	60f8      	str	r0, [r7, #12]
 800b538:	60b9      	str	r1, [r7, #8]
 800b53a:	607a      	str	r2, [r7, #4]
 800b53c:	603b      	str	r3, [r7, #0]
  uint32_t regvalue = 0;
 800b53e:	2300      	movs	r3, #0
 800b540:	617b      	str	r3, [r7, #20]
  uint32_t bankBase = 0;
 800b542:	2300      	movs	r3, #0
 800b544:	613b      	str	r3, [r7, #16]

  /* Check Bank parameter value */
  if(Bank == FLASH_BANK_1)
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	2b01      	cmp	r3, #1
 800b54a:	d105      	bne.n	800b558 <FLASH_OB_GetSecureArea+0x28>
  {
    regvalue = FLASH->SCAR_CUR1;
 800b54c:	4b17      	ldr	r3, [pc, #92]	@ (800b5ac <FLASH_OB_GetSecureArea+0x7c>)
 800b54e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b550:	617b      	str	r3, [r7, #20]
    bankBase = FLASH_BANK1_BASE;
 800b552:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b556:	613b      	str	r3, [r7, #16]
  }

#if defined (DUAL_BANK)
  if(Bank == FLASH_BANK_2)
 800b558:	683b      	ldr	r3, [r7, #0]
 800b55a:	2b02      	cmp	r3, #2
 800b55c:	d106      	bne.n	800b56c <FLASH_OB_GetSecureArea+0x3c>
  {
    regvalue = FLASH->SCAR_CUR2;
 800b55e:	4b13      	ldr	r3, [pc, #76]	@ (800b5ac <FLASH_OB_GetSecureArea+0x7c>)
 800b560:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 800b564:	617b      	str	r3, [r7, #20]
    bankBase = FLASH_BANK2_BASE;
 800b566:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 800b56a:	613b      	str	r3, [r7, #16]
  }
#endif /* DUAL_BANK */

  /* Get the secure area settings */
  (*SecureAreaConfig) = (regvalue & FLASH_SCAR_DMES);
 800b56c:	697b      	ldr	r3, [r7, #20]
 800b56e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	601a      	str	r2, [r3, #0]
  (*SecureAreaStartAddr) = ((regvalue & FLASH_SCAR_SEC_AREA_START) << 8) + bankBase;
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	021a      	lsls	r2, r3, #8
 800b57a:	4b0d      	ldr	r3, [pc, #52]	@ (800b5b0 <FLASH_OB_GetSecureArea+0x80>)
 800b57c:	4013      	ands	r3, r2
 800b57e:	693a      	ldr	r2, [r7, #16]
 800b580:	441a      	add	r2, r3
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	601a      	str	r2, [r3, #0]
  (*SecureAreaEndAddr) = (regvalue & FLASH_SCAR_SEC_AREA_END) >> FLASH_SCAR_SEC_AREA_END_Pos;
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	0c1b      	lsrs	r3, r3, #16
 800b58a:	f3c3 020b 	ubfx	r2, r3, #0, #12
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	601a      	str	r2, [r3, #0]
  (*SecureAreaEndAddr) = ((*SecureAreaEndAddr) << 8) + bankBase;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	021a      	lsls	r2, r3, #8
 800b598:	693b      	ldr	r3, [r7, #16]
 800b59a:	441a      	add	r2, r3
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	601a      	str	r2, [r3, #0]
}
 800b5a0:	bf00      	nop
 800b5a2:	371c      	adds	r7, #28
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5aa:	4770      	bx	lr
 800b5ac:	52002000 	.word	0x52002000
 800b5b0:	000fff00 	.word	0x000fff00

0800b5b4 <FLASH_CRC_AddSector>:
  * @param  Sector Specifies the CRC sector number
  * @param  Bank Specifies the Bank
  * @retval None
  */
static void FLASH_CRC_AddSector(uint32_t Sector, uint32_t Bank)
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b083      	sub	sp, #12
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
 800b5bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));

  if (Bank == FLASH_BANK_1)
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	2b01      	cmp	r3, #1
 800b5c2:	d10e      	bne.n	800b5e2 <FLASH_CRC_AddSector+0x2e>
  {
    /* Clear CRC sector */
    FLASH->CRCCR1 &= (~FLASH_CRCCR_CRC_SECT);
 800b5c4:	4b13      	ldr	r3, [pc, #76]	@ (800b614 <FLASH_CRC_AddSector+0x60>)
 800b5c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5c8:	4a12      	ldr	r2, [pc, #72]	@ (800b614 <FLASH_CRC_AddSector+0x60>)
 800b5ca:	f023 0307 	bic.w	r3, r3, #7
 800b5ce:	6513      	str	r3, [r2, #80]	@ 0x50

    /* Select CRC Sector and activate ADD_SECT bit */
    FLASH->CRCCR1 |= Sector | FLASH_CRCCR_ADD_SECT;
 800b5d0:	4b10      	ldr	r3, [pc, #64]	@ (800b614 <FLASH_CRC_AddSector+0x60>)
 800b5d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	4a0e      	ldr	r2, [pc, #56]	@ (800b614 <FLASH_CRC_AddSector+0x60>)
 800b5da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b5de:	6513      	str	r3, [r2, #80]	@ 0x50

    /* Select CRC Sector and activate ADD_SECT bit */
    FLASH->CRCCR2 |= Sector | FLASH_CRCCR_ADD_SECT;
  }
#endif /* DUAL_BANK */
}
 800b5e0:	e011      	b.n	800b606 <FLASH_CRC_AddSector+0x52>
    FLASH->CRCCR2 &= (~FLASH_CRCCR_CRC_SECT);
 800b5e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b614 <FLASH_CRC_AddSector+0x60>)
 800b5e4:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800b5e8:	4a0a      	ldr	r2, [pc, #40]	@ (800b614 <FLASH_CRC_AddSector+0x60>)
 800b5ea:	f023 0307 	bic.w	r3, r3, #7
 800b5ee:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
    FLASH->CRCCR2 |= Sector | FLASH_CRCCR_ADD_SECT;
 800b5f2:	4b08      	ldr	r3, [pc, #32]	@ (800b614 <FLASH_CRC_AddSector+0x60>)
 800b5f4:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	4a05      	ldr	r2, [pc, #20]	@ (800b614 <FLASH_CRC_AddSector+0x60>)
 800b5fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b602:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
}
 800b606:	bf00      	nop
 800b608:	370c      	adds	r7, #12
 800b60a:	46bd      	mov	sp, r7
 800b60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b610:	4770      	bx	lr
 800b612:	bf00      	nop
 800b614:	52002000 	.word	0x52002000

0800b618 <FLASH_CRC_SelectAddress>:
  * @param  CRCEndAddr Specifies the CRC end address
  * @param  Bank Specifies the Bank
  * @retval None
  */
static void FLASH_CRC_SelectAddress(uint32_t CRCStartAddr, uint32_t CRCEndAddr, uint32_t Bank)
{
 800b618:	b480      	push	{r7}
 800b61a:	b085      	sub	sp, #20
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	60f8      	str	r0, [r7, #12]
 800b620:	60b9      	str	r1, [r7, #8]
 800b622:	607a      	str	r2, [r7, #4]
  if (Bank == FLASH_BANK_1)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	2b01      	cmp	r3, #1
 800b628:	d106      	bne.n	800b638 <FLASH_CRC_SelectAddress+0x20>
  {
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(CRCStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(CRCEndAddr));

    /* Write CRC Start and End addresses */
    FLASH->CRCSADD1 = CRCStartAddr;
 800b62a:	4a0a      	ldr	r2, [pc, #40]	@ (800b654 <FLASH_CRC_SelectAddress+0x3c>)
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	6553      	str	r3, [r2, #84]	@ 0x54
    FLASH->CRCEADD1 = CRCEndAddr;
 800b630:	4a08      	ldr	r2, [pc, #32]	@ (800b654 <FLASH_CRC_SelectAddress+0x3c>)
 800b632:	68bb      	ldr	r3, [r7, #8]
 800b634:	6593      	str	r3, [r2, #88]	@ 0x58
    /* Write CRC Start and End addresses */
    FLASH->CRCSADD2 = CRCStartAddr;
    FLASH->CRCEADD2 = CRCEndAddr;
  }
#endif /* DUAL_BANK */
}
 800b636:	e007      	b.n	800b648 <FLASH_CRC_SelectAddress+0x30>
    FLASH->CRCSADD2 = CRCStartAddr;
 800b638:	4a06      	ldr	r2, [pc, #24]	@ (800b654 <FLASH_CRC_SelectAddress+0x3c>)
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
    FLASH->CRCEADD2 = CRCEndAddr;
 800b640:	4a04      	ldr	r2, [pc, #16]	@ (800b654 <FLASH_CRC_SelectAddress+0x3c>)
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	f8c2 3158 	str.w	r3, [r2, #344]	@ 0x158
}
 800b648:	bf00      	nop
 800b64a:	3714      	adds	r7, #20
 800b64c:	46bd      	mov	sp, r7
 800b64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b652:	4770      	bx	lr
 800b654:	52002000 	.word	0x52002000

0800b658 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800b658:	b480      	push	{r7}
 800b65a:	b089      	sub	sp, #36	@ 0x24
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
 800b660:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b662:	2300      	movs	r3, #0
 800b664:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b666:	4b89      	ldr	r3, [pc, #548]	@ (800b88c <HAL_GPIO_Init+0x234>)
 800b668:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b66a:	e194      	b.n	800b996 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	681a      	ldr	r2, [r3, #0]
 800b670:	2101      	movs	r1, #1
 800b672:	69fb      	ldr	r3, [r7, #28]
 800b674:	fa01 f303 	lsl.w	r3, r1, r3
 800b678:	4013      	ands	r3, r2
 800b67a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b67c:	693b      	ldr	r3, [r7, #16]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	f000 8186 	beq.w	800b990 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	685b      	ldr	r3, [r3, #4]
 800b688:	f003 0303 	and.w	r3, r3, #3
 800b68c:	2b01      	cmp	r3, #1
 800b68e:	d005      	beq.n	800b69c <HAL_GPIO_Init+0x44>
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	f003 0303 	and.w	r3, r3, #3
 800b698:	2b02      	cmp	r3, #2
 800b69a:	d130      	bne.n	800b6fe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	689b      	ldr	r3, [r3, #8]
 800b6a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b6a2:	69fb      	ldr	r3, [r7, #28]
 800b6a4:	005b      	lsls	r3, r3, #1
 800b6a6:	2203      	movs	r2, #3
 800b6a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b6ac:	43db      	mvns	r3, r3
 800b6ae:	69ba      	ldr	r2, [r7, #24]
 800b6b0:	4013      	ands	r3, r2
 800b6b2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	68da      	ldr	r2, [r3, #12]
 800b6b8:	69fb      	ldr	r3, [r7, #28]
 800b6ba:	005b      	lsls	r3, r3, #1
 800b6bc:	fa02 f303 	lsl.w	r3, r2, r3
 800b6c0:	69ba      	ldr	r2, [r7, #24]
 800b6c2:	4313      	orrs	r3, r2
 800b6c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	69ba      	ldr	r2, [r7, #24]
 800b6ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	69fb      	ldr	r3, [r7, #28]
 800b6d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b6da:	43db      	mvns	r3, r3
 800b6dc:	69ba      	ldr	r2, [r7, #24]
 800b6de:	4013      	ands	r3, r2
 800b6e0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	685b      	ldr	r3, [r3, #4]
 800b6e6:	091b      	lsrs	r3, r3, #4
 800b6e8:	f003 0201 	and.w	r2, r3, #1
 800b6ec:	69fb      	ldr	r3, [r7, #28]
 800b6ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b6f2:	69ba      	ldr	r2, [r7, #24]
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	69ba      	ldr	r2, [r7, #24]
 800b6fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	685b      	ldr	r3, [r3, #4]
 800b702:	f003 0303 	and.w	r3, r3, #3
 800b706:	2b03      	cmp	r3, #3
 800b708:	d017      	beq.n	800b73a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	68db      	ldr	r3, [r3, #12]
 800b70e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	005b      	lsls	r3, r3, #1
 800b714:	2203      	movs	r2, #3
 800b716:	fa02 f303 	lsl.w	r3, r2, r3
 800b71a:	43db      	mvns	r3, r3
 800b71c:	69ba      	ldr	r2, [r7, #24]
 800b71e:	4013      	ands	r3, r2
 800b720:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	689a      	ldr	r2, [r3, #8]
 800b726:	69fb      	ldr	r3, [r7, #28]
 800b728:	005b      	lsls	r3, r3, #1
 800b72a:	fa02 f303 	lsl.w	r3, r2, r3
 800b72e:	69ba      	ldr	r2, [r7, #24]
 800b730:	4313      	orrs	r3, r2
 800b732:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	69ba      	ldr	r2, [r7, #24]
 800b738:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	685b      	ldr	r3, [r3, #4]
 800b73e:	f003 0303 	and.w	r3, r3, #3
 800b742:	2b02      	cmp	r3, #2
 800b744:	d123      	bne.n	800b78e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b746:	69fb      	ldr	r3, [r7, #28]
 800b748:	08da      	lsrs	r2, r3, #3
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	3208      	adds	r2, #8
 800b74e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b752:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	f003 0307 	and.w	r3, r3, #7
 800b75a:	009b      	lsls	r3, r3, #2
 800b75c:	220f      	movs	r2, #15
 800b75e:	fa02 f303 	lsl.w	r3, r2, r3
 800b762:	43db      	mvns	r3, r3
 800b764:	69ba      	ldr	r2, [r7, #24]
 800b766:	4013      	ands	r3, r2
 800b768:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	691a      	ldr	r2, [r3, #16]
 800b76e:	69fb      	ldr	r3, [r7, #28]
 800b770:	f003 0307 	and.w	r3, r3, #7
 800b774:	009b      	lsls	r3, r3, #2
 800b776:	fa02 f303 	lsl.w	r3, r2, r3
 800b77a:	69ba      	ldr	r2, [r7, #24]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b780:	69fb      	ldr	r3, [r7, #28]
 800b782:	08da      	lsrs	r2, r3, #3
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	3208      	adds	r2, #8
 800b788:	69b9      	ldr	r1, [r7, #24]
 800b78a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b794:	69fb      	ldr	r3, [r7, #28]
 800b796:	005b      	lsls	r3, r3, #1
 800b798:	2203      	movs	r2, #3
 800b79a:	fa02 f303 	lsl.w	r3, r2, r3
 800b79e:	43db      	mvns	r3, r3
 800b7a0:	69ba      	ldr	r2, [r7, #24]
 800b7a2:	4013      	ands	r3, r2
 800b7a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	f003 0203 	and.w	r2, r3, #3
 800b7ae:	69fb      	ldr	r3, [r7, #28]
 800b7b0:	005b      	lsls	r3, r3, #1
 800b7b2:	fa02 f303 	lsl.w	r3, r2, r3
 800b7b6:	69ba      	ldr	r2, [r7, #24]
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	69ba      	ldr	r2, [r7, #24]
 800b7c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	f000 80e0 	beq.w	800b990 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b7d0:	4b2f      	ldr	r3, [pc, #188]	@ (800b890 <HAL_GPIO_Init+0x238>)
 800b7d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b7d6:	4a2e      	ldr	r2, [pc, #184]	@ (800b890 <HAL_GPIO_Init+0x238>)
 800b7d8:	f043 0302 	orr.w	r3, r3, #2
 800b7dc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800b7e0:	4b2b      	ldr	r3, [pc, #172]	@ (800b890 <HAL_GPIO_Init+0x238>)
 800b7e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b7e6:	f003 0302 	and.w	r3, r3, #2
 800b7ea:	60fb      	str	r3, [r7, #12]
 800b7ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b7ee:	4a29      	ldr	r2, [pc, #164]	@ (800b894 <HAL_GPIO_Init+0x23c>)
 800b7f0:	69fb      	ldr	r3, [r7, #28]
 800b7f2:	089b      	lsrs	r3, r3, #2
 800b7f4:	3302      	adds	r3, #2
 800b7f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b7fc:	69fb      	ldr	r3, [r7, #28]
 800b7fe:	f003 0303 	and.w	r3, r3, #3
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	220f      	movs	r2, #15
 800b806:	fa02 f303 	lsl.w	r3, r2, r3
 800b80a:	43db      	mvns	r3, r3
 800b80c:	69ba      	ldr	r2, [r7, #24]
 800b80e:	4013      	ands	r3, r2
 800b810:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	4a20      	ldr	r2, [pc, #128]	@ (800b898 <HAL_GPIO_Init+0x240>)
 800b816:	4293      	cmp	r3, r2
 800b818:	d052      	beq.n	800b8c0 <HAL_GPIO_Init+0x268>
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	4a1f      	ldr	r2, [pc, #124]	@ (800b89c <HAL_GPIO_Init+0x244>)
 800b81e:	4293      	cmp	r3, r2
 800b820:	d031      	beq.n	800b886 <HAL_GPIO_Init+0x22e>
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	4a1e      	ldr	r2, [pc, #120]	@ (800b8a0 <HAL_GPIO_Init+0x248>)
 800b826:	4293      	cmp	r3, r2
 800b828:	d02b      	beq.n	800b882 <HAL_GPIO_Init+0x22a>
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	4a1d      	ldr	r2, [pc, #116]	@ (800b8a4 <HAL_GPIO_Init+0x24c>)
 800b82e:	4293      	cmp	r3, r2
 800b830:	d025      	beq.n	800b87e <HAL_GPIO_Init+0x226>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	4a1c      	ldr	r2, [pc, #112]	@ (800b8a8 <HAL_GPIO_Init+0x250>)
 800b836:	4293      	cmp	r3, r2
 800b838:	d01f      	beq.n	800b87a <HAL_GPIO_Init+0x222>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	4a1b      	ldr	r2, [pc, #108]	@ (800b8ac <HAL_GPIO_Init+0x254>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d019      	beq.n	800b876 <HAL_GPIO_Init+0x21e>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	4a1a      	ldr	r2, [pc, #104]	@ (800b8b0 <HAL_GPIO_Init+0x258>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d013      	beq.n	800b872 <HAL_GPIO_Init+0x21a>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	4a19      	ldr	r2, [pc, #100]	@ (800b8b4 <HAL_GPIO_Init+0x25c>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d00d      	beq.n	800b86e <HAL_GPIO_Init+0x216>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	4a18      	ldr	r2, [pc, #96]	@ (800b8b8 <HAL_GPIO_Init+0x260>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d007      	beq.n	800b86a <HAL_GPIO_Init+0x212>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	4a17      	ldr	r2, [pc, #92]	@ (800b8bc <HAL_GPIO_Init+0x264>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	d101      	bne.n	800b866 <HAL_GPIO_Init+0x20e>
 800b862:	2309      	movs	r3, #9
 800b864:	e02d      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b866:	230a      	movs	r3, #10
 800b868:	e02b      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b86a:	2308      	movs	r3, #8
 800b86c:	e029      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b86e:	2307      	movs	r3, #7
 800b870:	e027      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b872:	2306      	movs	r3, #6
 800b874:	e025      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b876:	2305      	movs	r3, #5
 800b878:	e023      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b87a:	2304      	movs	r3, #4
 800b87c:	e021      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b87e:	2303      	movs	r3, #3
 800b880:	e01f      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b882:	2302      	movs	r3, #2
 800b884:	e01d      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b886:	2301      	movs	r3, #1
 800b888:	e01b      	b.n	800b8c2 <HAL_GPIO_Init+0x26a>
 800b88a:	bf00      	nop
 800b88c:	58000080 	.word	0x58000080
 800b890:	58024400 	.word	0x58024400
 800b894:	58000400 	.word	0x58000400
 800b898:	58020000 	.word	0x58020000
 800b89c:	58020400 	.word	0x58020400
 800b8a0:	58020800 	.word	0x58020800
 800b8a4:	58020c00 	.word	0x58020c00
 800b8a8:	58021000 	.word	0x58021000
 800b8ac:	58021400 	.word	0x58021400
 800b8b0:	58021800 	.word	0x58021800
 800b8b4:	58021c00 	.word	0x58021c00
 800b8b8:	58022000 	.word	0x58022000
 800b8bc:	58022400 	.word	0x58022400
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	69fa      	ldr	r2, [r7, #28]
 800b8c4:	f002 0203 	and.w	r2, r2, #3
 800b8c8:	0092      	lsls	r2, r2, #2
 800b8ca:	4093      	lsls	r3, r2
 800b8cc:	69ba      	ldr	r2, [r7, #24]
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b8d2:	4938      	ldr	r1, [pc, #224]	@ (800b9b4 <HAL_GPIO_Init+0x35c>)
 800b8d4:	69fb      	ldr	r3, [r7, #28]
 800b8d6:	089b      	lsrs	r3, r3, #2
 800b8d8:	3302      	adds	r3, #2
 800b8da:	69ba      	ldr	r2, [r7, #24]
 800b8dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b8e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b8e8:	693b      	ldr	r3, [r7, #16]
 800b8ea:	43db      	mvns	r3, r3
 800b8ec:	69ba      	ldr	r2, [r7, #24]
 800b8ee:	4013      	ands	r3, r2
 800b8f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	685b      	ldr	r3, [r3, #4]
 800b8f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d003      	beq.n	800b906 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800b8fe:	69ba      	ldr	r2, [r7, #24]
 800b900:	693b      	ldr	r3, [r7, #16]
 800b902:	4313      	orrs	r3, r2
 800b904:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b906:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b90a:	69bb      	ldr	r3, [r7, #24]
 800b90c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b90e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b912:	685b      	ldr	r3, [r3, #4]
 800b914:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b916:	693b      	ldr	r3, [r7, #16]
 800b918:	43db      	mvns	r3, r3
 800b91a:	69ba      	ldr	r2, [r7, #24]
 800b91c:	4013      	ands	r3, r2
 800b91e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d003      	beq.n	800b934 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800b92c:	69ba      	ldr	r2, [r7, #24]
 800b92e:	693b      	ldr	r3, [r7, #16]
 800b930:	4313      	orrs	r3, r2
 800b932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b934:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b938:	69bb      	ldr	r3, [r7, #24]
 800b93a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b93c:	697b      	ldr	r3, [r7, #20]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	43db      	mvns	r3, r3
 800b946:	69ba      	ldr	r2, [r7, #24]
 800b948:	4013      	ands	r3, r2
 800b94a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	685b      	ldr	r3, [r3, #4]
 800b950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b954:	2b00      	cmp	r3, #0
 800b956:	d003      	beq.n	800b960 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800b958:	69ba      	ldr	r2, [r7, #24]
 800b95a:	693b      	ldr	r3, [r7, #16]
 800b95c:	4313      	orrs	r3, r2
 800b95e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	69ba      	ldr	r2, [r7, #24]
 800b964:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b96c:	693b      	ldr	r3, [r7, #16]
 800b96e:	43db      	mvns	r3, r3
 800b970:	69ba      	ldr	r2, [r7, #24]
 800b972:	4013      	ands	r3, r2
 800b974:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	685b      	ldr	r3, [r3, #4]
 800b97a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d003      	beq.n	800b98a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800b982:	69ba      	ldr	r2, [r7, #24]
 800b984:	693b      	ldr	r3, [r7, #16]
 800b986:	4313      	orrs	r3, r2
 800b988:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	69ba      	ldr	r2, [r7, #24]
 800b98e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b990:	69fb      	ldr	r3, [r7, #28]
 800b992:	3301      	adds	r3, #1
 800b994:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	681a      	ldr	r2, [r3, #0]
 800b99a:	69fb      	ldr	r3, [r7, #28]
 800b99c:	fa22 f303 	lsr.w	r3, r2, r3
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	f47f ae63 	bne.w	800b66c <HAL_GPIO_Init+0x14>
  }
}
 800b9a6:	bf00      	nop
 800b9a8:	bf00      	nop
 800b9aa:	3724      	adds	r7, #36	@ 0x24
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b2:	4770      	bx	lr
 800b9b4:	58000400 	.word	0x58000400

0800b9b8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b087      	sub	sp, #28
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b9c6:	4b75      	ldr	r3, [pc, #468]	@ (800bb9c <HAL_GPIO_DeInit+0x1e4>)
 800b9c8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800b9ca:	e0d9      	b.n	800bb80 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b9d4:	683a      	ldr	r2, [r7, #0]
 800b9d6:	4013      	ands	r3, r2
 800b9d8:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	f000 80cc 	beq.w	800bb7a <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 800b9e2:	4a6f      	ldr	r2, [pc, #444]	@ (800bba0 <HAL_GPIO_DeInit+0x1e8>)
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	089b      	lsrs	r3, r3, #2
 800b9e8:	3302      	adds	r3, #2
 800b9ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9ee:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800b9f0:	697b      	ldr	r3, [r7, #20]
 800b9f2:	f003 0303 	and.w	r3, r3, #3
 800b9f6:	009b      	lsls	r3, r3, #2
 800b9f8:	220f      	movs	r2, #15
 800b9fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b9fe:	68ba      	ldr	r2, [r7, #8]
 800ba00:	4013      	ands	r3, r2
 800ba02:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	4a67      	ldr	r2, [pc, #412]	@ (800bba4 <HAL_GPIO_DeInit+0x1ec>)
 800ba08:	4293      	cmp	r3, r2
 800ba0a:	d037      	beq.n	800ba7c <HAL_GPIO_DeInit+0xc4>
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	4a66      	ldr	r2, [pc, #408]	@ (800bba8 <HAL_GPIO_DeInit+0x1f0>)
 800ba10:	4293      	cmp	r3, r2
 800ba12:	d031      	beq.n	800ba78 <HAL_GPIO_DeInit+0xc0>
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	4a65      	ldr	r2, [pc, #404]	@ (800bbac <HAL_GPIO_DeInit+0x1f4>)
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	d02b      	beq.n	800ba74 <HAL_GPIO_DeInit+0xbc>
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	4a64      	ldr	r2, [pc, #400]	@ (800bbb0 <HAL_GPIO_DeInit+0x1f8>)
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d025      	beq.n	800ba70 <HAL_GPIO_DeInit+0xb8>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	4a63      	ldr	r2, [pc, #396]	@ (800bbb4 <HAL_GPIO_DeInit+0x1fc>)
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d01f      	beq.n	800ba6c <HAL_GPIO_DeInit+0xb4>
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	4a62      	ldr	r2, [pc, #392]	@ (800bbb8 <HAL_GPIO_DeInit+0x200>)
 800ba30:	4293      	cmp	r3, r2
 800ba32:	d019      	beq.n	800ba68 <HAL_GPIO_DeInit+0xb0>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	4a61      	ldr	r2, [pc, #388]	@ (800bbbc <HAL_GPIO_DeInit+0x204>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d013      	beq.n	800ba64 <HAL_GPIO_DeInit+0xac>
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	4a60      	ldr	r2, [pc, #384]	@ (800bbc0 <HAL_GPIO_DeInit+0x208>)
 800ba40:	4293      	cmp	r3, r2
 800ba42:	d00d      	beq.n	800ba60 <HAL_GPIO_DeInit+0xa8>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	4a5f      	ldr	r2, [pc, #380]	@ (800bbc4 <HAL_GPIO_DeInit+0x20c>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	d007      	beq.n	800ba5c <HAL_GPIO_DeInit+0xa4>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	4a5e      	ldr	r2, [pc, #376]	@ (800bbc8 <HAL_GPIO_DeInit+0x210>)
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d101      	bne.n	800ba58 <HAL_GPIO_DeInit+0xa0>
 800ba54:	2309      	movs	r3, #9
 800ba56:	e012      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba58:	230a      	movs	r3, #10
 800ba5a:	e010      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba5c:	2308      	movs	r3, #8
 800ba5e:	e00e      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba60:	2307      	movs	r3, #7
 800ba62:	e00c      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba64:	2306      	movs	r3, #6
 800ba66:	e00a      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba68:	2305      	movs	r3, #5
 800ba6a:	e008      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba6c:	2304      	movs	r3, #4
 800ba6e:	e006      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba70:	2303      	movs	r3, #3
 800ba72:	e004      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba74:	2302      	movs	r3, #2
 800ba76:	e002      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e000      	b.n	800ba7e <HAL_GPIO_DeInit+0xc6>
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	697a      	ldr	r2, [r7, #20]
 800ba80:	f002 0203 	and.w	r2, r2, #3
 800ba84:	0092      	lsls	r2, r2, #2
 800ba86:	4093      	lsls	r3, r2
 800ba88:	68ba      	ldr	r2, [r7, #8]
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d136      	bne.n	800bafc <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	681a      	ldr	r2, [r3, #0]
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	43db      	mvns	r3, r3
 800ba96:	401a      	ands	r2, r3
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	685a      	ldr	r2, [r3, #4]
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	43db      	mvns	r3, r3
 800baa4:	401a      	ands	r2, r3
 800baa6:	693b      	ldr	r3, [r7, #16]
 800baa8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800baaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800baae:	685a      	ldr	r2, [r3, #4]
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	43db      	mvns	r3, r3
 800bab4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bab8:	4013      	ands	r3, r2
 800baba:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800babc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bac0:	681a      	ldr	r2, [r3, #0]
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	43db      	mvns	r3, r3
 800bac6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800baca:	4013      	ands	r3, r2
 800bacc:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	f003 0303 	and.w	r3, r3, #3
 800bad4:	009b      	lsls	r3, r3, #2
 800bad6:	220f      	movs	r2, #15
 800bad8:	fa02 f303 	lsl.w	r3, r2, r3
 800badc:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800bade:	4a30      	ldr	r2, [pc, #192]	@ (800bba0 <HAL_GPIO_DeInit+0x1e8>)
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	089b      	lsrs	r3, r3, #2
 800bae4:	3302      	adds	r3, #2
 800bae6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	43da      	mvns	r2, r3
 800baee:	482c      	ldr	r0, [pc, #176]	@ (800bba0 <HAL_GPIO_DeInit+0x1e8>)
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	089b      	lsrs	r3, r3, #2
 800baf4:	400a      	ands	r2, r1
 800baf6:	3302      	adds	r3, #2
 800baf8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681a      	ldr	r2, [r3, #0]
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	005b      	lsls	r3, r3, #1
 800bb04:	2103      	movs	r1, #3
 800bb06:	fa01 f303 	lsl.w	r3, r1, r3
 800bb0a:	431a      	orrs	r2, r3
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800bb10:	697b      	ldr	r3, [r7, #20]
 800bb12:	08da      	lsrs	r2, r3, #3
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	3208      	adds	r2, #8
 800bb18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bb1c:	697b      	ldr	r3, [r7, #20]
 800bb1e:	f003 0307 	and.w	r3, r3, #7
 800bb22:	009b      	lsls	r3, r3, #2
 800bb24:	220f      	movs	r2, #15
 800bb26:	fa02 f303 	lsl.w	r3, r2, r3
 800bb2a:	43db      	mvns	r3, r3
 800bb2c:	697a      	ldr	r2, [r7, #20]
 800bb2e:	08d2      	lsrs	r2, r2, #3
 800bb30:	4019      	ands	r1, r3
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	3208      	adds	r2, #8
 800bb36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	68da      	ldr	r2, [r3, #12]
 800bb3e:	697b      	ldr	r3, [r7, #20]
 800bb40:	005b      	lsls	r3, r3, #1
 800bb42:	2103      	movs	r1, #3
 800bb44:	fa01 f303 	lsl.w	r3, r1, r3
 800bb48:	43db      	mvns	r3, r3
 800bb4a:	401a      	ands	r2, r3
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	685a      	ldr	r2, [r3, #4]
 800bb54:	2101      	movs	r1, #1
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	fa01 f303 	lsl.w	r3, r1, r3
 800bb5c:	43db      	mvns	r3, r3
 800bb5e:	401a      	ands	r2, r3
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	689a      	ldr	r2, [r3, #8]
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	005b      	lsls	r3, r3, #1
 800bb6c:	2103      	movs	r1, #3
 800bb6e:	fa01 f303 	lsl.w	r3, r1, r3
 800bb72:	43db      	mvns	r3, r3
 800bb74:	401a      	ands	r2, r3
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	609a      	str	r2, [r3, #8]
    }

    position++;
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	3301      	adds	r3, #1
 800bb7e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800bb80:	683a      	ldr	r2, [r7, #0]
 800bb82:	697b      	ldr	r3, [r7, #20]
 800bb84:	fa22 f303 	lsr.w	r3, r2, r3
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	f47f af1f 	bne.w	800b9cc <HAL_GPIO_DeInit+0x14>
  }
}
 800bb8e:	bf00      	nop
 800bb90:	bf00      	nop
 800bb92:	371c      	adds	r7, #28
 800bb94:	46bd      	mov	sp, r7
 800bb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9a:	4770      	bx	lr
 800bb9c:	58000080 	.word	0x58000080
 800bba0:	58000400 	.word	0x58000400
 800bba4:	58020000 	.word	0x58020000
 800bba8:	58020400 	.word	0x58020400
 800bbac:	58020800 	.word	0x58020800
 800bbb0:	58020c00 	.word	0x58020c00
 800bbb4:	58021000 	.word	0x58021000
 800bbb8:	58021400 	.word	0x58021400
 800bbbc:	58021800 	.word	0x58021800
 800bbc0:	58021c00 	.word	0x58021c00
 800bbc4:	58022000 	.word	0x58022000
 800bbc8:	58022400 	.word	0x58022400

0800bbcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b085      	sub	sp, #20
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	691a      	ldr	r2, [r3, #16]
 800bbdc:	887b      	ldrh	r3, [r7, #2]
 800bbde:	4013      	ands	r3, r2
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d002      	beq.n	800bbea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	73fb      	strb	r3, [r7, #15]
 800bbe8:	e001      	b.n	800bbee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800bbea:	2300      	movs	r3, #0
 800bbec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800bbee:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3714      	adds	r7, #20
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfa:	4770      	bx	lr

0800bbfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
 800bc04:	460b      	mov	r3, r1
 800bc06:	807b      	strh	r3, [r7, #2]
 800bc08:	4613      	mov	r3, r2
 800bc0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bc0c:	787b      	ldrb	r3, [r7, #1]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d003      	beq.n	800bc1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800bc12:	887a      	ldrh	r2, [r7, #2]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800bc18:	e003      	b.n	800bc22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800bc1a:	887b      	ldrh	r3, [r7, #2]
 800bc1c:	041a      	lsls	r2, r3, #16
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	619a      	str	r2, [r3, #24]
}
 800bc22:	bf00      	nop
 800bc24:	370c      	adds	r7, #12
 800bc26:	46bd      	mov	sp, r7
 800bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2c:	4770      	bx	lr

0800bc2e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bc2e:	b480      	push	{r7}
 800bc30:	b085      	sub	sp, #20
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	6078      	str	r0, [r7, #4]
 800bc36:	460b      	mov	r3, r1
 800bc38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	695b      	ldr	r3, [r3, #20]
 800bc3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800bc40:	887a      	ldrh	r2, [r7, #2]
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	4013      	ands	r3, r2
 800bc46:	041a      	lsls	r2, r3, #16
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	43d9      	mvns	r1, r3
 800bc4c:	887b      	ldrh	r3, [r7, #2]
 800bc4e:	400b      	ands	r3, r1
 800bc50:	431a      	orrs	r2, r3
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	619a      	str	r2, [r3, #24]
}
 800bc56:	bf00      	nop
 800bc58:	3714      	adds	r7, #20
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc60:	4770      	bx	lr

0800bc62 <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bc62:	b480      	push	{r7}
 800bc64:	b085      	sub	sp, #20
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
 800bc6a:	460b      	mov	r3, r1
 800bc6c:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800bc6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800bc72:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 800bc74:	887a      	ldrh	r2, [r7, #2]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	4313      	orrs	r3, r2
 800bc7a:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800bc7c:	68fa      	ldr	r2, [r7, #12]
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800bc82:	887a      	ldrh	r2, [r7, #2]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800bc88:	68fa      	ldr	r2, [r7, #12]
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	61da      	str	r2, [r3, #28]
  /* Read LCKK register. This read is mandatory to complete key lock sequence*/
  tmp = GPIOx->LCKR;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	69db      	ldr	r3, [r3, #28]
 800bc92:	60fb      	str	r3, [r7, #12]

  /* read again in order to confirm lock is active */
  if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00U)
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	69db      	ldr	r3, [r3, #28]
 800bc98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d001      	beq.n	800bca4 <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 800bca0:	2300      	movs	r3, #0
 800bca2:	e000      	b.n	800bca6 <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 800bca4:	2301      	movs	r3, #1
  }
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3714      	adds	r7, #20
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb0:	4770      	bx	lr

0800bcb2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	b082      	sub	sp, #8
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	4603      	mov	r3, r0
 800bcba:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800bcbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bcc0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800bcc4:	88fb      	ldrh	r3, [r7, #6]
 800bcc6:	4013      	ands	r3, r2
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d008      	beq.n	800bcde <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800bccc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bcd0:	88fb      	ldrh	r3, [r7, #6]
 800bcd2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800bcd6:	88fb      	ldrh	r3, [r7, #6]
 800bcd8:	4618      	mov	r0, r3
 800bcda:	f000 f804 	bl	800bce6 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800bcde:	bf00      	nop
 800bce0:	3708      	adds	r7, #8
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800bce6:	b480      	push	{r7}
 800bce8:	b083      	sub	sp, #12
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	4603      	mov	r3, r0
 800bcee:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800bcf0:	bf00      	nop
 800bcf2:	370c      	adds	r7, #12
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr

0800bcfc <HAL_HSEM_Take>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
 800bd04:	6039      	str	r1, [r7, #0]
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
  }
#else
  /* First step  write R register with MasterID, processID and take bit=1*/
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK);
 800bd06:	490c      	ldr	r1, [pc, #48]	@ (800bd38 <HAL_HSEM_Take+0x3c>)
 800bd08:	683a      	ldr	r2, [r7, #0]
 800bd0a:	4b0c      	ldr	r3, [pc, #48]	@ (800bd3c <HAL_HSEM_Take+0x40>)
 800bd0c:	4313      	orrs	r3, r2
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */
  if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK))
 800bd14:	4a08      	ldr	r2, [pc, #32]	@ (800bd38 <HAL_HSEM_Take+0x3c>)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800bd1c:	6839      	ldr	r1, [r7, #0]
 800bd1e:	4b07      	ldr	r3, [pc, #28]	@ (800bd3c <HAL_HSEM_Take+0x40>)
 800bd20:	430b      	orrs	r3, r1
 800bd22:	429a      	cmp	r2, r3
 800bd24:	d101      	bne.n	800bd2a <HAL_HSEM_Take+0x2e>
  {
    /*take success when MasterID and ProcessID match and take bit set*/
    return HAL_OK;
 800bd26:	2300      	movs	r3, #0
 800bd28:	e000      	b.n	800bd2c <HAL_HSEM_Take+0x30>
  }
#endif

  /* Semaphore take fails*/
  return HAL_ERROR;
 800bd2a:	2301      	movs	r3, #1
}
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	370c      	adds	r7, #12
 800bd30:	46bd      	mov	sp, r7
 800bd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd36:	4770      	bx	lr
 800bd38:	58026400 	.word	0x58026400
 800bd3c:	80000300 	.word	0x80000300

0800bd40 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b083      	sub	sp, #12
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800bd48:	4a08      	ldr	r2, [pc, #32]	@ (800bd6c <HAL_HSEM_FastTake+0x2c>)
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	3320      	adds	r3, #32
 800bd4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd52:	4a07      	ldr	r2, [pc, #28]	@ (800bd70 <HAL_HSEM_FastTake+0x30>)
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d101      	bne.n	800bd5c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	e000      	b.n	800bd5e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800bd5c:	2301      	movs	r3, #1
}
 800bd5e:	4618      	mov	r0, r3
 800bd60:	370c      	adds	r7, #12
 800bd62:	46bd      	mov	sp, r7
 800bd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd68:	4770      	bx	lr
 800bd6a:	bf00      	nop
 800bd6c:	58026400 	.word	0x58026400
 800bd70:	80000300 	.word	0x80000300

0800bd74 <HAL_HSEM_IsSemTaken>:
  * @brief  Check semaphore state Taken or not.
  * @param  SemID: semaphore ID
  * @retval HAL HSEM state
  */
uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL);
 800bd7c:	4a07      	ldr	r2, [pc, #28]	@ (800bd9c <HAL_HSEM_IsSemTaken+0x28>)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	da01      	bge.n	800bd8c <HAL_HSEM_IsSemTaken+0x18>
 800bd88:	2301      	movs	r3, #1
 800bd8a:	e000      	b.n	800bd8e <HAL_HSEM_IsSemTaken+0x1a>
 800bd8c:	2300      	movs	r3, #0
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	370c      	adds	r7, #12
 800bd92:	46bd      	mov	sp, r7
 800bd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd98:	4770      	bx	lr
 800bd9a:	bf00      	nop
 800bd9c:	58026400 	.word	0x58026400

0800bda0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800bda0:	b480      	push	{r7}
 800bda2:	b083      	sub	sp, #12
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
 800bda8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800bdaa:	4906      	ldr	r1, [pc, #24]	@ (800bdc4 <HAL_HSEM_Release+0x24>)
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800bdb8:	bf00      	nop
 800bdba:	370c      	adds	r7, #12
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc2:	4770      	bx	lr
 800bdc4:	58026400 	.word	0x58026400

0800bdc8 <HAL_HSEM_ReleaseAll>:
  * @param  Key: Semaphore Key , value from 0 to 0xFFFF
  * @param  CoreID: CoreID of the CPU that is using semaphores to be released
  * @retval None
  */
void HAL_HSEM_ReleaseAll(uint32_t Key, uint32_t CoreID)
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b083      	sub	sp, #12
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
 800bdd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_HSEM_KEY(Key));
  assert_param(IS_HSEM_COREID(CoreID));

  HSEM->CR = ((Key << HSEM_CR_KEY_Pos) | (CoreID << HSEM_CR_COREID_Pos));
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	041a      	lsls	r2, r3, #16
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	021b      	lsls	r3, r3, #8
 800bdda:	4905      	ldr	r1, [pc, #20]	@ (800bdf0 <HAL_HSEM_ReleaseAll+0x28>)
 800bddc:	4313      	orrs	r3, r2
 800bdde:	f8c1 3140 	str.w	r3, [r1, #320]	@ 0x140
}
 800bde2:	bf00      	nop
 800bde4:	370c      	adds	r7, #12
 800bde6:	46bd      	mov	sp, r7
 800bde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdec:	4770      	bx	lr
 800bdee:	bf00      	nop
 800bdf0:	58026400 	.word	0x58026400

0800bdf4 <HAL_HSEM_SetClearKey>:
  * @brief  Set semaphore Key .
  * @param  Key: Semaphore Key , value from 0 to 0xFFFF
  * @retval None
  */
void  HAL_HSEM_SetClearKey(uint32_t Key)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
  assert_param(IS_HSEM_KEY(Key));

  MODIFY_REG(HSEM->KEYR, HSEM_KEYR_KEY, (Key << HSEM_KEYR_KEY_Pos));
 800bdfc:	4b07      	ldr	r3, [pc, #28]	@ (800be1c <HAL_HSEM_SetClearKey+0x28>)
 800bdfe:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 800be02:	b29a      	uxth	r2, r3
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	041b      	lsls	r3, r3, #16
 800be08:	4904      	ldr	r1, [pc, #16]	@ (800be1c <HAL_HSEM_SetClearKey+0x28>)
 800be0a:	4313      	orrs	r3, r2
 800be0c:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144

}
 800be10:	bf00      	nop
 800be12:	370c      	adds	r7, #12
 800be14:	46bd      	mov	sp, r7
 800be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1a:	4770      	bx	lr
 800be1c:	58026400 	.word	0x58026400

0800be20 <HAL_HSEM_GetClearKey>:
/**
  * @brief  Get semaphore Key .
  * @retval Semaphore Key , value from 0 to 0xFFFF
  */
uint32_t HAL_HSEM_GetClearKey(void)
{
 800be20:	b480      	push	{r7}
 800be22:	af00      	add	r7, sp, #0
  return (HSEM->KEYR >> HSEM_KEYR_KEY_Pos);
 800be24:	4b04      	ldr	r3, [pc, #16]	@ (800be38 <HAL_HSEM_GetClearKey+0x18>)
 800be26:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 800be2a:	0c1b      	lsrs	r3, r3, #16
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	46bd      	mov	sp, r7
 800be30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be34:	4770      	bx	lr
 800be36:	bf00      	nop
 800be38:	58026400 	.word	0x58026400

0800be3c <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 800be3c:	b480      	push	{r7}
 800be3e:	b083      	sub	sp, #12
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 800be44:	4b05      	ldr	r3, [pc, #20]	@ (800be5c <HAL_HSEM_ActivateNotification+0x20>)
 800be46:	681a      	ldr	r2, [r3, #0]
 800be48:	4904      	ldr	r1, [pc, #16]	@ (800be5c <HAL_HSEM_ActivateNotification+0x20>)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	4313      	orrs	r3, r2
 800be4e:	600b      	str	r3, [r1, #0]
#endif
}
 800be50:	bf00      	nop
 800be52:	370c      	adds	r7, #12
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr
 800be5c:	58026500 	.word	0x58026500

0800be60 <HAL_HSEM_DeactivateNotification>:
  * @brief  Deactivate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_DeactivateNotification(uint32_t SemMask)
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER &= ~SemMask;
  }
#else
  HSEM_COMMON->IER &= ~SemMask;
 800be68:	4b06      	ldr	r3, [pc, #24]	@ (800be84 <HAL_HSEM_DeactivateNotification+0x24>)
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	43db      	mvns	r3, r3
 800be70:	4904      	ldr	r1, [pc, #16]	@ (800be84 <HAL_HSEM_DeactivateNotification+0x24>)
 800be72:	4013      	ands	r3, r2
 800be74:	600b      	str	r3, [r1, #0]
#endif
}
 800be76:	bf00      	nop
 800be78:	370c      	adds	r7, #12
 800be7a:	46bd      	mov	sp, r7
 800be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be80:	4770      	bx	lr
 800be82:	bf00      	nop
 800be84:	58026500 	.word	0x58026500

0800be88 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b082      	sub	sp, #8
 800be8c:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800be8e:	4b0a      	ldr	r3, [pc, #40]	@ (800beb8 <HAL_HSEM_IRQHandler+0x30>)
 800be90:	68db      	ldr	r3, [r3, #12]
 800be92:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800be94:	4b08      	ldr	r3, [pc, #32]	@ (800beb8 <HAL_HSEM_IRQHandler+0x30>)
 800be96:	681a      	ldr	r2, [r3, #0]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	43db      	mvns	r3, r3
 800be9c:	4906      	ldr	r1, [pc, #24]	@ (800beb8 <HAL_HSEM_IRQHandler+0x30>)
 800be9e:	4013      	ands	r3, r2
 800bea0:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800bea2:	4a05      	ldr	r2, [pc, #20]	@ (800beb8 <HAL_HSEM_IRQHandler+0x30>)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	f000 f807 	bl	800bebc <HAL_HSEM_FreeCallback>
}
 800beae:	bf00      	nop
 800beb0:	3708      	adds	r7, #8
 800beb2:	46bd      	mov	sp, r7
 800beb4:	bd80      	pop	{r7, pc}
 800beb6:	bf00      	nop
 800beb8:	58026500 	.word	0x58026500

0800bebc <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b083      	sub	sp, #12
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800bec4:	bf00      	nop
 800bec6:	370c      	adds	r7, #12
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr

0800bed0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b082      	sub	sp, #8
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d101      	bne.n	800bee2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800bede:	2301      	movs	r3, #1
 800bee0:	e08b      	b.n	800bffa <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	2b00      	cmp	r3, #0
 800beec:	d106      	bne.n	800befc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	2200      	movs	r2, #0
 800bef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	f000 f8b5 	bl	800c066 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2224      	movs	r2, #36	@ 0x24
 800bf00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	681a      	ldr	r2, [r3, #0]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f022 0201 	bic.w	r2, r2, #1
 800bf12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	685a      	ldr	r2, [r3, #4]
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800bf20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	689a      	ldr	r2, [r3, #8]
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bf30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	68db      	ldr	r3, [r3, #12]
 800bf36:	2b01      	cmp	r3, #1
 800bf38:	d107      	bne.n	800bf4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	689a      	ldr	r2, [r3, #8]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bf46:	609a      	str	r2, [r3, #8]
 800bf48:	e006      	b.n	800bf58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	689a      	ldr	r2, [r3, #8]
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800bf56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	68db      	ldr	r3, [r3, #12]
 800bf5c:	2b02      	cmp	r3, #2
 800bf5e:	d108      	bne.n	800bf72 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	685a      	ldr	r2, [r3, #4]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bf6e:	605a      	str	r2, [r3, #4]
 800bf70:	e007      	b.n	800bf82 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	685a      	ldr	r2, [r3, #4]
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bf80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	6859      	ldr	r1, [r3, #4]
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681a      	ldr	r2, [r3, #0]
 800bf8c:	4b1d      	ldr	r3, [pc, #116]	@ (800c004 <HAL_I2C_Init+0x134>)
 800bf8e:	430b      	orrs	r3, r1
 800bf90:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	68da      	ldr	r2, [r3, #12]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bfa0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	691a      	ldr	r2, [r3, #16]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	695b      	ldr	r3, [r3, #20]
 800bfaa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	699b      	ldr	r3, [r3, #24]
 800bfb2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	430a      	orrs	r2, r1
 800bfba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	69d9      	ldr	r1, [r3, #28]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	6a1a      	ldr	r2, [r3, #32]
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	430a      	orrs	r2, r1
 800bfca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	681a      	ldr	r2, [r3, #0]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f042 0201 	orr.w	r2, r2, #1
 800bfda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2220      	movs	r2, #32
 800bfe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2200      	movs	r2, #0
 800bfee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2200      	movs	r2, #0
 800bff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800bff8:	2300      	movs	r3, #0
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	3708      	adds	r7, #8
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}
 800c002:	bf00      	nop
 800c004:	02008000 	.word	0x02008000

0800c008 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b082      	sub	sp, #8
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d101      	bne.n	800c01a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800c016:	2301      	movs	r3, #1
 800c018:	e021      	b.n	800c05e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	2224      	movs	r2, #36	@ 0x24
 800c01e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	681a      	ldr	r2, [r3, #0]
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	f022 0201 	bic.w	r2, r2, #1
 800c030:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 f821 	bl	800c07a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2200      	movs	r2, #0
 800c03c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2200      	movs	r2, #0
 800c042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2200      	movs	r2, #0
 800c04a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2200      	movs	r2, #0
 800c050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2200      	movs	r2, #0
 800c058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c05c:	2300      	movs	r3, #0
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3708      	adds	r7, #8
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}

0800c066 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800c066:	b480      	push	{r7}
 800c068:	b083      	sub	sp, #12
 800c06a:	af00      	add	r7, sp, #0
 800c06c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800c06e:	bf00      	nop
 800c070:	370c      	adds	r7, #12
 800c072:	46bd      	mov	sp, r7
 800c074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c078:	4770      	bx	lr

0800c07a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800c07a:	b480      	push	{r7}
 800c07c:	b083      	sub	sp, #12
 800c07e:	af00      	add	r7, sp, #0
 800c080:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800c082:	bf00      	nop
 800c084:	370c      	adds	r7, #12
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr
	...

0800c090 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b088      	sub	sp, #32
 800c094:	af02      	add	r7, sp, #8
 800c096:	60f8      	str	r0, [r7, #12]
 800c098:	607a      	str	r2, [r7, #4]
 800c09a:	461a      	mov	r2, r3
 800c09c:	460b      	mov	r3, r1
 800c09e:	817b      	strh	r3, [r7, #10]
 800c0a0:	4613      	mov	r3, r2
 800c0a2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c0aa:	b2db      	uxtb	r3, r3
 800c0ac:	2b20      	cmp	r3, #32
 800c0ae:	f040 80fd 	bne.w	800c2ac <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c0b8:	2b01      	cmp	r3, #1
 800c0ba:	d101      	bne.n	800c0c0 <HAL_I2C_Master_Transmit+0x30>
 800c0bc:	2302      	movs	r3, #2
 800c0be:	e0f6      	b.n	800c2ae <HAL_I2C_Master_Transmit+0x21e>
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c0c8:	f7f7 fce8 	bl	8003a9c <HAL_GetTick>
 800c0cc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	9300      	str	r3, [sp, #0]
 800c0d2:	2319      	movs	r3, #25
 800c0d4:	2201      	movs	r2, #1
 800c0d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c0da:	68f8      	ldr	r0, [r7, #12]
 800c0dc:	f005 f9a8 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d001      	beq.n	800c0ea <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	e0e1      	b.n	800c2ae <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	2221      	movs	r2, #33	@ 0x21
 800c0ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	2210      	movs	r2, #16
 800c0f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	687a      	ldr	r2, [r7, #4]
 800c104:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	893a      	ldrh	r2, [r7, #8]
 800c10a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	2200      	movs	r2, #0
 800c110:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c116:	b29b      	uxth	r3, r3
 800c118:	2bff      	cmp	r3, #255	@ 0xff
 800c11a:	d906      	bls.n	800c12a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	22ff      	movs	r2, #255	@ 0xff
 800c120:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800c122:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c126:	617b      	str	r3, [r7, #20]
 800c128:	e007      	b.n	800c13a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c12e:	b29a      	uxth	r2, r3
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800c134:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c138:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d024      	beq.n	800c18c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c146:	781a      	ldrb	r2, [r3, #0]
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c152:	1c5a      	adds	r2, r3, #1
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c15c:	b29b      	uxth	r3, r3
 800c15e:	3b01      	subs	r3, #1
 800c160:	b29a      	uxth	r2, r3
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c16a:	3b01      	subs	r3, #1
 800c16c:	b29a      	uxth	r2, r3
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c176:	b2db      	uxtb	r3, r3
 800c178:	3301      	adds	r3, #1
 800c17a:	b2da      	uxtb	r2, r3
 800c17c:	8979      	ldrh	r1, [r7, #10]
 800c17e:	4b4e      	ldr	r3, [pc, #312]	@ (800c2b8 <HAL_I2C_Master_Transmit+0x228>)
 800c180:	9300      	str	r3, [sp, #0]
 800c182:	697b      	ldr	r3, [r7, #20]
 800c184:	68f8      	ldr	r0, [r7, #12]
 800c186:	f005 fba3 	bl	80118d0 <I2C_TransferConfig>
 800c18a:	e066      	b.n	800c25a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c190:	b2da      	uxtb	r2, r3
 800c192:	8979      	ldrh	r1, [r7, #10]
 800c194:	4b48      	ldr	r3, [pc, #288]	@ (800c2b8 <HAL_I2C_Master_Transmit+0x228>)
 800c196:	9300      	str	r3, [sp, #0]
 800c198:	697b      	ldr	r3, [r7, #20]
 800c19a:	68f8      	ldr	r0, [r7, #12]
 800c19c:	f005 fb98 	bl	80118d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800c1a0:	e05b      	b.n	800c25a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c1a2:	693a      	ldr	r2, [r7, #16]
 800c1a4:	6a39      	ldr	r1, [r7, #32]
 800c1a6:	68f8      	ldr	r0, [r7, #12]
 800c1a8:	f005 f99b 	bl	80114e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d001      	beq.n	800c1b6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	e07b      	b.n	800c2ae <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1ba:	781a      	ldrb	r2, [r3, #0]
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1c6:	1c5a      	adds	r2, r3, #1
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c1d0:	b29b      	uxth	r3, r3
 800c1d2:	3b01      	subs	r3, #1
 800c1d4:	b29a      	uxth	r2, r3
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c1de:	3b01      	subs	r3, #1
 800c1e0:	b29a      	uxth	r2, r3
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c1ea:	b29b      	uxth	r3, r3
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d034      	beq.n	800c25a <HAL_I2C_Master_Transmit+0x1ca>
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d130      	bne.n	800c25a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	9300      	str	r3, [sp, #0]
 800c1fc:	6a3b      	ldr	r3, [r7, #32]
 800c1fe:	2200      	movs	r2, #0
 800c200:	2180      	movs	r1, #128	@ 0x80
 800c202:	68f8      	ldr	r0, [r7, #12]
 800c204:	f005 f914 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c208:	4603      	mov	r3, r0
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d001      	beq.n	800c212 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800c20e:	2301      	movs	r3, #1
 800c210:	e04d      	b.n	800c2ae <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c216:	b29b      	uxth	r3, r3
 800c218:	2bff      	cmp	r3, #255	@ 0xff
 800c21a:	d90e      	bls.n	800c23a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	22ff      	movs	r2, #255	@ 0xff
 800c220:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c226:	b2da      	uxtb	r2, r3
 800c228:	8979      	ldrh	r1, [r7, #10]
 800c22a:	2300      	movs	r3, #0
 800c22c:	9300      	str	r3, [sp, #0]
 800c22e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c232:	68f8      	ldr	r0, [r7, #12]
 800c234:	f005 fb4c 	bl	80118d0 <I2C_TransferConfig>
 800c238:	e00f      	b.n	800c25a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c23e:	b29a      	uxth	r2, r3
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c248:	b2da      	uxtb	r2, r3
 800c24a:	8979      	ldrh	r1, [r7, #10]
 800c24c:	2300      	movs	r3, #0
 800c24e:	9300      	str	r3, [sp, #0]
 800c250:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c254:	68f8      	ldr	r0, [r7, #12]
 800c256:	f005 fb3b 	bl	80118d0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c25e:	b29b      	uxth	r3, r3
 800c260:	2b00      	cmp	r3, #0
 800c262:	d19e      	bne.n	800c1a2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c264:	693a      	ldr	r2, [r7, #16]
 800c266:	6a39      	ldr	r1, [r7, #32]
 800c268:	68f8      	ldr	r0, [r7, #12]
 800c26a:	f005 f981 	bl	8011570 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c26e:	4603      	mov	r3, r0
 800c270:	2b00      	cmp	r3, #0
 800c272:	d001      	beq.n	800c278 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800c274:	2301      	movs	r3, #1
 800c276:	e01a      	b.n	800c2ae <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	2220      	movs	r2, #32
 800c27e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	6859      	ldr	r1, [r3, #4]
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681a      	ldr	r2, [r3, #0]
 800c28a:	4b0c      	ldr	r3, [pc, #48]	@ (800c2bc <HAL_I2C_Master_Transmit+0x22c>)
 800c28c:	400b      	ands	r3, r1
 800c28e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	2220      	movs	r2, #32
 800c294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	2200      	movs	r2, #0
 800c29c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	e000      	b.n	800c2ae <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800c2ac:	2302      	movs	r3, #2
  }
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3718      	adds	r7, #24
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}
 800c2b6:	bf00      	nop
 800c2b8:	80002000 	.word	0x80002000
 800c2bc:	fe00e800 	.word	0xfe00e800

0800c2c0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b088      	sub	sp, #32
 800c2c4:	af02      	add	r7, sp, #8
 800c2c6:	60f8      	str	r0, [r7, #12]
 800c2c8:	607a      	str	r2, [r7, #4]
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	817b      	strh	r3, [r7, #10]
 800c2d0:	4613      	mov	r3, r2
 800c2d2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c2da:	b2db      	uxtb	r3, r3
 800c2dc:	2b20      	cmp	r3, #32
 800c2de:	f040 80db 	bne.w	800c498 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c2e8:	2b01      	cmp	r3, #1
 800c2ea:	d101      	bne.n	800c2f0 <HAL_I2C_Master_Receive+0x30>
 800c2ec:	2302      	movs	r3, #2
 800c2ee:	e0d4      	b.n	800c49a <HAL_I2C_Master_Receive+0x1da>
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c2f8:	f7f7 fbd0 	bl	8003a9c <HAL_GetTick>
 800c2fc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c2fe:	697b      	ldr	r3, [r7, #20]
 800c300:	9300      	str	r3, [sp, #0]
 800c302:	2319      	movs	r3, #25
 800c304:	2201      	movs	r2, #1
 800c306:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c30a:	68f8      	ldr	r0, [r7, #12]
 800c30c:	f005 f890 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c310:	4603      	mov	r3, r0
 800c312:	2b00      	cmp	r3, #0
 800c314:	d001      	beq.n	800c31a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800c316:	2301      	movs	r3, #1
 800c318:	e0bf      	b.n	800c49a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2222      	movs	r2, #34	@ 0x22
 800c31e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	2210      	movs	r2, #16
 800c326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	2200      	movs	r2, #0
 800c32e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	687a      	ldr	r2, [r7, #4]
 800c334:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	893a      	ldrh	r2, [r7, #8]
 800c33a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	2200      	movs	r2, #0
 800c340:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c346:	b29b      	uxth	r3, r3
 800c348:	2bff      	cmp	r3, #255	@ 0xff
 800c34a:	d90e      	bls.n	800c36a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	22ff      	movs	r2, #255	@ 0xff
 800c350:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c356:	b2da      	uxtb	r2, r3
 800c358:	8979      	ldrh	r1, [r7, #10]
 800c35a:	4b52      	ldr	r3, [pc, #328]	@ (800c4a4 <HAL_I2C_Master_Receive+0x1e4>)
 800c35c:	9300      	str	r3, [sp, #0]
 800c35e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c362:	68f8      	ldr	r0, [r7, #12]
 800c364:	f005 fab4 	bl	80118d0 <I2C_TransferConfig>
 800c368:	e06d      	b.n	800c446 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c36e:	b29a      	uxth	r2, r3
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c378:	b2da      	uxtb	r2, r3
 800c37a:	8979      	ldrh	r1, [r7, #10]
 800c37c:	4b49      	ldr	r3, [pc, #292]	@ (800c4a4 <HAL_I2C_Master_Receive+0x1e4>)
 800c37e:	9300      	str	r3, [sp, #0]
 800c380:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c384:	68f8      	ldr	r0, [r7, #12]
 800c386:	f005 faa3 	bl	80118d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800c38a:	e05c      	b.n	800c446 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c38c:	697a      	ldr	r2, [r7, #20]
 800c38e:	6a39      	ldr	r1, [r7, #32]
 800c390:	68f8      	ldr	r0, [r7, #12]
 800c392:	f005 f931 	bl	80115f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c396:	4603      	mov	r3, r0
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d001      	beq.n	800c3a0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800c39c:	2301      	movs	r3, #1
 800c39e:	e07c      	b.n	800c49a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3aa:	b2d2      	uxtb	r2, r2
 800c3ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3b2:	1c5a      	adds	r2, r3, #1
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3bc:	3b01      	subs	r3, #1
 800c3be:	b29a      	uxth	r2, r3
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3c8:	b29b      	uxth	r3, r3
 800c3ca:	3b01      	subs	r3, #1
 800c3cc:	b29a      	uxth	r2, r3
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d034      	beq.n	800c446 <HAL_I2C_Master_Receive+0x186>
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d130      	bne.n	800c446 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	9300      	str	r3, [sp, #0]
 800c3e8:	6a3b      	ldr	r3, [r7, #32]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	2180      	movs	r1, #128	@ 0x80
 800c3ee:	68f8      	ldr	r0, [r7, #12]
 800c3f0:	f005 f81e 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d001      	beq.n	800c3fe <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	e04d      	b.n	800c49a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c402:	b29b      	uxth	r3, r3
 800c404:	2bff      	cmp	r3, #255	@ 0xff
 800c406:	d90e      	bls.n	800c426 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	22ff      	movs	r2, #255	@ 0xff
 800c40c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c412:	b2da      	uxtb	r2, r3
 800c414:	8979      	ldrh	r1, [r7, #10]
 800c416:	2300      	movs	r3, #0
 800c418:	9300      	str	r3, [sp, #0]
 800c41a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c41e:	68f8      	ldr	r0, [r7, #12]
 800c420:	f005 fa56 	bl	80118d0 <I2C_TransferConfig>
 800c424:	e00f      	b.n	800c446 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c42a:	b29a      	uxth	r2, r3
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c434:	b2da      	uxtb	r2, r3
 800c436:	8979      	ldrh	r1, [r7, #10]
 800c438:	2300      	movs	r3, #0
 800c43a:	9300      	str	r3, [sp, #0]
 800c43c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c440:	68f8      	ldr	r0, [r7, #12]
 800c442:	f005 fa45 	bl	80118d0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d19d      	bne.n	800c38c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c450:	697a      	ldr	r2, [r7, #20]
 800c452:	6a39      	ldr	r1, [r7, #32]
 800c454:	68f8      	ldr	r0, [r7, #12]
 800c456:	f005 f88b 	bl	8011570 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c45a:	4603      	mov	r3, r0
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d001      	beq.n	800c464 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800c460:	2301      	movs	r3, #1
 800c462:	e01a      	b.n	800c49a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	2220      	movs	r2, #32
 800c46a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	6859      	ldr	r1, [r3, #4]
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681a      	ldr	r2, [r3, #0]
 800c476:	4b0c      	ldr	r3, [pc, #48]	@ (800c4a8 <HAL_I2C_Master_Receive+0x1e8>)
 800c478:	400b      	ands	r3, r1
 800c47a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2220      	movs	r2, #32
 800c480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	2200      	movs	r2, #0
 800c488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	2200      	movs	r2, #0
 800c490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c494:	2300      	movs	r3, #0
 800c496:	e000      	b.n	800c49a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800c498:	2302      	movs	r3, #2
  }
}
 800c49a:	4618      	mov	r0, r3
 800c49c:	3718      	adds	r7, #24
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}
 800c4a2:	bf00      	nop
 800c4a4:	80002400 	.word	0x80002400
 800c4a8:	fe00e800 	.word	0xfe00e800

0800c4ac <HAL_I2C_Slave_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b088      	sub	sp, #32
 800c4b0:	af02      	add	r7, sp, #8
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	60b9      	str	r1, [r7, #8]
 800c4b6:	603b      	str	r3, [r7, #0]
 800c4b8:	4613      	mov	r3, r2
 800c4ba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t tmpXferCount;
  HAL_StatusTypeDef error;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c4c2:	b2db      	uxtb	r3, r3
 800c4c4:	2b20      	cmp	r3, #32
 800c4c6:	f040 8139 	bne.w	800c73c <HAL_I2C_Slave_Transmit+0x290>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d002      	beq.n	800c4d6 <HAL_I2C_Slave_Transmit+0x2a>
 800c4d0:	88fb      	ldrh	r3, [r7, #6]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d105      	bne.n	800c4e2 <HAL_I2C_Slave_Transmit+0x36>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c4dc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e12d      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c4e8:	2b01      	cmp	r3, #1
 800c4ea:	d101      	bne.n	800c4f0 <HAL_I2C_Slave_Transmit+0x44>
 800c4ec:	2302      	movs	r3, #2
 800c4ee:	e126      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	2201      	movs	r2, #1
 800c4f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c4f8:	f7f7 fad0 	bl	8003a9c <HAL_GetTick>
 800c4fc:	6178      	str	r0, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	2221      	movs	r2, #33	@ 0x21
 800c502:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	2220      	movs	r2, #32
 800c50a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2200      	movs	r2, #0
 800c512:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	68ba      	ldr	r2, [r7, #8]
 800c518:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	88fa      	ldrh	r2, [r7, #6]
 800c51e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	2200      	movs	r2, #0
 800c524:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	685a      	ldr	r2, [r3, #4]
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c534:	605a      	str	r2, [r3, #4]

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	6a1b      	ldr	r3, [r3, #32]
 800c53a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c53e:	d111      	bne.n	800c564 <HAL_I2C_Slave_Transmit+0xb8>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c544:	781a      	ldrb	r2, [r3, #0]
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c550:	1c5a      	adds	r2, r3, #1
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c55a:	b29b      	uxth	r3, r3
 800c55c:	3b01      	subs	r3, #1
 800c55e:	b29a      	uxth	r2, r3
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800c564:	697b      	ldr	r3, [r7, #20]
 800c566:	9300      	str	r3, [sp, #0]
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	2200      	movs	r2, #0
 800c56c:	2108      	movs	r1, #8
 800c56e:	68f8      	ldr	r0, [r7, #12]
 800c570:	f004 ff5e 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c574:	4603      	mov	r3, r0
 800c576:	2b00      	cmp	r3, #0
 800c578:	d00c      	beq.n	800c594 <HAL_I2C_Slave_Transmit+0xe8>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	685a      	ldr	r2, [r3, #4]
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c588:	605a      	str	r2, [r3, #4]

      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 800c58a:	68f8      	ldr	r0, [r7, #12]
 800c58c:	f004 fc6b 	bl	8010e66 <I2C_Flush_TXDR>

      return HAL_ERROR;
 800c590:	2301      	movs	r3, #1
 800c592:	e0d4      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	2208      	movs	r2, #8
 800c59a:	61da      	str	r2, [r3, #28]

    /* If 10bit addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	68db      	ldr	r3, [r3, #12]
 800c5a0:	2b02      	cmp	r3, #2
 800c5a2:	d11b      	bne.n	800c5dc <HAL_I2C_Slave_Transmit+0x130>
    {
      /* Wait until ADDR flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800c5a4:	697b      	ldr	r3, [r7, #20]
 800c5a6:	9300      	str	r3, [sp, #0]
 800c5a8:	683b      	ldr	r3, [r7, #0]
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	2108      	movs	r1, #8
 800c5ae:	68f8      	ldr	r0, [r7, #12]
 800c5b0:	f004 ff3e 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d00c      	beq.n	800c5d4 <HAL_I2C_Slave_Transmit+0x128>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	685a      	ldr	r2, [r3, #4]
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c5c8:	605a      	str	r2, [r3, #4]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f004 fc4b 	bl	8010e66 <I2C_Flush_TXDR>

        return HAL_ERROR;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	e0b4      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	2208      	movs	r2, #8
 800c5da:	61da      	str	r2, [r3, #28]
    }

    /* Wait until DIR flag is set Transmitter mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
 800c5dc:	697b      	ldr	r3, [r7, #20]
 800c5de:	9300      	str	r3, [sp, #0]
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 800c5e8:	68f8      	ldr	r0, [r7, #12]
 800c5ea:	f004 ff21 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d030      	beq.n	800c656 <HAL_I2C_Slave_Transmit+0x1aa>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	685a      	ldr	r2, [r3, #4]
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c602:	605a      	str	r2, [r3, #4]

      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 800c604:	68f8      	ldr	r0, [r7, #12]
 800c606:	f004 fc2e 	bl	8010e66 <I2C_Flush_TXDR>

      return HAL_ERROR;
 800c60a:	2301      	movs	r3, #1
 800c60c:	e097      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c60e:	697a      	ldr	r2, [r7, #20]
 800c610:	6839      	ldr	r1, [r7, #0]
 800c612:	68f8      	ldr	r0, [r7, #12]
 800c614:	f004 ff65 	bl	80114e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800c618:	4603      	mov	r3, r0
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d009      	beq.n	800c632 <HAL_I2C_Slave_Transmit+0x186>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	685a      	ldr	r2, [r3, #4]
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c62c:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 800c62e:	2301      	movs	r3, #1
 800c630:	e085      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c636:	781a      	ldrb	r2, [r3, #0]
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c642:	1c5a      	adds	r2, r3, #1
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c64c:	b29b      	uxth	r3, r3
 800c64e:	3b01      	subs	r3, #1
 800c650:	b29a      	uxth	r2, r3
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferCount > 0U)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c65a:	b29b      	uxth	r3, r3
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d1d6      	bne.n	800c60e <HAL_I2C_Slave_Transmit+0x162>
    }

    /* Wait until AF flag is set */
    error = I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_AF, RESET, Timeout, tickstart);
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	9300      	str	r3, [sp, #0]
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	2200      	movs	r2, #0
 800c668:	2110      	movs	r1, #16
 800c66a:	68f8      	ldr	r0, [r7, #12]
 800c66c:	f004 fee0 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c670:	4603      	mov	r3, r0
 800c672:	74fb      	strb	r3, [r7, #19]

    if (error != HAL_OK)
 800c674:	7cfb      	ldrb	r3, [r7, #19]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d017      	beq.n	800c6aa <HAL_I2C_Slave_Transmit+0x1fe>
    {
      /* Check that I2C transfer finished */
      /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
      /* Mean XferCount == 0 */

      tmpXferCount = hi2c->XferCount;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c67e:	823b      	strh	r3, [r7, #16]
      if ((hi2c->ErrorCode == HAL_I2C_ERROR_AF) && (tmpXferCount == 0U))
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c684:	2b04      	cmp	r3, #4
 800c686:	d106      	bne.n	800c696 <HAL_I2C_Slave_Transmit+0x1ea>
 800c688:	8a3b      	ldrh	r3, [r7, #16]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d103      	bne.n	800c696 <HAL_I2C_Slave_Transmit+0x1ea>
      {
        /* Reset ErrorCode to NONE */
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2200      	movs	r2, #0
 800c692:	645a      	str	r2, [r3, #68]	@ 0x44
 800c694:	e026      	b.n	800c6e4 <HAL_I2C_Slave_Transmit+0x238>
      }
      else
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	685a      	ldr	r2, [r3, #4]
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c6a4:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	e049      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
      }
    }
    else
    {
      /* Flush TX register */
      I2C_Flush_TXDR(hi2c);
 800c6aa:	68f8      	ldr	r0, [r7, #12]
 800c6ac:	f004 fbdb 	bl	8010e66 <I2C_Flush_TXDR>

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	2210      	movs	r2, #16
 800c6b6:	61da      	str	r2, [r3, #28]

      /* Wait until STOP flag is set */
      if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c6b8:	697a      	ldr	r2, [r7, #20]
 800c6ba:	6839      	ldr	r1, [r7, #0]
 800c6bc:	68f8      	ldr	r0, [r7, #12]
 800c6be:	f004 ff57 	bl	8011570 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d009      	beq.n	800c6dc <HAL_I2C_Slave_Transmit+0x230>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	685a      	ldr	r2, [r3, #4]
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c6d6:	605a      	str	r2, [r3, #4]

        return HAL_ERROR;
 800c6d8:	2301      	movs	r3, #1
 800c6da:	e030      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
      }

      /* Clear STOP flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	2220      	movs	r2, #32
 800c6e2:	61da      	str	r2, [r3, #28]
    }

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 800c6e4:	697b      	ldr	r3, [r7, #20]
 800c6e6:	9300      	str	r3, [sp, #0]
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c6f0:	68f8      	ldr	r0, [r7, #12]
 800c6f2:	f004 fe9d 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d009      	beq.n	800c710 <HAL_I2C_Slave_Transmit+0x264>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	685a      	ldr	r2, [r3, #4]
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c70a:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800c70c:	2301      	movs	r3, #1
 800c70e:	e016      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	685a      	ldr	r2, [r3, #4]
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c71e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	2220      	movs	r2, #32
 800c724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	2200      	movs	r2, #0
 800c72c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	2200      	movs	r2, #0
 800c734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c738:	2300      	movs	r3, #0
 800c73a:	e000      	b.n	800c73e <HAL_I2C_Slave_Transmit+0x292>
  }
  else
  {
    return HAL_BUSY;
 800c73c:	2302      	movs	r3, #2
  }
}
 800c73e:	4618      	mov	r0, r3
 800c740:	3718      	adds	r7, #24
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}

0800c746 <HAL_I2C_Slave_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                        uint32_t Timeout)
{
 800c746:	b580      	push	{r7, lr}
 800c748:	b088      	sub	sp, #32
 800c74a:	af02      	add	r7, sp, #8
 800c74c:	60f8      	str	r0, [r7, #12]
 800c74e:	60b9      	str	r1, [r7, #8]
 800c750:	603b      	str	r3, [r7, #0]
 800c752:	4613      	mov	r3, r2
 800c754:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c75c:	b2db      	uxtb	r3, r3
 800c75e:	2b20      	cmp	r3, #32
 800c760:	f040 80fc 	bne.w	800c95c <HAL_I2C_Slave_Receive+0x216>
  {
    if ((pData == NULL) || (Size == 0U))
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d002      	beq.n	800c770 <HAL_I2C_Slave_Receive+0x2a>
 800c76a:	88fb      	ldrh	r3, [r7, #6]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d105      	bne.n	800c77c <HAL_I2C_Slave_Receive+0x36>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c776:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c778:	2301      	movs	r3, #1
 800c77a:	e0f0      	b.n	800c95e <HAL_I2C_Slave_Receive+0x218>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c782:	2b01      	cmp	r3, #1
 800c784:	d101      	bne.n	800c78a <HAL_I2C_Slave_Receive+0x44>
 800c786:	2302      	movs	r3, #2
 800c788:	e0e9      	b.n	800c95e <HAL_I2C_Slave_Receive+0x218>
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	2201      	movs	r2, #1
 800c78e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c792:	f7f7 f983 	bl	8003a9c <HAL_GetTick>
 800c796:	6178      	str	r0, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	2222      	movs	r2, #34	@ 0x22
 800c79c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	2220      	movs	r2, #32
 800c7a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	68ba      	ldr	r2, [r7, #8]
 800c7b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	88fa      	ldrh	r2, [r7, #6]
 800c7b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize = hi2c->XferCount;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c7be:	b29a      	uxth	r2, r3
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferISR   = NULL;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	685a      	ldr	r2, [r3, #4]
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c7d8:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800c7da:	697b      	ldr	r3, [r7, #20]
 800c7dc:	9300      	str	r3, [sp, #0]
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	2108      	movs	r1, #8
 800c7e4:	68f8      	ldr	r0, [r7, #12]
 800c7e6:	f004 fe23 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d009      	beq.n	800c804 <HAL_I2C_Slave_Receive+0xbe>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	685a      	ldr	r2, [r3, #4]
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c7fe:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800c800:	2301      	movs	r3, #1
 800c802:	e0ac      	b.n	800c95e <HAL_I2C_Slave_Receive+0x218>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	2208      	movs	r2, #8
 800c80a:	61da      	str	r2, [r3, #28]

    /* Wait until DIR flag is reset Receiver mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	9300      	str	r3, [sp, #0]
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	2201      	movs	r2, #1
 800c814:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 800c818:	68f8      	ldr	r0, [r7, #12]
 800c81a:	f004 fe09 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c81e:	4603      	mov	r3, r0
 800c820:	2b00      	cmp	r3, #0
 800c822:	d054      	beq.n	800c8ce <HAL_I2C_Slave_Receive+0x188>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	685a      	ldr	r2, [r3, #4]
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c832:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800c834:	2301      	movs	r3, #1
 800c836:	e092      	b.n	800c95e <HAL_I2C_Slave_Receive+0x218>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c838:	697a      	ldr	r2, [r7, #20]
 800c83a:	6839      	ldr	r1, [r7, #0]
 800c83c:	68f8      	ldr	r0, [r7, #12]
 800c83e:	f004 fedb 	bl	80115f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c842:	4603      	mov	r3, r0
 800c844:	2b00      	cmp	r3, #0
 800c846:	d029      	beq.n	800c89c <HAL_I2C_Slave_Receive+0x156>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	685a      	ldr	r2, [r3, #4]
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c856:	605a      	str	r2, [r3, #4]

        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	699b      	ldr	r3, [r3, #24]
 800c85e:	f003 0304 	and.w	r3, r3, #4
 800c862:	2b04      	cmp	r3, #4
 800c864:	d118      	bne.n	800c898 <HAL_I2C_Slave_Receive+0x152>
        {
          /* Read data from RXDR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c870:	b2d2      	uxtb	r2, r2
 800c872:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c878:	1c5a      	adds	r2, r3, #1
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	625a      	str	r2, [r3, #36]	@ 0x24

          hi2c->XferCount--;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c882:	b29b      	uxth	r3, r3
 800c884:	3b01      	subs	r3, #1
 800c886:	b29a      	uxth	r2, r3
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	855a      	strh	r2, [r3, #42]	@ 0x2a
          hi2c->XferSize--;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c890:	3b01      	subs	r3, #1
 800c892:	b29a      	uxth	r2, r3
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	851a      	strh	r2, [r3, #40]	@ 0x28
        }

        return HAL_ERROR;
 800c898:	2301      	movs	r3, #1
 800c89a:	e060      	b.n	800c95e <HAL_I2C_Slave_Receive+0x218>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8a6:	b2d2      	uxtb	r2, r2
 800c8a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8ae:	1c5a      	adds	r2, r3, #1
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c8b8:	b29b      	uxth	r3, r3
 800c8ba:	3b01      	subs	r3, #1
 800c8bc:	b29a      	uxth	r2, r3
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c8c6:	3b01      	subs	r3, #1
 800c8c8:	b29a      	uxth	r2, r3
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	851a      	strh	r2, [r3, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c8d2:	b29b      	uxth	r3, r3
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d1af      	bne.n	800c838 <HAL_I2C_Slave_Receive+0xf2>
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c8d8:	697a      	ldr	r2, [r7, #20]
 800c8da:	6839      	ldr	r1, [r7, #0]
 800c8dc:	68f8      	ldr	r0, [r7, #12]
 800c8de:	f004 fe47 	bl	8011570 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d009      	beq.n	800c8fc <HAL_I2C_Slave_Receive+0x1b6>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	685a      	ldr	r2, [r3, #4]
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c8f6:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	e030      	b.n	800c95e <HAL_I2C_Slave_Receive+0x218>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	2220      	movs	r2, #32
 800c902:	61da      	str	r2, [r3, #28]

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 800c904:	697b      	ldr	r3, [r7, #20]
 800c906:	9300      	str	r3, [sp, #0]
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	2201      	movs	r2, #1
 800c90c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c910:	68f8      	ldr	r0, [r7, #12]
 800c912:	f004 fd8d 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800c916:	4603      	mov	r3, r0
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d009      	beq.n	800c930 <HAL_I2C_Slave_Receive+0x1ea>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	685a      	ldr	r2, [r3, #4]
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c92a:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800c92c:	2301      	movs	r3, #1
 800c92e:	e016      	b.n	800c95e <HAL_I2C_Slave_Receive+0x218>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	685a      	ldr	r2, [r3, #4]
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c93e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	2220      	movs	r2, #32
 800c944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	2200      	movs	r2, #0
 800c94c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	2200      	movs	r2, #0
 800c954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c958:	2300      	movs	r3, #0
 800c95a:	e000      	b.n	800c95e <HAL_I2C_Slave_Receive+0x218>
  }
  else
  {
    return HAL_BUSY;
 800c95c:	2302      	movs	r3, #2
  }
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3718      	adds	r7, #24
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}
	...

0800c968 <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b088      	sub	sp, #32
 800c96c:	af02      	add	r7, sp, #8
 800c96e:	60f8      	str	r0, [r7, #12]
 800c970:	607a      	str	r2, [r7, #4]
 800c972:	461a      	mov	r2, r3
 800c974:	460b      	mov	r3, r1
 800c976:	817b      	strh	r3, [r7, #10]
 800c978:	4613      	mov	r3, r2
 800c97a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c982:	b2db      	uxtb	r3, r3
 800c984:	2b20      	cmp	r3, #32
 800c986:	d17c      	bne.n	800ca82 <HAL_I2C_Master_Transmit_IT+0x11a>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	699b      	ldr	r3, [r3, #24]
 800c98e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c992:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c996:	d101      	bne.n	800c99c <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 800c998:	2302      	movs	r3, #2
 800c99a:	e073      	b.n	800ca84 <HAL_I2C_Master_Transmit_IT+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c9a2:	2b01      	cmp	r3, #1
 800c9a4:	d101      	bne.n	800c9aa <HAL_I2C_Master_Transmit_IT+0x42>
 800c9a6:	2302      	movs	r3, #2
 800c9a8:	e06c      	b.n	800ca84 <HAL_I2C_Master_Transmit_IT+0x11c>
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	2201      	movs	r2, #1
 800c9ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	2221      	movs	r2, #33	@ 0x21
 800c9b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	2210      	movs	r2, #16
 800c9be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	687a      	ldr	r2, [r7, #4]
 800c9cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	893a      	ldrh	r2, [r7, #8]
 800c9d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	4a2d      	ldr	r2, [pc, #180]	@ (800ca8c <HAL_I2C_Master_Transmit_IT+0x124>)
 800c9d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	4a2c      	ldr	r2, [pc, #176]	@ (800ca90 <HAL_I2C_Master_Transmit_IT+0x128>)
 800c9de:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c9e4:	b29b      	uxth	r3, r3
 800c9e6:	2bff      	cmp	r3, #255	@ 0xff
 800c9e8:	d906      	bls.n	800c9f8 <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	22ff      	movs	r2, #255	@ 0xff
 800c9ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800c9f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c9f4:	617b      	str	r3, [r7, #20]
 800c9f6:	e007      	b.n	800ca08 <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c9fc:	b29a      	uxth	r2, r3
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800ca02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ca06:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferSize > 0U)
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d024      	beq.n	800ca5a <HAL_I2C_Master_Transmit_IT+0xf2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca14:	781a      	ldrb	r2, [r3, #0]
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca20:	1c5a      	adds	r2, r3, #1
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ca2a:	b29b      	uxth	r3, r3
 800ca2c:	3b01      	subs	r3, #1
 800ca2e:	b29a      	uxth	r2, r3
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ca38:	3b01      	subs	r3, #1
 800ca3a:	b29a      	uxth	r2, r3
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	851a      	strh	r2, [r3, #40]	@ 0x28

      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ca44:	b2db      	uxtb	r3, r3
 800ca46:	3301      	adds	r3, #1
 800ca48:	b2da      	uxtb	r2, r3
 800ca4a:	8979      	ldrh	r1, [r7, #10]
 800ca4c:	4b11      	ldr	r3, [pc, #68]	@ (800ca94 <HAL_I2C_Master_Transmit_IT+0x12c>)
 800ca4e:	9300      	str	r3, [sp, #0]
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	68f8      	ldr	r0, [r7, #12]
 800ca54:	f004 ff3c 	bl	80118d0 <I2C_TransferConfig>
 800ca58:	e009      	b.n	800ca6e <HAL_I2C_Master_Transmit_IT+0x106>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ca5e:	b2da      	uxtb	r2, r3
 800ca60:	8979      	ldrh	r1, [r7, #10]
 800ca62:	4b0c      	ldr	r3, [pc, #48]	@ (800ca94 <HAL_I2C_Master_Transmit_IT+0x12c>)
 800ca64:	9300      	str	r3, [sp, #0]
 800ca66:	697b      	ldr	r3, [r7, #20]
 800ca68:	68f8      	ldr	r0, [r7, #12]
 800ca6a:	f004 ff31 	bl	80118d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	2200      	movs	r2, #0
 800ca72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ca76:	2101      	movs	r1, #1
 800ca78:	68f8      	ldr	r0, [r7, #12]
 800ca7a:	f004 ff5b 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	e000      	b.n	800ca84 <HAL_I2C_Master_Transmit_IT+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ca82:	2302      	movs	r3, #2
  }
}
 800ca84:	4618      	mov	r0, r3
 800ca86:	3718      	adds	r7, #24
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}
 800ca8c:	ffff0000 	.word	0xffff0000
 800ca90:	0800f2cf 	.word	0x0800f2cf
 800ca94:	80002000 	.word	0x80002000

0800ca98 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b088      	sub	sp, #32
 800ca9c:	af02      	add	r7, sp, #8
 800ca9e:	60f8      	str	r0, [r7, #12]
 800caa0:	607a      	str	r2, [r7, #4]
 800caa2:	461a      	mov	r2, r3
 800caa4:	460b      	mov	r3, r1
 800caa6:	817b      	strh	r3, [r7, #10]
 800caa8:	4613      	mov	r3, r2
 800caaa:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cab2:	b2db      	uxtb	r3, r3
 800cab4:	2b20      	cmp	r3, #32
 800cab6:	d153      	bne.n	800cb60 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	699b      	ldr	r3, [r3, #24]
 800cabe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cac2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cac6:	d101      	bne.n	800cacc <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 800cac8:	2302      	movs	r3, #2
 800caca:	e04a      	b.n	800cb62 <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cad2:	2b01      	cmp	r3, #1
 800cad4:	d101      	bne.n	800cada <HAL_I2C_Master_Receive_IT+0x42>
 800cad6:	2302      	movs	r3, #2
 800cad8:	e043      	b.n	800cb62 <HAL_I2C_Master_Receive_IT+0xca>
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	2201      	movs	r2, #1
 800cade:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	2222      	movs	r2, #34	@ 0x22
 800cae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	2210      	movs	r2, #16
 800caee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	2200      	movs	r2, #0
 800caf6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	687a      	ldr	r2, [r7, #4]
 800cafc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	893a      	ldrh	r2, [r7, #8]
 800cb02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	4a19      	ldr	r2, [pc, #100]	@ (800cb6c <HAL_I2C_Master_Receive_IT+0xd4>)
 800cb08:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	4a18      	ldr	r2, [pc, #96]	@ (800cb70 <HAL_I2C_Master_Receive_IT+0xd8>)
 800cb0e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cb14:	b29b      	uxth	r3, r3
 800cb16:	2bff      	cmp	r3, #255	@ 0xff
 800cb18:	d906      	bls.n	800cb28 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	22ff      	movs	r2, #255	@ 0xff
 800cb1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800cb20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800cb24:	617b      	str	r3, [r7, #20]
 800cb26:	e007      	b.n	800cb38 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cb2c:	b29a      	uxth	r2, r3
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800cb32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cb36:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cb3c:	b2da      	uxtb	r2, r3
 800cb3e:	8979      	ldrh	r1, [r7, #10]
 800cb40:	4b0c      	ldr	r3, [pc, #48]	@ (800cb74 <HAL_I2C_Master_Receive_IT+0xdc>)
 800cb42:	9300      	str	r3, [sp, #0]
 800cb44:	697b      	ldr	r3, [r7, #20]
 800cb46:	68f8      	ldr	r0, [r7, #12]
 800cb48:	f004 fec2 	bl	80118d0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800cb54:	2102      	movs	r1, #2
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	f004 feec 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	e000      	b.n	800cb62 <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 800cb60:	2302      	movs	r3, #2
  }
}
 800cb62:	4618      	mov	r0, r3
 800cb64:	3718      	adds	r7, #24
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bd80      	pop	{r7, pc}
 800cb6a:	bf00      	nop
 800cb6c:	ffff0000 	.word	0xffff0000
 800cb70:	0800f2cf 	.word	0x0800f2cf
 800cb74:	80002400 	.word	0x80002400

0800cb78 <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b084      	sub	sp, #16
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	60f8      	str	r0, [r7, #12]
 800cb80:	60b9      	str	r1, [r7, #8]
 800cb82:	4613      	mov	r3, r2
 800cb84:	80fb      	strh	r3, [r7, #6]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cb8c:	b2db      	uxtb	r3, r3
 800cb8e:	2b20      	cmp	r3, #32
 800cb90:	d156      	bne.n	800cc40 <HAL_I2C_Slave_Transmit_IT+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cb98:	2b01      	cmp	r3, #1
 800cb9a:	d101      	bne.n	800cba0 <HAL_I2C_Slave_Transmit_IT+0x28>
 800cb9c:	2302      	movs	r3, #2
 800cb9e:	e050      	b.n	800cc42 <HAL_I2C_Slave_Transmit_IT+0xca>
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	2201      	movs	r2, #1
 800cba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	2221      	movs	r2, #33	@ 0x21
 800cbac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	2220      	movs	r2, #32
 800cbb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	685a      	ldr	r2, [r3, #4]
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cbcc:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	68ba      	ldr	r2, [r7, #8]
 800cbd2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	88fa      	ldrh	r2, [r7, #6]
 800cbd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cbde:	b29a      	uxth	r2, r3
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	4a19      	ldr	r2, [pc, #100]	@ (800cc4c <HAL_I2C_Slave_Transmit_IT+0xd4>)
 800cbe8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	4a18      	ldr	r2, [pc, #96]	@ (800cc50 <HAL_I2C_Slave_Transmit_IT+0xd8>)
 800cbee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	6a1b      	ldr	r3, [r3, #32]
 800cbf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cbf8:	d117      	bne.n	800cc2a <HAL_I2C_Slave_Transmit_IT+0xb2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbfe:	781a      	ldrb	r2, [r3, #0]
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc0a:	1c5a      	adds	r2, r3, #1
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cc14:	b29b      	uxth	r3, r3
 800cc16:	3b01      	subs	r3, #1
 800cc18:	b29a      	uxth	r2, r3
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cc22:	3b01      	subs	r3, #1
 800cc24:	b29a      	uxth	r2, r3
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 800cc32:	f248 0101 	movw	r1, #32769	@ 0x8001
 800cc36:	68f8      	ldr	r0, [r7, #12]
 800cc38:	f004 fe7c 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	e000      	b.n	800cc42 <HAL_I2C_Slave_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 800cc40:	2302      	movs	r3, #2
  }
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	3710      	adds	r7, #16
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bd80      	pop	{r7, pc}
 800cc4a:	bf00      	nop
 800cc4c:	ffff0000 	.word	0xffff0000
 800cc50:	0800f79d 	.word	0x0800f79d

0800cc54 <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b084      	sub	sp, #16
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	60f8      	str	r0, [r7, #12]
 800cc5c:	60b9      	str	r1, [r7, #8]
 800cc5e:	4613      	mov	r3, r2
 800cc60:	80fb      	strh	r3, [r7, #6]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cc68:	b2db      	uxtb	r3, r3
 800cc6a:	2b20      	cmp	r3, #32
 800cc6c:	d139      	bne.n	800cce2 <HAL_I2C_Slave_Receive_IT+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cc74:	2b01      	cmp	r3, #1
 800cc76:	d101      	bne.n	800cc7c <HAL_I2C_Slave_Receive_IT+0x28>
 800cc78:	2302      	movs	r3, #2
 800cc7a:	e033      	b.n	800cce4 <HAL_I2C_Slave_Receive_IT+0x90>
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	2201      	movs	r2, #1
 800cc80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	2222      	movs	r2, #34	@ 0x22
 800cc88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	2220      	movs	r2, #32
 800cc90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	2200      	movs	r2, #0
 800cc98:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	685a      	ldr	r2, [r3, #4]
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cca8:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	68ba      	ldr	r2, [r7, #8]
 800ccae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	88fa      	ldrh	r2, [r7, #6]
 800ccb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ccba:	b29a      	uxth	r2, r3
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	4a0a      	ldr	r2, [pc, #40]	@ (800ccec <HAL_I2C_Slave_Receive_IT+0x98>)
 800ccc4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	4a09      	ldr	r2, [pc, #36]	@ (800ccf0 <HAL_I2C_Slave_Receive_IT+0x9c>)
 800ccca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	2200      	movs	r2, #0
 800ccd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 800ccd4:	f248 0102 	movw	r1, #32770	@ 0x8002
 800ccd8:	68f8      	ldr	r0, [r7, #12]
 800ccda:	f004 fe2b 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800ccde:	2300      	movs	r3, #0
 800cce0:	e000      	b.n	800cce4 <HAL_I2C_Slave_Receive_IT+0x90>
  }
  else
  {
    return HAL_BUSY;
 800cce2:	2302      	movs	r3, #2
  }
}
 800cce4:	4618      	mov	r0, r3
 800cce6:	3710      	adds	r7, #16
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	ffff0000 	.word	0xffff0000
 800ccf0:	0800f79d 	.word	0x0800f79d

0800ccf4 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b08a      	sub	sp, #40	@ 0x28
 800ccf8:	af02      	add	r7, sp, #8
 800ccfa:	60f8      	str	r0, [r7, #12]
 800ccfc:	607a      	str	r2, [r7, #4]
 800ccfe:	461a      	mov	r2, r3
 800cd00:	460b      	mov	r3, r1
 800cd02:	817b      	strh	r3, [r7, #10]
 800cd04:	4613      	mov	r3, r2
 800cd06:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cd12:	b2db      	uxtb	r3, r3
 800cd14:	2b20      	cmp	r3, #32
 800cd16:	f040 80ef 	bne.w	800cef8 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	699b      	ldr	r3, [r3, #24]
 800cd20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cd24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd28:	d101      	bne.n	800cd2e <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 800cd2a:	2302      	movs	r3, #2
 800cd2c:	e0e5      	b.n	800cefa <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cd34:	2b01      	cmp	r3, #1
 800cd36:	d101      	bne.n	800cd3c <HAL_I2C_Master_Transmit_DMA+0x48>
 800cd38:	2302      	movs	r3, #2
 800cd3a:	e0de      	b.n	800cefa <HAL_I2C_Master_Transmit_DMA+0x206>
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	2201      	movs	r2, #1
 800cd40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	2221      	movs	r2, #33	@ 0x21
 800cd48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	2210      	movs	r2, #16
 800cd50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	2200      	movs	r2, #0
 800cd58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	687a      	ldr	r2, [r7, #4]
 800cd5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	893a      	ldrh	r2, [r7, #8]
 800cd64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	4a66      	ldr	r2, [pc, #408]	@ (800cf04 <HAL_I2C_Master_Transmit_DMA+0x210>)
 800cd6a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	4a66      	ldr	r2, [pc, #408]	@ (800cf08 <HAL_I2C_Master_Transmit_DMA+0x214>)
 800cd70:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cd76:	b29b      	uxth	r3, r3
 800cd78:	2bff      	cmp	r3, #255	@ 0xff
 800cd7a:	d906      	bls.n	800cd8a <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	22ff      	movs	r2, #255	@ 0xff
 800cd80:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800cd82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800cd86:	61fb      	str	r3, [r7, #28]
 800cd88:	e007      	b.n	800cd9a <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cd8e:	b29a      	uxth	r2, r3
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800cd94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cd98:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d01a      	beq.n	800cdd8 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cda6:	781a      	ldrb	r2, [r3, #0]
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdb2:	1c5a      	adds	r2, r3, #1
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cdbc:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cdc2:	b29b      	uxth	r3, r3
 800cdc4:	3b01      	subs	r3, #1
 800cdc6:	b29a      	uxth	r2, r3
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cdd0:	3b01      	subs	r3, #1
 800cdd2:	b29a      	uxth	r2, r3
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d074      	beq.n	800ceca <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d022      	beq.n	800ce2e <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdec:	4a47      	ldr	r2, [pc, #284]	@ (800cf0c <HAL_I2C_Master_Transmit_DMA+0x218>)
 800cdee:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdf4:	4a46      	ldr	r2, [pc, #280]	@ (800cf10 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 800cdf6:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce04:	2200      	movs	r2, #0
 800ce06:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce10:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800ce18:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800ce1e:	f7f8 fbff 	bl	8005620 <HAL_DMA_Start_IT>
 800ce22:	4603      	mov	r3, r0
 800ce24:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800ce26:	7dfb      	ldrb	r3, [r7, #23]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d13a      	bne.n	800cea2 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 800ce2c:	e013      	b.n	800ce56 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2220      	movs	r2, #32
 800ce32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce42:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	e051      	b.n	800cefa <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	3301      	adds	r3, #1
 800ce5e:	b2da      	uxtb	r2, r3
 800ce60:	8979      	ldrh	r1, [r7, #10]
 800ce62:	4b2c      	ldr	r3, [pc, #176]	@ (800cf14 <HAL_I2C_Master_Transmit_DMA+0x220>)
 800ce64:	9300      	str	r3, [sp, #0]
 800ce66:	69fb      	ldr	r3, [r7, #28]
 800ce68:	68f8      	ldr	r0, [r7, #12]
 800ce6a:	f004 fd31 	bl	80118d0 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ce72:	b29a      	uxth	r2, r3
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ce78:	1ad3      	subs	r3, r2, r3
 800ce7a:	b29a      	uxth	r2, r3
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	2200      	movs	r2, #0
 800ce84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800ce88:	2110      	movs	r1, #16
 800ce8a:	68f8      	ldr	r0, [r7, #12]
 800ce8c:	f004 fd52 	bl	8011934 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	681a      	ldr	r2, [r3, #0]
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ce9e:	601a      	str	r2, [r3, #0]
 800cea0:	e028      	b.n	800cef4 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	2220      	movs	r2, #32
 800cea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	2200      	movs	r2, #0
 800ceae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ceb6:	f043 0210 	orr.w	r2, r3, #16
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	2200      	movs	r2, #0
 800cec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800cec6:	2301      	movs	r3, #1
 800cec8:	e017      	b.n	800cefa <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	4a12      	ldr	r2, [pc, #72]	@ (800cf18 <HAL_I2C_Master_Transmit_DMA+0x224>)
 800cece:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 800ced0:	69bb      	ldr	r3, [r7, #24]
 800ced2:	b2da      	uxtb	r2, r3
 800ced4:	8979      	ldrh	r1, [r7, #10]
 800ced6:	4b0f      	ldr	r3, [pc, #60]	@ (800cf14 <HAL_I2C_Master_Transmit_DMA+0x220>)
 800ced8:	9300      	str	r3, [sp, #0]
 800ceda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cede:	68f8      	ldr	r0, [r7, #12]
 800cee0:	f004 fcf6 	bl	80118d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	2200      	movs	r2, #0
 800cee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ceec:	2101      	movs	r1, #1
 800ceee:	68f8      	ldr	r0, [r7, #12]
 800cef0:	f004 fd20 	bl	8011934 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800cef4:	2300      	movs	r3, #0
 800cef6:	e000      	b.n	800cefa <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 800cef8:	2302      	movs	r3, #2
  }
}
 800cefa:	4618      	mov	r0, r3
 800cefc:	3720      	adds	r7, #32
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}
 800cf02:	bf00      	nop
 800cf04:	ffff0000 	.word	0xffff0000
 800cf08:	0800f9a5 	.word	0x0800f9a5
 800cf0c:	08010eaf 	.word	0x08010eaf
 800cf10:	08011181 	.word	0x08011181
 800cf14:	80002000 	.word	0x80002000
 800cf18:	0800f2cf 	.word	0x0800f2cf

0800cf1c <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b088      	sub	sp, #32
 800cf20:	af02      	add	r7, sp, #8
 800cf22:	60f8      	str	r0, [r7, #12]
 800cf24:	607a      	str	r2, [r7, #4]
 800cf26:	461a      	mov	r2, r3
 800cf28:	460b      	mov	r3, r1
 800cf2a:	817b      	strh	r3, [r7, #10]
 800cf2c:	4613      	mov	r3, r2
 800cf2e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cf36:	b2db      	uxtb	r3, r3
 800cf38:	2b20      	cmp	r3, #32
 800cf3a:	f040 80cd 	bne.w	800d0d8 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	699b      	ldr	r3, [r3, #24]
 800cf44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cf4c:	d101      	bne.n	800cf52 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800cf4e:	2302      	movs	r3, #2
 800cf50:	e0c3      	b.n	800d0da <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cf58:	2b01      	cmp	r3, #1
 800cf5a:	d101      	bne.n	800cf60 <HAL_I2C_Master_Receive_DMA+0x44>
 800cf5c:	2302      	movs	r3, #2
 800cf5e:	e0bc      	b.n	800d0da <HAL_I2C_Master_Receive_DMA+0x1be>
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	2201      	movs	r2, #1
 800cf64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	2222      	movs	r2, #34	@ 0x22
 800cf6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	2210      	movs	r2, #16
 800cf74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	687a      	ldr	r2, [r7, #4]
 800cf82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	893a      	ldrh	r2, [r7, #8]
 800cf88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	4a55      	ldr	r2, [pc, #340]	@ (800d0e4 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800cf8e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	4a55      	ldr	r2, [pc, #340]	@ (800d0e8 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 800cf94:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cf9a:	b29b      	uxth	r3, r3
 800cf9c:	2bff      	cmp	r3, #255	@ 0xff
 800cf9e:	d906      	bls.n	800cfae <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	22ff      	movs	r2, #255	@ 0xff
 800cfa4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800cfa6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800cfaa:	617b      	str	r3, [r7, #20]
 800cfac:	e007      	b.n	800cfbe <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800cfb2:	b29a      	uxth	r2, r3
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800cfb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cfbc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d070      	beq.n	800d0a8 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d020      	beq.n	800d010 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfd2:	4a46      	ldr	r2, [pc, #280]	@ (800d0ec <HAL_I2C_Master_Receive_DMA+0x1d0>)
 800cfd4:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfda:	4a45      	ldr	r2, [pc, #276]	@ (800d0f0 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800cfdc:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfea:	2200      	movs	r2, #0
 800cfec:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	3324      	adds	r3, #36	@ 0x24
 800cff8:	4619      	mov	r1, r3
 800cffa:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800d000:	f7f8 fb0e 	bl	8005620 <HAL_DMA_Start_IT>
 800d004:	4603      	mov	r3, r0
 800d006:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800d008:	7cfb      	ldrb	r3, [r7, #19]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d138      	bne.n	800d080 <HAL_I2C_Master_Receive_DMA+0x164>
 800d00e:	e013      	b.n	800d038 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	2220      	movs	r2, #32
 800d014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	2200      	movs	r2, #0
 800d01c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d024:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	2200      	movs	r2, #0
 800d030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800d034:	2301      	movs	r3, #1
 800d036:	e050      	b.n	800d0da <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d03c:	b2da      	uxtb	r2, r3
 800d03e:	8979      	ldrh	r1, [r7, #10]
 800d040:	4b2c      	ldr	r3, [pc, #176]	@ (800d0f4 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800d042:	9300      	str	r3, [sp, #0]
 800d044:	697b      	ldr	r3, [r7, #20]
 800d046:	68f8      	ldr	r0, [r7, #12]
 800d048:	f004 fc42 	bl	80118d0 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d050:	b29a      	uxth	r2, r3
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d056:	1ad3      	subs	r3, r2, r3
 800d058:	b29a      	uxth	r2, r3
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	2200      	movs	r2, #0
 800d062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800d066:	2110      	movs	r1, #16
 800d068:	68f8      	ldr	r0, [r7, #12]
 800d06a:	f004 fc63 	bl	8011934 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	681a      	ldr	r2, [r3, #0]
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d07c:	601a      	str	r2, [r3, #0]
 800d07e:	e029      	b.n	800d0d4 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2220      	movs	r2, #32
 800d084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	2200      	movs	r2, #0
 800d08c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d094:	f043 0210 	orr.w	r2, r3, #16
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	2200      	movs	r2, #0
 800d0a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	e018      	b.n	800d0da <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	4a13      	ldr	r2, [pc, #76]	@ (800d0f8 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 800d0ac:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d0b2:	b2da      	uxtb	r2, r3
 800d0b4:	8979      	ldrh	r1, [r7, #10]
 800d0b6:	4b0f      	ldr	r3, [pc, #60]	@ (800d0f4 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800d0b8:	9300      	str	r3, [sp, #0]
 800d0ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d0be:	68f8      	ldr	r0, [r7, #12]
 800d0c0:	f004 fc06 	bl	80118d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800d0cc:	2102      	movs	r1, #2
 800d0ce:	68f8      	ldr	r0, [r7, #12]
 800d0d0:	f004 fc30 	bl	8011934 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	e000      	b.n	800d0da <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 800d0d8:	2302      	movs	r3, #2
  }
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3718      	adds	r7, #24
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}
 800d0e2:	bf00      	nop
 800d0e4:	ffff0000 	.word	0xffff0000
 800d0e8:	0800f9a5 	.word	0x0800f9a5
 800d0ec:	08010f85 	.word	0x08010f85
 800d0f0:	08011181 	.word	0x08011181
 800d0f4:	80002400 	.word	0x80002400
 800d0f8:	0800f2cf 	.word	0x0800f2cf

0800d0fc <HAL_I2C_Slave_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b086      	sub	sp, #24
 800d100:	af00      	add	r7, sp, #0
 800d102:	60f8      	str	r0, [r7, #12]
 800d104:	60b9      	str	r1, [r7, #8]
 800d106:	4613      	mov	r3, r2
 800d108:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d110:	b2db      	uxtb	r3, r3
 800d112:	2b20      	cmp	r3, #32
 800d114:	f040 80d1 	bne.w	800d2ba <HAL_I2C_Slave_Transmit_DMA+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d002      	beq.n	800d124 <HAL_I2C_Slave_Transmit_DMA+0x28>
 800d11e:	88fb      	ldrh	r3, [r7, #6]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d105      	bne.n	800d130 <HAL_I2C_Slave_Transmit_DMA+0x34>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d12a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d12c:	2301      	movs	r3, #1
 800d12e:	e0c5      	b.n	800d2bc <HAL_I2C_Slave_Transmit_DMA+0x1c0>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d136:	2b01      	cmp	r3, #1
 800d138:	d101      	bne.n	800d13e <HAL_I2C_Slave_Transmit_DMA+0x42>
 800d13a:	2302      	movs	r3, #2
 800d13c:	e0be      	b.n	800d2bc <HAL_I2C_Slave_Transmit_DMA+0x1c0>
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2201      	movs	r2, #1
 800d142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2221      	movs	r2, #33	@ 0x21
 800d14a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	2220      	movs	r2, #32
 800d152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	2200      	movs	r2, #0
 800d15a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	68ba      	ldr	r2, [r7, #8]
 800d160:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	88fa      	ldrh	r2, [r7, #6]
 800d166:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d16c:	b29a      	uxth	r2, r3
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	4a53      	ldr	r2, [pc, #332]	@ (800d2c4 <HAL_I2C_Slave_Transmit_DMA+0x1c8>)
 800d176:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	4a53      	ldr	r2, [pc, #332]	@ (800d2c8 <HAL_I2C_Slave_Transmit_DMA+0x1cc>)
 800d17c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	6a1b      	ldr	r3, [r3, #32]
 800d182:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d186:	d117      	bne.n	800d1b8 <HAL_I2C_Slave_Transmit_DMA+0xbc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d18c:	781a      	ldrb	r2, [r3, #0]
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d198:	1c5a      	adds	r2, r3, #1
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d1a2:	b29b      	uxth	r3, r3
 800d1a4:	3b01      	subs	r3, #1
 800d1a6:	b29a      	uxth	r2, r3
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d1b0:	3b01      	subs	r3, #1
 800d1b2:	b29a      	uxth	r2, r3
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferCount != 0U)
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d1bc:	b29b      	uxth	r3, r3
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d068      	beq.n	800d294 <HAL_I2C_Slave_Transmit_DMA+0x198>
    {
      if (hi2c->hdmatx != NULL)
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d022      	beq.n	800d210 <HAL_I2C_Slave_Transmit_DMA+0x114>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1ce:	4a3f      	ldr	r2, [pc, #252]	@ (800d2cc <HAL_I2C_Slave_Transmit_DMA+0x1d0>)
 800d1d0:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1d6:	4a3e      	ldr	r2, [pc, #248]	@ (800d2d0 <HAL_I2C_Slave_Transmit_DMA+0x1d4>)
 800d1d8:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1de:	2200      	movs	r2, #0
 800d1e0:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx,
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                         (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx,
 800d1f2:	4619      	mov	r1, r3
                                         (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx,
 800d1fa:	461a      	mov	r2, r3
                                         hi2c->XferSize);
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx,
 800d200:	f7f8 fa0e 	bl	8005620 <HAL_DMA_Start_IT>
 800d204:	4603      	mov	r3, r0
 800d206:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800d208:	7dfb      	ldrb	r3, [r7, #23]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d12e      	bne.n	800d26c <HAL_I2C_Slave_Transmit_DMA+0x170>
 800d20e:	e013      	b.n	800d238 <HAL_I2C_Slave_Transmit_DMA+0x13c>
        hi2c->State     = HAL_I2C_STATE_LISTEN;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	2228      	movs	r2, #40	@ 0x28
 800d214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	2200      	movs	r2, #0
 800d21c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d224:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	2200      	movs	r2, #0
 800d230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800d234:	2301      	movs	r3, #1
 800d236:	e041      	b.n	800d2bc <HAL_I2C_Slave_Transmit_DMA+0x1c0>
      {
        /* Enable Address Acknowledge */
        hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	685a      	ldr	r2, [r3, #4]
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d246:	605a      	str	r2, [r3, #4]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	2200      	movs	r2, #0
 800d24c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR, STOP, NACK, ADDR interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800d250:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d254:	68f8      	ldr	r0, [r7, #12]
 800d256:	f004 fb6d 	bl	8011934 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	681a      	ldr	r2, [r3, #0]
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d268:	601a      	str	r2, [r3, #0]
 800d26a:	e024      	b.n	800d2b6 <HAL_I2C_Slave_Transmit_DMA+0x1ba>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_LISTEN;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2228      	movs	r2, #40	@ 0x28
 800d270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	2200      	movs	r2, #0
 800d278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d280:	f043 0210 	orr.w	r2, r3, #16
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	2200      	movs	r2, #0
 800d28c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800d290:	2301      	movs	r3, #1
 800d292:	e013      	b.n	800d2bc <HAL_I2C_Slave_Transmit_DMA+0x1c0>
      }
    }
    else
    {
      /* Enable Address Acknowledge */
      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	685a      	ldr	r2, [r3, #4]
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d2a2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable ERR, STOP, NACK, ADDR interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800d2ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d2b0:	68f8      	ldr	r0, [r7, #12]
 800d2b2:	f004 fb3f 	bl	8011934 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	e000      	b.n	800d2bc <HAL_I2C_Slave_Transmit_DMA+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800d2ba:	2302      	movs	r3, #2
  }
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3718      	adds	r7, #24
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}
 800d2c4:	ffff0000 	.word	0xffff0000
 800d2c8:	0800fded 	.word	0x0800fded
 800d2cc:	08010f45 	.word	0x08010f45
 800d2d0:	08011181 	.word	0x08011181

0800d2d4 <HAL_I2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b086      	sub	sp, #24
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	60f8      	str	r0, [r7, #12]
 800d2dc:	60b9      	str	r1, [r7, #8]
 800d2de:	4613      	mov	r3, r2
 800d2e0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d2e8:	b2db      	uxtb	r3, r3
 800d2ea:	2b20      	cmp	r3, #32
 800d2ec:	f040 809b 	bne.w	800d426 <HAL_I2C_Slave_Receive_DMA+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d002      	beq.n	800d2fc <HAL_I2C_Slave_Receive_DMA+0x28>
 800d2f6:	88fb      	ldrh	r3, [r7, #6]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d105      	bne.n	800d308 <HAL_I2C_Slave_Receive_DMA+0x34>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d302:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d304:	2301      	movs	r3, #1
 800d306:	e08f      	b.n	800d428 <HAL_I2C_Slave_Receive_DMA+0x154>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d30e:	2b01      	cmp	r3, #1
 800d310:	d101      	bne.n	800d316 <HAL_I2C_Slave_Receive_DMA+0x42>
 800d312:	2302      	movs	r3, #2
 800d314:	e088      	b.n	800d428 <HAL_I2C_Slave_Receive_DMA+0x154>
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	2201      	movs	r2, #1
 800d31a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2222      	movs	r2, #34	@ 0x22
 800d322:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	2220      	movs	r2, #32
 800d32a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2200      	movs	r2, #0
 800d332:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	68ba      	ldr	r2, [r7, #8]
 800d338:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	88fa      	ldrh	r2, [r7, #6]
 800d33e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d344:	b29a      	uxth	r2, r3
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	4a38      	ldr	r2, [pc, #224]	@ (800d430 <HAL_I2C_Slave_Receive_DMA+0x15c>)
 800d34e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	4a38      	ldr	r2, [pc, #224]	@ (800d434 <HAL_I2C_Slave_Receive_DMA+0x160>)
 800d354:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->hdmarx != NULL)
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d020      	beq.n	800d3a0 <HAL_I2C_Slave_Receive_DMA+0xcc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d362:	4a35      	ldr	r2, [pc, #212]	@ (800d438 <HAL_I2C_Slave_Receive_DMA+0x164>)
 800d364:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d36a:	4a34      	ldr	r2, [pc, #208]	@ (800d43c <HAL_I2C_Slave_Receive_DMA+0x168>)
 800d36c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d372:	2200      	movs	r2, #0
 800d374:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d37a:	2200      	movs	r2, #0
 800d37c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	3324      	adds	r3, #36	@ 0x24
 800d388:	4619      	mov	r1, r3
 800d38a:	68ba      	ldr	r2, [r7, #8]
                                       hi2c->XferSize);
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800d390:	f7f8 f946 	bl	8005620 <HAL_DMA_Start_IT>
 800d394:	4603      	mov	r3, r0
 800d396:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800d398:	7dfb      	ldrb	r3, [r7, #23]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d12f      	bne.n	800d3fe <HAL_I2C_Slave_Receive_DMA+0x12a>
 800d39e:	e013      	b.n	800d3c8 <HAL_I2C_Slave_Receive_DMA+0xf4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	2228      	movs	r2, #40	@ 0x28
 800d3a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d3b4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2200      	movs	r2, #0
 800d3c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	e02f      	b.n	800d428 <HAL_I2C_Slave_Receive_DMA+0x154>
    {
      /* Enable Address Acknowledge */
      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	685a      	ldr	r2, [r3, #4]
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d3d6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	2200      	movs	r2, #0
 800d3dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, STOP, NACK, ADDR interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800d3e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d3e4:	68f8      	ldr	r0, [r7, #12]
 800d3e6:	f004 faa5 	bl	8011934 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	681a      	ldr	r2, [r3, #0]
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d3f8:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	e014      	b.n	800d428 <HAL_I2C_Slave_Receive_DMA+0x154>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	2228      	movs	r2, #40	@ 0x28
 800d402:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2200      	movs	r2, #0
 800d40a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d412:	f043 0210 	orr.w	r2, r3, #16
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	2200      	movs	r2, #0
 800d41e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800d422:	2301      	movs	r3, #1
 800d424:	e000      	b.n	800d428 <HAL_I2C_Slave_Receive_DMA+0x154>
  }
  else
  {
    return HAL_BUSY;
 800d426:	2302      	movs	r3, #2
  }
}
 800d428:	4618      	mov	r0, r3
 800d42a:	3718      	adds	r7, #24
 800d42c:	46bd      	mov	sp, r7
 800d42e:	bd80      	pop	{r7, pc}
 800d430:	ffff0000 	.word	0xffff0000
 800d434:	0800fded 	.word	0x0800fded
 800d438:	0801101d 	.word	0x0801101d
 800d43c:	08011181 	.word	0x08011181

0800d440 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b088      	sub	sp, #32
 800d444:	af02      	add	r7, sp, #8
 800d446:	60f8      	str	r0, [r7, #12]
 800d448:	4608      	mov	r0, r1
 800d44a:	4611      	mov	r1, r2
 800d44c:	461a      	mov	r2, r3
 800d44e:	4603      	mov	r3, r0
 800d450:	817b      	strh	r3, [r7, #10]
 800d452:	460b      	mov	r3, r1
 800d454:	813b      	strh	r3, [r7, #8]
 800d456:	4613      	mov	r3, r2
 800d458:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d460:	b2db      	uxtb	r3, r3
 800d462:	2b20      	cmp	r3, #32
 800d464:	f040 80f9 	bne.w	800d65a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800d468:	6a3b      	ldr	r3, [r7, #32]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d002      	beq.n	800d474 <HAL_I2C_Mem_Write+0x34>
 800d46e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d470:	2b00      	cmp	r3, #0
 800d472:	d105      	bne.n	800d480 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d47a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d47c:	2301      	movs	r3, #1
 800d47e:	e0ed      	b.n	800d65c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d486:	2b01      	cmp	r3, #1
 800d488:	d101      	bne.n	800d48e <HAL_I2C_Mem_Write+0x4e>
 800d48a:	2302      	movs	r3, #2
 800d48c:	e0e6      	b.n	800d65c <HAL_I2C_Mem_Write+0x21c>
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	2201      	movs	r2, #1
 800d492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d496:	f7f6 fb01 	bl	8003a9c <HAL_GetTick>
 800d49a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d49c:	697b      	ldr	r3, [r7, #20]
 800d49e:	9300      	str	r3, [sp, #0]
 800d4a0:	2319      	movs	r3, #25
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d4a8:	68f8      	ldr	r0, [r7, #12]
 800d4aa:	f003 ffc1 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d001      	beq.n	800d4b8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	e0d1      	b.n	800d65c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	2221      	movs	r2, #33	@ 0x21
 800d4bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	2240      	movs	r2, #64	@ 0x40
 800d4c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	6a3a      	ldr	r2, [r7, #32]
 800d4d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d4d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	2200      	movs	r2, #0
 800d4de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d4e0:	88f8      	ldrh	r0, [r7, #6]
 800d4e2:	893a      	ldrh	r2, [r7, #8]
 800d4e4:	8979      	ldrh	r1, [r7, #10]
 800d4e6:	697b      	ldr	r3, [r7, #20]
 800d4e8:	9301      	str	r3, [sp, #4]
 800d4ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4ec:	9300      	str	r3, [sp, #0]
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	68f8      	ldr	r0, [r7, #12]
 800d4f2:	f002 fe5f 	bl	80101b4 <I2C_RequestMemoryWrite>
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d005      	beq.n	800d508 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	2200      	movs	r2, #0
 800d500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800d504:	2301      	movs	r3, #1
 800d506:	e0a9      	b.n	800d65c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d50c:	b29b      	uxth	r3, r3
 800d50e:	2bff      	cmp	r3, #255	@ 0xff
 800d510:	d90e      	bls.n	800d530 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	22ff      	movs	r2, #255	@ 0xff
 800d516:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d51c:	b2da      	uxtb	r2, r3
 800d51e:	8979      	ldrh	r1, [r7, #10]
 800d520:	2300      	movs	r3, #0
 800d522:	9300      	str	r3, [sp, #0]
 800d524:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d528:	68f8      	ldr	r0, [r7, #12]
 800d52a:	f004 f9d1 	bl	80118d0 <I2C_TransferConfig>
 800d52e:	e00f      	b.n	800d550 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d534:	b29a      	uxth	r2, r3
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d53e:	b2da      	uxtb	r2, r3
 800d540:	8979      	ldrh	r1, [r7, #10]
 800d542:	2300      	movs	r3, #0
 800d544:	9300      	str	r3, [sp, #0]
 800d546:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d54a:	68f8      	ldr	r0, [r7, #12]
 800d54c:	f004 f9c0 	bl	80118d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d550:	697a      	ldr	r2, [r7, #20]
 800d552:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d554:	68f8      	ldr	r0, [r7, #12]
 800d556:	f003 ffc4 	bl	80114e2 <I2C_WaitOnTXISFlagUntilTimeout>
 800d55a:	4603      	mov	r3, r0
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d001      	beq.n	800d564 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800d560:	2301      	movs	r3, #1
 800d562:	e07b      	b.n	800d65c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d568:	781a      	ldrb	r2, [r3, #0]
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d574:	1c5a      	adds	r2, r3, #1
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d57e:	b29b      	uxth	r3, r3
 800d580:	3b01      	subs	r3, #1
 800d582:	b29a      	uxth	r2, r3
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d58c:	3b01      	subs	r3, #1
 800d58e:	b29a      	uxth	r2, r3
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d598:	b29b      	uxth	r3, r3
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d034      	beq.n	800d608 <HAL_I2C_Mem_Write+0x1c8>
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d130      	bne.n	800d608 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d5a6:	697b      	ldr	r3, [r7, #20]
 800d5a8:	9300      	str	r3, [sp, #0]
 800d5aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	2180      	movs	r1, #128	@ 0x80
 800d5b0:	68f8      	ldr	r0, [r7, #12]
 800d5b2:	f003 ff3d 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d001      	beq.n	800d5c0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800d5bc:	2301      	movs	r3, #1
 800d5be:	e04d      	b.n	800d65c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d5c4:	b29b      	uxth	r3, r3
 800d5c6:	2bff      	cmp	r3, #255	@ 0xff
 800d5c8:	d90e      	bls.n	800d5e8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	22ff      	movs	r2, #255	@ 0xff
 800d5ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d5d4:	b2da      	uxtb	r2, r3
 800d5d6:	8979      	ldrh	r1, [r7, #10]
 800d5d8:	2300      	movs	r3, #0
 800d5da:	9300      	str	r3, [sp, #0]
 800d5dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d5e0:	68f8      	ldr	r0, [r7, #12]
 800d5e2:	f004 f975 	bl	80118d0 <I2C_TransferConfig>
 800d5e6:	e00f      	b.n	800d608 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d5ec:	b29a      	uxth	r2, r3
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d5f6:	b2da      	uxtb	r2, r3
 800d5f8:	8979      	ldrh	r1, [r7, #10]
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	9300      	str	r3, [sp, #0]
 800d5fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d602:	68f8      	ldr	r0, [r7, #12]
 800d604:	f004 f964 	bl	80118d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d60c:	b29b      	uxth	r3, r3
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d19e      	bne.n	800d550 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d612:	697a      	ldr	r2, [r7, #20]
 800d614:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d616:	68f8      	ldr	r0, [r7, #12]
 800d618:	f003 ffaa 	bl	8011570 <I2C_WaitOnSTOPFlagUntilTimeout>
 800d61c:	4603      	mov	r3, r0
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d001      	beq.n	800d626 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800d622:	2301      	movs	r3, #1
 800d624:	e01a      	b.n	800d65c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	2220      	movs	r2, #32
 800d62c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	6859      	ldr	r1, [r3, #4]
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	681a      	ldr	r2, [r3, #0]
 800d638:	4b0a      	ldr	r3, [pc, #40]	@ (800d664 <HAL_I2C_Mem_Write+0x224>)
 800d63a:	400b      	ands	r3, r1
 800d63c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	2220      	movs	r2, #32
 800d642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	2200      	movs	r2, #0
 800d64a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	2200      	movs	r2, #0
 800d652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d656:	2300      	movs	r3, #0
 800d658:	e000      	b.n	800d65c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800d65a:	2302      	movs	r3, #2
  }
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3718      	adds	r7, #24
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}
 800d664:	fe00e800 	.word	0xfe00e800

0800d668 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b088      	sub	sp, #32
 800d66c:	af02      	add	r7, sp, #8
 800d66e:	60f8      	str	r0, [r7, #12]
 800d670:	4608      	mov	r0, r1
 800d672:	4611      	mov	r1, r2
 800d674:	461a      	mov	r2, r3
 800d676:	4603      	mov	r3, r0
 800d678:	817b      	strh	r3, [r7, #10]
 800d67a:	460b      	mov	r3, r1
 800d67c:	813b      	strh	r3, [r7, #8]
 800d67e:	4613      	mov	r3, r2
 800d680:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d688:	b2db      	uxtb	r3, r3
 800d68a:	2b20      	cmp	r3, #32
 800d68c:	f040 80fd 	bne.w	800d88a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800d690:	6a3b      	ldr	r3, [r7, #32]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d002      	beq.n	800d69c <HAL_I2C_Mem_Read+0x34>
 800d696:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d105      	bne.n	800d6a8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d6a2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d6a4:	2301      	movs	r3, #1
 800d6a6:	e0f1      	b.n	800d88c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d6ae:	2b01      	cmp	r3, #1
 800d6b0:	d101      	bne.n	800d6b6 <HAL_I2C_Mem_Read+0x4e>
 800d6b2:	2302      	movs	r3, #2
 800d6b4:	e0ea      	b.n	800d88c <HAL_I2C_Mem_Read+0x224>
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	2201      	movs	r2, #1
 800d6ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800d6be:	f7f6 f9ed 	bl	8003a9c <HAL_GetTick>
 800d6c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d6c4:	697b      	ldr	r3, [r7, #20]
 800d6c6:	9300      	str	r3, [sp, #0]
 800d6c8:	2319      	movs	r3, #25
 800d6ca:	2201      	movs	r2, #1
 800d6cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d6d0:	68f8      	ldr	r0, [r7, #12]
 800d6d2:	f003 fead 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d001      	beq.n	800d6e0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800d6dc:	2301      	movs	r3, #1
 800d6de:	e0d5      	b.n	800d88c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	2222      	movs	r2, #34	@ 0x22
 800d6e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	2240      	movs	r2, #64	@ 0x40
 800d6ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	6a3a      	ldr	r2, [r7, #32]
 800d6fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d700:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	2200      	movs	r2, #0
 800d706:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800d708:	88f8      	ldrh	r0, [r7, #6]
 800d70a:	893a      	ldrh	r2, [r7, #8]
 800d70c:	8979      	ldrh	r1, [r7, #10]
 800d70e:	697b      	ldr	r3, [r7, #20]
 800d710:	9301      	str	r3, [sp, #4]
 800d712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d714:	9300      	str	r3, [sp, #0]
 800d716:	4603      	mov	r3, r0
 800d718:	68f8      	ldr	r0, [r7, #12]
 800d71a:	f002 fd9f 	bl	801025c <I2C_RequestMemoryRead>
 800d71e:	4603      	mov	r3, r0
 800d720:	2b00      	cmp	r3, #0
 800d722:	d005      	beq.n	800d730 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	2200      	movs	r2, #0
 800d728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800d72c:	2301      	movs	r3, #1
 800d72e:	e0ad      	b.n	800d88c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d734:	b29b      	uxth	r3, r3
 800d736:	2bff      	cmp	r3, #255	@ 0xff
 800d738:	d90e      	bls.n	800d758 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	22ff      	movs	r2, #255	@ 0xff
 800d73e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d744:	b2da      	uxtb	r2, r3
 800d746:	8979      	ldrh	r1, [r7, #10]
 800d748:	4b52      	ldr	r3, [pc, #328]	@ (800d894 <HAL_I2C_Mem_Read+0x22c>)
 800d74a:	9300      	str	r3, [sp, #0]
 800d74c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d750:	68f8      	ldr	r0, [r7, #12]
 800d752:	f004 f8bd 	bl	80118d0 <I2C_TransferConfig>
 800d756:	e00f      	b.n	800d778 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d75c:	b29a      	uxth	r2, r3
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d766:	b2da      	uxtb	r2, r3
 800d768:	8979      	ldrh	r1, [r7, #10]
 800d76a:	4b4a      	ldr	r3, [pc, #296]	@ (800d894 <HAL_I2C_Mem_Read+0x22c>)
 800d76c:	9300      	str	r3, [sp, #0]
 800d76e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d772:	68f8      	ldr	r0, [r7, #12]
 800d774:	f004 f8ac 	bl	80118d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800d778:	697b      	ldr	r3, [r7, #20]
 800d77a:	9300      	str	r3, [sp, #0]
 800d77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d77e:	2200      	movs	r2, #0
 800d780:	2104      	movs	r1, #4
 800d782:	68f8      	ldr	r0, [r7, #12]
 800d784:	f003 fe54 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800d788:	4603      	mov	r3, r0
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d001      	beq.n	800d792 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800d78e:	2301      	movs	r3, #1
 800d790:	e07c      	b.n	800d88c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d79c:	b2d2      	uxtb	r2, r2
 800d79e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7a4:	1c5a      	adds	r2, r3, #1
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d7ae:	3b01      	subs	r3, #1
 800d7b0:	b29a      	uxth	r2, r3
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d7ba:	b29b      	uxth	r3, r3
 800d7bc:	3b01      	subs	r3, #1
 800d7be:	b29a      	uxth	r2, r3
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d7c8:	b29b      	uxth	r3, r3
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d034      	beq.n	800d838 <HAL_I2C_Mem_Read+0x1d0>
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d130      	bne.n	800d838 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	9300      	str	r3, [sp, #0]
 800d7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7dc:	2200      	movs	r2, #0
 800d7de:	2180      	movs	r1, #128	@ 0x80
 800d7e0:	68f8      	ldr	r0, [r7, #12]
 800d7e2:	f003 fe25 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d001      	beq.n	800d7f0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e04d      	b.n	800d88c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d7f4:	b29b      	uxth	r3, r3
 800d7f6:	2bff      	cmp	r3, #255	@ 0xff
 800d7f8:	d90e      	bls.n	800d818 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	22ff      	movs	r2, #255	@ 0xff
 800d7fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d804:	b2da      	uxtb	r2, r3
 800d806:	8979      	ldrh	r1, [r7, #10]
 800d808:	2300      	movs	r3, #0
 800d80a:	9300      	str	r3, [sp, #0]
 800d80c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d810:	68f8      	ldr	r0, [r7, #12]
 800d812:	f004 f85d 	bl	80118d0 <I2C_TransferConfig>
 800d816:	e00f      	b.n	800d838 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d81c:	b29a      	uxth	r2, r3
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d826:	b2da      	uxtb	r2, r3
 800d828:	8979      	ldrh	r1, [r7, #10]
 800d82a:	2300      	movs	r3, #0
 800d82c:	9300      	str	r3, [sp, #0]
 800d82e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d832:	68f8      	ldr	r0, [r7, #12]
 800d834:	f004 f84c 	bl	80118d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800d83c:	b29b      	uxth	r3, r3
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d19a      	bne.n	800d778 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d842:	697a      	ldr	r2, [r7, #20]
 800d844:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d846:	68f8      	ldr	r0, [r7, #12]
 800d848:	f003 fe92 	bl	8011570 <I2C_WaitOnSTOPFlagUntilTimeout>
 800d84c:	4603      	mov	r3, r0
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d001      	beq.n	800d856 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800d852:	2301      	movs	r3, #1
 800d854:	e01a      	b.n	800d88c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	2220      	movs	r2, #32
 800d85c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	6859      	ldr	r1, [r3, #4]
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	681a      	ldr	r2, [r3, #0]
 800d868:	4b0b      	ldr	r3, [pc, #44]	@ (800d898 <HAL_I2C_Mem_Read+0x230>)
 800d86a:	400b      	ands	r3, r1
 800d86c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	2220      	movs	r2, #32
 800d872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	2200      	movs	r2, #0
 800d87a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2200      	movs	r2, #0
 800d882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d886:	2300      	movs	r3, #0
 800d888:	e000      	b.n	800d88c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800d88a:	2302      	movs	r3, #2
  }
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	3718      	adds	r7, #24
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}
 800d894:	80002400 	.word	0x80002400
 800d898:	fe00e800 	.word	0xfe00e800

0800d89c <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b086      	sub	sp, #24
 800d8a0:	af02      	add	r7, sp, #8
 800d8a2:	60f8      	str	r0, [r7, #12]
 800d8a4:	4608      	mov	r0, r1
 800d8a6:	4611      	mov	r1, r2
 800d8a8:	461a      	mov	r2, r3
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	817b      	strh	r3, [r7, #10]
 800d8ae:	460b      	mov	r3, r1
 800d8b0:	813b      	strh	r3, [r7, #8]
 800d8b2:	4613      	mov	r3, r2
 800d8b4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d8bc:	b2db      	uxtb	r3, r3
 800d8be:	2b20      	cmp	r3, #32
 800d8c0:	d16a      	bne.n	800d998 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800d8c2:	69bb      	ldr	r3, [r7, #24]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d002      	beq.n	800d8ce <HAL_I2C_Mem_Write_IT+0x32>
 800d8c8:	8bbb      	ldrh	r3, [r7, #28]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d105      	bne.n	800d8da <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d8d4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d8d6:	2301      	movs	r3, #1
 800d8d8:	e05f      	b.n	800d99a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	699b      	ldr	r3, [r3, #24]
 800d8e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d8e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d8e8:	d101      	bne.n	800d8ee <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 800d8ea:	2302      	movs	r3, #2
 800d8ec:	e055      	b.n	800d99a <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d8f4:	2b01      	cmp	r3, #1
 800d8f6:	d101      	bne.n	800d8fc <HAL_I2C_Mem_Write_IT+0x60>
 800d8f8:	2302      	movs	r3, #2
 800d8fa:	e04e      	b.n	800d99a <HAL_I2C_Mem_Write_IT+0xfe>
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2201      	movs	r2, #1
 800d900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	2221      	movs	r2, #33	@ 0x21
 800d908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	2240      	movs	r2, #64	@ 0x40
 800d910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	2200      	movs	r2, #0
 800d918:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	2200      	movs	r2, #0
 800d91e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	69ba      	ldr	r2, [r7, #24]
 800d924:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	8bba      	ldrh	r2, [r7, #28]
 800d92a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	4a1d      	ldr	r2, [pc, #116]	@ (800d9a4 <HAL_I2C_Mem_Write_IT+0x108>)
 800d930:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	4a1c      	ldr	r2, [pc, #112]	@ (800d9a8 <HAL_I2C_Mem_Write_IT+0x10c>)
 800d936:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800d938:	897a      	ldrh	r2, [r7, #10]
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d93e:	88fb      	ldrh	r3, [r7, #6]
 800d940:	2b01      	cmp	r3, #1
 800d942:	d109      	bne.n	800d958 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800d944:	893b      	ldrh	r3, [r7, #8]
 800d946:	b2da      	uxtb	r2, r3
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	f04f 32ff 	mov.w	r2, #4294967295
 800d954:	651a      	str	r2, [r3, #80]	@ 0x50
 800d956:	e00b      	b.n	800d970 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800d958:	893b      	ldrh	r3, [r7, #8]
 800d95a:	0a1b      	lsrs	r3, r3, #8
 800d95c:	b29b      	uxth	r3, r3
 800d95e:	b2da      	uxtb	r2, r3
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800d966:	893b      	ldrh	r3, [r7, #8]
 800d968:	b2db      	uxtb	r3, r3
 800d96a:	461a      	mov	r2, r3
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800d970:	88fb      	ldrh	r3, [r7, #6]
 800d972:	b2da      	uxtb	r2, r3
 800d974:	8979      	ldrh	r1, [r7, #10]
 800d976:	4b0d      	ldr	r3, [pc, #52]	@ (800d9ac <HAL_I2C_Mem_Write_IT+0x110>)
 800d978:	9300      	str	r3, [sp, #0]
 800d97a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d97e:	68f8      	ldr	r0, [r7, #12]
 800d980:	f003 ffa6 	bl	80118d0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	2200      	movs	r2, #0
 800d988:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800d98c:	2101      	movs	r1, #1
 800d98e:	68f8      	ldr	r0, [r7, #12]
 800d990:	f003 ffd0 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800d994:	2300      	movs	r3, #0
 800d996:	e000      	b.n	800d99a <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800d998:	2302      	movs	r3, #2
  }
}
 800d99a:	4618      	mov	r0, r3
 800d99c:	3710      	adds	r7, #16
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	bd80      	pop	{r7, pc}
 800d9a2:	bf00      	nop
 800d9a4:	ffff0000 	.word	0xffff0000
 800d9a8:	0800f539 	.word	0x0800f539
 800d9ac:	80002000 	.word	0x80002000

0800d9b0 <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b086      	sub	sp, #24
 800d9b4:	af02      	add	r7, sp, #8
 800d9b6:	60f8      	str	r0, [r7, #12]
 800d9b8:	4608      	mov	r0, r1
 800d9ba:	4611      	mov	r1, r2
 800d9bc:	461a      	mov	r2, r3
 800d9be:	4603      	mov	r3, r0
 800d9c0:	817b      	strh	r3, [r7, #10]
 800d9c2:	460b      	mov	r3, r1
 800d9c4:	813b      	strh	r3, [r7, #8]
 800d9c6:	4613      	mov	r3, r2
 800d9c8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d9d0:	b2db      	uxtb	r3, r3
 800d9d2:	2b20      	cmp	r3, #32
 800d9d4:	d166      	bne.n	800daa4 <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 800d9d6:	69bb      	ldr	r3, [r7, #24]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d002      	beq.n	800d9e2 <HAL_I2C_Mem_Read_IT+0x32>
 800d9dc:	8bbb      	ldrh	r3, [r7, #28]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d105      	bne.n	800d9ee <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d9e8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800d9ea:	2301      	movs	r3, #1
 800d9ec:	e05b      	b.n	800daa6 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	699b      	ldr	r3, [r3, #24]
 800d9f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d9f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d9fc:	d101      	bne.n	800da02 <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 800d9fe:	2302      	movs	r3, #2
 800da00:	e051      	b.n	800daa6 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800da08:	2b01      	cmp	r3, #1
 800da0a:	d101      	bne.n	800da10 <HAL_I2C_Mem_Read_IT+0x60>
 800da0c:	2302      	movs	r3, #2
 800da0e:	e04a      	b.n	800daa6 <HAL_I2C_Mem_Read_IT+0xf6>
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	2201      	movs	r2, #1
 800da14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	2222      	movs	r2, #34	@ 0x22
 800da1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	2240      	movs	r2, #64	@ 0x40
 800da24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	2200      	movs	r2, #0
 800da2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	69ba      	ldr	r2, [r7, #24]
 800da32:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	8bba      	ldrh	r2, [r7, #28]
 800da38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	4a1c      	ldr	r2, [pc, #112]	@ (800dab0 <HAL_I2C_Mem_Read_IT+0x100>)
 800da3e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	4a1c      	ldr	r2, [pc, #112]	@ (800dab4 <HAL_I2C_Mem_Read_IT+0x104>)
 800da44:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800da46:	897a      	ldrh	r2, [r7, #10]
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800da4c:	88fb      	ldrh	r3, [r7, #6]
 800da4e:	2b01      	cmp	r3, #1
 800da50:	d109      	bne.n	800da66 <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800da52:	893b      	ldrh	r3, [r7, #8]
 800da54:	b2da      	uxtb	r2, r3
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	f04f 32ff 	mov.w	r2, #4294967295
 800da62:	651a      	str	r2, [r3, #80]	@ 0x50
 800da64:	e00b      	b.n	800da7e <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800da66:	893b      	ldrh	r3, [r7, #8]
 800da68:	0a1b      	lsrs	r3, r3, #8
 800da6a:	b29b      	uxth	r3, r3
 800da6c:	b2da      	uxtb	r2, r3
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800da74:	893b      	ldrh	r3, [r7, #8]
 800da76:	b2db      	uxtb	r3, r3
 800da78:	461a      	mov	r2, r3
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800da7e:	88fb      	ldrh	r3, [r7, #6]
 800da80:	b2da      	uxtb	r2, r3
 800da82:	8979      	ldrh	r1, [r7, #10]
 800da84:	4b0c      	ldr	r3, [pc, #48]	@ (800dab8 <HAL_I2C_Mem_Read_IT+0x108>)
 800da86:	9300      	str	r3, [sp, #0]
 800da88:	2300      	movs	r3, #0
 800da8a:	68f8      	ldr	r0, [r7, #12]
 800da8c:	f003 ff20 	bl	80118d0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	2200      	movs	r2, #0
 800da94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800da98:	2101      	movs	r1, #1
 800da9a:	68f8      	ldr	r0, [r7, #12]
 800da9c:	f003 ff4a 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800daa0:	2300      	movs	r3, #0
 800daa2:	e000      	b.n	800daa6 <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 800daa4:	2302      	movs	r3, #2
  }
}
 800daa6:	4618      	mov	r0, r3
 800daa8:	3710      	adds	r7, #16
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}
 800daae:	bf00      	nop
 800dab0:	ffff0000 	.word	0xffff0000
 800dab4:	0800f539 	.word	0x0800f539
 800dab8:	80002000 	.word	0x80002000

0800dabc <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b088      	sub	sp, #32
 800dac0:	af02      	add	r7, sp, #8
 800dac2:	60f8      	str	r0, [r7, #12]
 800dac4:	4608      	mov	r0, r1
 800dac6:	4611      	mov	r1, r2
 800dac8:	461a      	mov	r2, r3
 800daca:	4603      	mov	r3, r0
 800dacc:	817b      	strh	r3, [r7, #10]
 800dace:	460b      	mov	r3, r1
 800dad0:	813b      	strh	r3, [r7, #8]
 800dad2:	4613      	mov	r3, r2
 800dad4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dadc:	b2db      	uxtb	r3, r3
 800dade:	2b20      	cmp	r3, #32
 800dae0:	f040 80c3 	bne.w	800dc6a <HAL_I2C_Mem_Write_DMA+0x1ae>
  {
    if ((pData == NULL) || (Size == 0U))
 800dae4:	6a3b      	ldr	r3, [r7, #32]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d002      	beq.n	800daf0 <HAL_I2C_Mem_Write_DMA+0x34>
 800daea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800daec:	2b00      	cmp	r3, #0
 800daee:	d105      	bne.n	800dafc <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800daf6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800daf8:	2301      	movs	r3, #1
 800dafa:	e0b7      	b.n	800dc6c <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	699b      	ldr	r3, [r3, #24]
 800db02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800db06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db0a:	d101      	bne.n	800db10 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 800db0c:	2302      	movs	r3, #2
 800db0e:	e0ad      	b.n	800dc6c <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800db16:	2b01      	cmp	r3, #1
 800db18:	d101      	bne.n	800db1e <HAL_I2C_Mem_Write_DMA+0x62>
 800db1a:	2302      	movs	r3, #2
 800db1c:	e0a6      	b.n	800dc6c <HAL_I2C_Mem_Write_DMA+0x1b0>
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	2201      	movs	r2, #1
 800db22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	2221      	movs	r2, #33	@ 0x21
 800db2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	2240      	movs	r2, #64	@ 0x40
 800db32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	2200      	movs	r2, #0
 800db3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	6a3a      	ldr	r2, [r7, #32]
 800db40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800db46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	4a4a      	ldr	r2, [pc, #296]	@ (800dc74 <HAL_I2C_Mem_Write_DMA+0x1b8>)
 800db4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	4a49      	ldr	r2, [pc, #292]	@ (800dc78 <HAL_I2C_Mem_Write_DMA+0x1bc>)
 800db52:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800db54:	897a      	ldrh	r2, [r7, #10]
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800db5e:	b29b      	uxth	r3, r3
 800db60:	2bff      	cmp	r3, #255	@ 0xff
 800db62:	d903      	bls.n	800db6c <HAL_I2C_Mem_Write_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	22ff      	movs	r2, #255	@ 0xff
 800db68:	851a      	strh	r2, [r3, #40]	@ 0x28
 800db6a:	e004      	b.n	800db76 <HAL_I2C_Mem_Write_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800db70:	b29a      	uxth	r2, r3
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800db76:	88fb      	ldrh	r3, [r7, #6]
 800db78:	2b01      	cmp	r3, #1
 800db7a:	d109      	bne.n	800db90 <HAL_I2C_Mem_Write_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800db7c:	893b      	ldrh	r3, [r7, #8]
 800db7e:	b2da      	uxtb	r2, r3
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f04f 32ff 	mov.w	r2, #4294967295
 800db8c:	651a      	str	r2, [r3, #80]	@ 0x50
 800db8e:	e00b      	b.n	800dba8 <HAL_I2C_Mem_Write_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800db90:	893b      	ldrh	r3, [r7, #8]
 800db92:	0a1b      	lsrs	r3, r3, #8
 800db94:	b29b      	uxth	r3, r3
 800db96:	b2da      	uxtb	r2, r3
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800db9e:	893b      	ldrh	r3, [r7, #8]
 800dba0:	b2db      	uxtb	r3, r3
 800dba2:	461a      	mov	r2, r3
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmatx != NULL)
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d020      	beq.n	800dbf2 <HAL_I2C_Mem_Write_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbb4:	4a31      	ldr	r2, [pc, #196]	@ (800dc7c <HAL_I2C_Mem_Write_DMA+0x1c0>)
 800dbb6:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbbc:	4a30      	ldr	r2, [pc, #192]	@ (800dc80 <HAL_I2C_Mem_Write_DMA+0x1c4>)
 800dbbe:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbcc:	2200      	movs	r2, #0
 800dbce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800dbd4:	6a39      	ldr	r1, [r7, #32]
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	3328      	adds	r3, #40	@ 0x28
 800dbdc:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800dbe2:	f7f7 fd1d 	bl	8005620 <HAL_DMA_Start_IT>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800dbea:	7dfb      	ldrb	r3, [r7, #23]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d128      	bne.n	800dc42 <HAL_I2C_Mem_Write_DMA+0x186>
 800dbf0:	e013      	b.n	800dc1a <HAL_I2C_Mem_Write_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	2220      	movs	r2, #32
 800dbf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc06:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	2200      	movs	r2, #0
 800dc12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800dc16:	2301      	movs	r3, #1
 800dc18:	e028      	b.n	800dc6c <HAL_I2C_Mem_Write_DMA+0x1b0>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800dc1a:	88fb      	ldrh	r3, [r7, #6]
 800dc1c:	b2da      	uxtb	r2, r3
 800dc1e:	8979      	ldrh	r1, [r7, #10]
 800dc20:	4b18      	ldr	r3, [pc, #96]	@ (800dc84 <HAL_I2C_Mem_Write_DMA+0x1c8>)
 800dc22:	9300      	str	r3, [sp, #0]
 800dc24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800dc28:	68f8      	ldr	r0, [r7, #12]
 800dc2a:	f003 fe51 	bl	80118d0 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2200      	movs	r2, #0
 800dc32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800dc36:	2101      	movs	r1, #1
 800dc38:	68f8      	ldr	r0, [r7, #12]
 800dc3a:	f003 fe7b 	bl	8011934 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800dc3e:	2300      	movs	r3, #0
 800dc40:	e014      	b.n	800dc6c <HAL_I2C_Mem_Write_DMA+0x1b0>
      hi2c->State     = HAL_I2C_STATE_READY;
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	2220      	movs	r2, #32
 800dc46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc56:	f043 0210 	orr.w	r2, r3, #16
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	2200      	movs	r2, #0
 800dc62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800dc66:	2301      	movs	r3, #1
 800dc68:	e000      	b.n	800dc6c <HAL_I2C_Mem_Write_DMA+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 800dc6a:	2302      	movs	r3, #2
  }
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	3718      	adds	r7, #24
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bd80      	pop	{r7, pc}
 800dc74:	ffff0000 	.word	0xffff0000
 800dc78:	0800fb8d 	.word	0x0800fb8d
 800dc7c:	08010eaf 	.word	0x08010eaf
 800dc80:	08011181 	.word	0x08011181
 800dc84:	80002000 	.word	0x80002000

0800dc88 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800dc88:	b580      	push	{r7, lr}
 800dc8a:	b088      	sub	sp, #32
 800dc8c:	af02      	add	r7, sp, #8
 800dc8e:	60f8      	str	r0, [r7, #12]
 800dc90:	4608      	mov	r0, r1
 800dc92:	4611      	mov	r1, r2
 800dc94:	461a      	mov	r2, r3
 800dc96:	4603      	mov	r3, r0
 800dc98:	817b      	strh	r3, [r7, #10]
 800dc9a:	460b      	mov	r3, r1
 800dc9c:	813b      	strh	r3, [r7, #8]
 800dc9e:	4613      	mov	r3, r2
 800dca0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dca8:	b2db      	uxtb	r3, r3
 800dcaa:	2b20      	cmp	r3, #32
 800dcac:	f040 80c2 	bne.w	800de34 <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 800dcb0:	6a3b      	ldr	r3, [r7, #32]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d002      	beq.n	800dcbc <HAL_I2C_Mem_Read_DMA+0x34>
 800dcb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d105      	bne.n	800dcc8 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dcc2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	e0b6      	b.n	800de36 <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	699b      	ldr	r3, [r3, #24]
 800dcce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800dcd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dcd6:	d101      	bne.n	800dcdc <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 800dcd8:	2302      	movs	r3, #2
 800dcda:	e0ac      	b.n	800de36 <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d101      	bne.n	800dcea <HAL_I2C_Mem_Read_DMA+0x62>
 800dce6:	2302      	movs	r3, #2
 800dce8:	e0a5      	b.n	800de36 <HAL_I2C_Mem_Read_DMA+0x1ae>
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	2201      	movs	r2, #1
 800dcee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	2222      	movs	r2, #34	@ 0x22
 800dcf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2240      	movs	r2, #64	@ 0x40
 800dcfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	2200      	movs	r2, #0
 800dd06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	6a3a      	ldr	r2, [r7, #32]
 800dd0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800dd12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	4a4a      	ldr	r2, [pc, #296]	@ (800de40 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 800dd18:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	4a49      	ldr	r2, [pc, #292]	@ (800de44 <HAL_I2C_Mem_Read_DMA+0x1bc>)
 800dd1e:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800dd20:	897a      	ldrh	r2, [r7, #10]
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	2bff      	cmp	r3, #255	@ 0xff
 800dd2e:	d903      	bls.n	800dd38 <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	22ff      	movs	r2, #255	@ 0xff
 800dd34:	851a      	strh	r2, [r3, #40]	@ 0x28
 800dd36:	e004      	b.n	800dd42 <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800dd3c:	b29a      	uxth	r2, r3
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800dd42:	88fb      	ldrh	r3, [r7, #6]
 800dd44:	2b01      	cmp	r3, #1
 800dd46:	d109      	bne.n	800dd5c <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800dd48:	893b      	ldrh	r3, [r7, #8]
 800dd4a:	b2da      	uxtb	r2, r3
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	f04f 32ff 	mov.w	r2, #4294967295
 800dd58:	651a      	str	r2, [r3, #80]	@ 0x50
 800dd5a:	e00b      	b.n	800dd74 <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800dd5c:	893b      	ldrh	r3, [r7, #8]
 800dd5e:	0a1b      	lsrs	r3, r3, #8
 800dd60:	b29b      	uxth	r3, r3
 800dd62:	b2da      	uxtb	r2, r3
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800dd6a:	893b      	ldrh	r3, [r7, #8]
 800dd6c:	b2db      	uxtb	r3, r3
 800dd6e:	461a      	mov	r2, r3
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d020      	beq.n	800ddbe <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd80:	4a31      	ldr	r2, [pc, #196]	@ (800de48 <HAL_I2C_Mem_Read_DMA+0x1c0>)
 800dd82:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd88:	4a30      	ldr	r2, [pc, #192]	@ (800de4c <HAL_I2C_Mem_Read_DMA+0x1c4>)
 800dd8a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd90:	2200      	movs	r2, #0
 800dd92:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd98:	2200      	movs	r2, #0
 800dd9a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	3324      	adds	r3, #36	@ 0x24
 800dda6:	4619      	mov	r1, r3
 800dda8:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800ddae:	f7f7 fc37 	bl	8005620 <HAL_DMA_Start_IT>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800ddb6:	7dfb      	ldrb	r3, [r7, #23]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d127      	bne.n	800de0c <HAL_I2C_Mem_Read_DMA+0x184>
 800ddbc:	e013      	b.n	800dde6 <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	2220      	movs	r2, #32
 800ddc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ddd2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	2200      	movs	r2, #0
 800ddde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800dde2:	2301      	movs	r3, #1
 800dde4:	e027      	b.n	800de36 <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800dde6:	88fb      	ldrh	r3, [r7, #6]
 800dde8:	b2da      	uxtb	r2, r3
 800ddea:	8979      	ldrh	r1, [r7, #10]
 800ddec:	4b18      	ldr	r3, [pc, #96]	@ (800de50 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 800ddee:	9300      	str	r3, [sp, #0]
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	68f8      	ldr	r0, [r7, #12]
 800ddf4:	f003 fd6c 	bl	80118d0 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800de00:	2101      	movs	r1, #1
 800de02:	68f8      	ldr	r0, [r7, #12]
 800de04:	f003 fd96 	bl	8011934 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800de08:	2300      	movs	r3, #0
 800de0a:	e014      	b.n	800de36 <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	2220      	movs	r2, #32
 800de10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	2200      	movs	r2, #0
 800de18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de20:	f043 0210 	orr.w	r2, r3, #16
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	2200      	movs	r2, #0
 800de2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800de30:	2301      	movs	r3, #1
 800de32:	e000      	b.n	800de36 <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 800de34:	2302      	movs	r3, #2
  }
}
 800de36:	4618      	mov	r0, r3
 800de38:	3718      	adds	r7, #24
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	ffff0000 	.word	0xffff0000
 800de44:	0800fb8d 	.word	0x0800fb8d
 800de48:	08010f85 	.word	0x08010f85
 800de4c:	08011181 	.word	0x08011181
 800de50:	80002000 	.word	0x80002000

0800de54 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b08a      	sub	sp, #40	@ 0x28
 800de58:	af02      	add	r7, sp, #8
 800de5a:	60f8      	str	r0, [r7, #12]
 800de5c:	607a      	str	r2, [r7, #4]
 800de5e:	603b      	str	r3, [r7, #0]
 800de60:	460b      	mov	r3, r1
 800de62:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800de64:	2300      	movs	r3, #0
 800de66:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 800de68:	2300      	movs	r3, #0
 800de6a:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de72:	b2db      	uxtb	r3, r3
 800de74:	2b20      	cmp	r3, #32
 800de76:	f040 80e9 	bne.w	800e04c <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	699b      	ldr	r3, [r3, #24]
 800de80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800de84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800de88:	d101      	bne.n	800de8e <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800de8a:	2302      	movs	r3, #2
 800de8c:	e0df      	b.n	800e04e <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800de94:	2b01      	cmp	r3, #1
 800de96:	d101      	bne.n	800de9c <HAL_I2C_IsDeviceReady+0x48>
 800de98:	2302      	movs	r3, #2
 800de9a:	e0d8      	b.n	800e04e <HAL_I2C_IsDeviceReady+0x1fa>
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	2201      	movs	r2, #1
 800dea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	2224      	movs	r2, #36	@ 0x24
 800dea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	2200      	movs	r2, #0
 800deb0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	68db      	ldr	r3, [r3, #12]
 800deb6:	2b01      	cmp	r3, #1
 800deb8:	d105      	bne.n	800dec6 <HAL_I2C_IsDeviceReady+0x72>
 800deba:	897b      	ldrh	r3, [r7, #10]
 800debc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800dec0:	4b65      	ldr	r3, [pc, #404]	@ (800e058 <HAL_I2C_IsDeviceReady+0x204>)
 800dec2:	4313      	orrs	r3, r2
 800dec4:	e004      	b.n	800ded0 <HAL_I2C_IsDeviceReady+0x7c>
 800dec6:	897b      	ldrh	r3, [r7, #10]
 800dec8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800decc:	4b63      	ldr	r3, [pc, #396]	@ (800e05c <HAL_I2C_IsDeviceReady+0x208>)
 800dece:	4313      	orrs	r3, r2
 800ded0:	68fa      	ldr	r2, [r7, #12]
 800ded2:	6812      	ldr	r2, [r2, #0]
 800ded4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800ded6:	f7f5 fde1 	bl	8003a9c <HAL_GetTick>
 800deda:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	699b      	ldr	r3, [r3, #24]
 800dee2:	f003 0320 	and.w	r3, r3, #32
 800dee6:	2b20      	cmp	r3, #32
 800dee8:	bf0c      	ite	eq
 800deea:	2301      	moveq	r3, #1
 800deec:	2300      	movne	r3, #0
 800deee:	b2db      	uxtb	r3, r3
 800def0:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	699b      	ldr	r3, [r3, #24]
 800def8:	f003 0310 	and.w	r3, r3, #16
 800defc:	2b10      	cmp	r3, #16
 800defe:	bf0c      	ite	eq
 800df00:	2301      	moveq	r3, #1
 800df02:	2300      	movne	r3, #0
 800df04:	b2db      	uxtb	r3, r3
 800df06:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800df08:	e034      	b.n	800df74 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df10:	d01a      	beq.n	800df48 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800df12:	f7f5 fdc3 	bl	8003a9c <HAL_GetTick>
 800df16:	4602      	mov	r2, r0
 800df18:	69bb      	ldr	r3, [r7, #24]
 800df1a:	1ad3      	subs	r3, r2, r3
 800df1c:	683a      	ldr	r2, [r7, #0]
 800df1e:	429a      	cmp	r2, r3
 800df20:	d302      	bcc.n	800df28 <HAL_I2C_IsDeviceReady+0xd4>
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d10f      	bne.n	800df48 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	2220      	movs	r2, #32
 800df2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df34:	f043 0220 	orr.w	r2, r3, #32
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	2200      	movs	r2, #0
 800df40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800df44:	2301      	movs	r3, #1
 800df46:	e082      	b.n	800e04e <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	699b      	ldr	r3, [r3, #24]
 800df4e:	f003 0320 	and.w	r3, r3, #32
 800df52:	2b20      	cmp	r3, #32
 800df54:	bf0c      	ite	eq
 800df56:	2301      	moveq	r3, #1
 800df58:	2300      	movne	r3, #0
 800df5a:	b2db      	uxtb	r3, r3
 800df5c:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	699b      	ldr	r3, [r3, #24]
 800df64:	f003 0310 	and.w	r3, r3, #16
 800df68:	2b10      	cmp	r3, #16
 800df6a:	bf0c      	ite	eq
 800df6c:	2301      	moveq	r3, #1
 800df6e:	2300      	movne	r3, #0
 800df70:	b2db      	uxtb	r3, r3
 800df72:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800df74:	7fbb      	ldrb	r3, [r7, #30]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d102      	bne.n	800df80 <HAL_I2C_IsDeviceReady+0x12c>
 800df7a:	7f7b      	ldrb	r3, [r7, #29]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d0c4      	beq.n	800df0a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	699b      	ldr	r3, [r3, #24]
 800df86:	f003 0310 	and.w	r3, r3, #16
 800df8a:	2b10      	cmp	r3, #16
 800df8c:	d027      	beq.n	800dfde <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800df8e:	69bb      	ldr	r3, [r7, #24]
 800df90:	9300      	str	r3, [sp, #0]
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	2200      	movs	r2, #0
 800df96:	2120      	movs	r1, #32
 800df98:	68f8      	ldr	r0, [r7, #12]
 800df9a:	f003 fa49 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800df9e:	4603      	mov	r3, r0
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d00e      	beq.n	800dfc2 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfa8:	2b04      	cmp	r3, #4
 800dfaa:	d107      	bne.n	800dfbc <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	2220      	movs	r2, #32
 800dfb2:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	645a      	str	r2, [r3, #68]	@ 0x44
 800dfba:	e026      	b.n	800e00a <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 800dfbc:	2301      	movs	r3, #1
 800dfbe:	77fb      	strb	r3, [r7, #31]
 800dfc0:	e023      	b.n	800e00a <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	2220      	movs	r2, #32
 800dfc8:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	2220      	movs	r2, #32
 800dfce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800dfda:	2300      	movs	r3, #0
 800dfdc:	e037      	b.n	800e04e <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	2210      	movs	r2, #16
 800dfe4:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800dfe6:	69bb      	ldr	r3, [r7, #24]
 800dfe8:	9300      	str	r3, [sp, #0]
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	2200      	movs	r2, #0
 800dfee:	2120      	movs	r1, #32
 800dff0:	68f8      	ldr	r0, [r7, #12]
 800dff2:	f003 fa1d 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 800dff6:	4603      	mov	r3, r0
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d002      	beq.n	800e002 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800dffc:	2301      	movs	r3, #1
 800dffe:	77fb      	strb	r3, [r7, #31]
 800e000:	e003      	b.n	800e00a <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	2220      	movs	r2, #32
 800e008:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800e00a:	697b      	ldr	r3, [r7, #20]
 800e00c:	3301      	adds	r3, #1
 800e00e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800e010:	697b      	ldr	r3, [r7, #20]
 800e012:	687a      	ldr	r2, [r7, #4]
 800e014:	429a      	cmp	r2, r3
 800e016:	d904      	bls.n	800e022 <HAL_I2C_IsDeviceReady+0x1ce>
 800e018:	7ffb      	ldrb	r3, [r7, #31]
 800e01a:	2b01      	cmp	r3, #1
 800e01c:	d101      	bne.n	800e022 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800e01e:	2300      	movs	r3, #0
 800e020:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800e022:	697b      	ldr	r3, [r7, #20]
 800e024:	687a      	ldr	r2, [r7, #4]
 800e026:	429a      	cmp	r2, r3
 800e028:	f63f af43 	bhi.w	800deb2 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	2220      	movs	r2, #32
 800e030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e038:	f043 0220 	orr.w	r2, r3, #32
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	2200      	movs	r2, #0
 800e044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800e048:	2301      	movs	r3, #1
 800e04a:	e000      	b.n	800e04e <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800e04c:	2302      	movs	r3, #2
  }
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3720      	adds	r7, #32
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}
 800e056:	bf00      	nop
 800e058:	02002000 	.word	0x02002000
 800e05c:	02002800 	.word	0x02002800

0800e060 <HAL_I2C_Master_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b08a      	sub	sp, #40	@ 0x28
 800e064:	af02      	add	r7, sp, #8
 800e066:	60f8      	str	r0, [r7, #12]
 800e068:	607a      	str	r2, [r7, #4]
 800e06a:	461a      	mov	r2, r3
 800e06c:	460b      	mov	r3, r1
 800e06e:	817b      	strh	r3, [r7, #10]
 800e070:	4613      	mov	r3, r2
 800e072:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 800e074:	4b57      	ldr	r3, [pc, #348]	@ (800e1d4 <HAL_I2C_Master_Seq_Transmit_IT+0x174>)
 800e076:	61bb      	str	r3, [r7, #24]
  uint32_t sizetoxfer = 0U;
 800e078:	2300      	movs	r3, #0
 800e07a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e082:	b2db      	uxtb	r3, r3
 800e084:	2b20      	cmp	r3, #32
 800e086:	f040 809f 	bne.w	800e1c8 <HAL_I2C_Master_Seq_Transmit_IT+0x168>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e090:	2b01      	cmp	r3, #1
 800e092:	d101      	bne.n	800e098 <HAL_I2C_Master_Seq_Transmit_IT+0x38>
 800e094:	2302      	movs	r3, #2
 800e096:	e098      	b.n	800e1ca <HAL_I2C_Master_Seq_Transmit_IT+0x16a>
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	2201      	movs	r2, #1
 800e09c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	2221      	movs	r2, #33	@ 0x21
 800e0a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	2210      	movs	r2, #16
 800e0ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	687a      	ldr	r2, [r7, #4]
 800e0ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	893a      	ldrh	r2, [r7, #8]
 800e0c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = XferOptions;
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e0c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	4a43      	ldr	r2, [pc, #268]	@ (800e1d8 <HAL_I2C_Master_Seq_Transmit_IT+0x178>)
 800e0cc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e0d2:	b29b      	uxth	r3, r3
 800e0d4:	2bff      	cmp	r3, #255	@ 0xff
 800e0d6:	d906      	bls.n	800e0e6 <HAL_I2C_Master_Seq_Transmit_IT+0x86>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	22ff      	movs	r2, #255	@ 0xff
 800e0dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800e0de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e0e2:	61fb      	str	r3, [r7, #28]
 800e0e4:	e007      	b.n	800e0f6 <HAL_I2C_Master_Seq_Transmit_IT+0x96>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e0ea:	b29a      	uxth	r2, r3
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = hi2c->XferOptions;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0f4:	61fb      	str	r3, [r7, #28]
    }

    if ((hi2c->XferSize > 0U) && ((XferOptions == I2C_FIRST_FRAME) || \
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d021      	beq.n	800e142 <HAL_I2C_Master_Seq_Transmit_IT+0xe2>
 800e0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e100:	2b00      	cmp	r3, #0
 800e102:	d003      	beq.n	800e10c <HAL_I2C_Master_Seq_Transmit_IT+0xac>
 800e104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e106:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e10a:	d11a      	bne.n	800e142 <HAL_I2C_Master_Seq_Transmit_IT+0xe2>
                                  (XferOptions == I2C_FIRST_AND_LAST_FRAME)))
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e110:	781a      	ldrb	r2, [r3, #0]
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e11c:	1c5a      	adds	r2, r3, #1
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e126:	617b      	str	r3, [r7, #20]
      hi2c->XferCount--;
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e12c:	b29b      	uxth	r3, r3
 800e12e:	3b01      	subs	r3, #1
 800e130:	b29a      	uxth	r2, r3
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e13a:	3b01      	subs	r3, #1
 800e13c:	b29a      	uxth	r2, r3
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e146:	2b11      	cmp	r3, #17
 800e148:	d10e      	bne.n	800e168 <HAL_I2C_Master_Seq_Transmit_IT+0x108>
        (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 800e14a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e14c:	2baa      	cmp	r3, #170	@ 0xaa
 800e14e:	d003      	beq.n	800e158 <HAL_I2C_Master_Seq_Transmit_IT+0xf8>
 800e150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e152:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 800e156:	d101      	bne.n	800e15c <HAL_I2C_Master_Seq_Transmit_IT+0xfc>
 800e158:	2301      	movs	r3, #1
 800e15a:	e000      	b.n	800e15e <HAL_I2C_Master_Seq_Transmit_IT+0xfe>
 800e15c:	2300      	movs	r3, #0
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d102      	bne.n	800e168 <HAL_I2C_Master_Seq_Transmit_IT+0x108>
    {
      xferrequest = I2C_NO_STARTSTOP;
 800e162:	2300      	movs	r3, #0
 800e164:	61bb      	str	r3, [r7, #24]
 800e166:	e00a      	b.n	800e17e <HAL_I2C_Master_Seq_Transmit_IT+0x11e>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800e168:	68f8      	ldr	r0, [r7, #12]
 800e16a:	f003 fcc5 	bl	8011af8 <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e172:	b29b      	uxth	r3, r3
 800e174:	2bff      	cmp	r3, #255	@ 0xff
 800e176:	d802      	bhi.n	800e17e <HAL_I2C_Master_Seq_Transmit_IT+0x11e>
      {
        xfermode = hi2c->XferOptions;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e17c:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Send Slave Address and set NBYTES to write */
    if ((XferOptions == I2C_FIRST_FRAME) || (XferOptions == I2C_FIRST_AND_LAST_FRAME))
 800e17e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e180:	2b00      	cmp	r3, #0
 800e182:	d003      	beq.n	800e18c <HAL_I2C_Master_Seq_Transmit_IT+0x12c>
 800e184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e186:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e18a:	d109      	bne.n	800e1a0 <HAL_I2C_Master_Seq_Transmit_IT+0x140>
    {
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, xfermode, xferrequest);
 800e18c:	697b      	ldr	r3, [r7, #20]
 800e18e:	b2da      	uxtb	r2, r3
 800e190:	8979      	ldrh	r1, [r7, #10]
 800e192:	69bb      	ldr	r3, [r7, #24]
 800e194:	9300      	str	r3, [sp, #0]
 800e196:	69fb      	ldr	r3, [r7, #28]
 800e198:	68f8      	ldr	r0, [r7, #12]
 800e19a:	f003 fb99 	bl	80118d0 <I2C_TransferConfig>
 800e19e:	e009      	b.n	800e1b4 <HAL_I2C_Master_Seq_Transmit_IT+0x154>
    }
    else
    {
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e1a4:	b2da      	uxtb	r2, r3
 800e1a6:	8979      	ldrh	r1, [r7, #10]
 800e1a8:	69bb      	ldr	r3, [r7, #24]
 800e1aa:	9300      	str	r3, [sp, #0]
 800e1ac:	69fb      	ldr	r3, [r7, #28]
 800e1ae:	68f8      	ldr	r0, [r7, #12]
 800e1b0:	f003 fb8e 	bl	80118d0 <I2C_TransferConfig>
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
              process unlock */
    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
       I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800e1bc:	2101      	movs	r1, #1
 800e1be:	68f8      	ldr	r0, [r7, #12]
 800e1c0:	f003 fbb8 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	e000      	b.n	800e1ca <HAL_I2C_Master_Seq_Transmit_IT+0x16a>
  }
  else
  {
    return HAL_BUSY;
 800e1c8:	2302      	movs	r3, #2
  }
}
 800e1ca:	4618      	mov	r0, r3
 800e1cc:	3720      	adds	r7, #32
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bd80      	pop	{r7, pc}
 800e1d2:	bf00      	nop
 800e1d4:	80002000 	.word	0x80002000
 800e1d8:	0800f2cf 	.word	0x0800f2cf

0800e1dc <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                  uint16_t Size, uint32_t XferOptions)
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b08a      	sub	sp, #40	@ 0x28
 800e1e0:	af02      	add	r7, sp, #8
 800e1e2:	60f8      	str	r0, [r7, #12]
 800e1e4:	607a      	str	r2, [r7, #4]
 800e1e6:	461a      	mov	r2, r3
 800e1e8:	460b      	mov	r3, r1
 800e1ea:	817b      	strh	r3, [r7, #10]
 800e1ec:	4613      	mov	r3, r2
 800e1ee:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 800e1f0:	4b90      	ldr	r3, [pc, #576]	@ (800e434 <HAL_I2C_Master_Seq_Transmit_DMA+0x258>)
 800e1f2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e1fe:	b2db      	uxtb	r3, r3
 800e200:	2b20      	cmp	r3, #32
 800e202:	f040 8135 	bne.w	800e470 <HAL_I2C_Master_Seq_Transmit_DMA+0x294>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e20c:	2b01      	cmp	r3, #1
 800e20e:	d101      	bne.n	800e214 <HAL_I2C_Master_Seq_Transmit_DMA+0x38>
 800e210:	2302      	movs	r3, #2
 800e212:	e12e      	b.n	800e472 <HAL_I2C_Master_Seq_Transmit_DMA+0x296>
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	2201      	movs	r2, #1
 800e218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	2221      	movs	r2, #33	@ 0x21
 800e220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	2210      	movs	r2, #16
 800e228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	2200      	movs	r2, #0
 800e230:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	893a      	ldrh	r2, [r7, #8]
 800e23c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = XferOptions;
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e242:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	4a7c      	ldr	r2, [pc, #496]	@ (800e438 <HAL_I2C_Master_Seq_Transmit_DMA+0x25c>)
 800e248:	635a      	str	r2, [r3, #52]	@ 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e24e:	b29b      	uxth	r3, r3
 800e250:	2bff      	cmp	r3, #255	@ 0xff
 800e252:	d906      	bls.n	800e262 <HAL_I2C_Master_Seq_Transmit_DMA+0x86>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	22ff      	movs	r2, #255	@ 0xff
 800e258:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800e25a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e25e:	61fb      	str	r3, [r7, #28]
 800e260:	e007      	b.n	800e272 <HAL_I2C_Master_Seq_Transmit_DMA+0x96>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e266:	b29a      	uxth	r2, r3
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = hi2c->XferOptions;
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e270:	61fb      	str	r3, [r7, #28]
    }

    if ((hi2c->XferSize > 0U) && ((XferOptions == I2C_FIRST_FRAME) || \
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e276:	2b00      	cmp	r3, #0
 800e278:	d021      	beq.n	800e2be <HAL_I2C_Master_Seq_Transmit_DMA+0xe2>
 800e27a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d003      	beq.n	800e288 <HAL_I2C_Master_Seq_Transmit_DMA+0xac>
 800e280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e282:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e286:	d11a      	bne.n	800e2be <HAL_I2C_Master_Seq_Transmit_DMA+0xe2>
                                  (XferOptions == I2C_FIRST_AND_LAST_FRAME)))
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e28c:	781a      	ldrb	r2, [r3, #0]
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e298:	1c5a      	adds	r2, r3, #1
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e2a2:	617b      	str	r3, [r7, #20]
      hi2c->XferCount--;
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e2a8:	b29b      	uxth	r3, r3
 800e2aa:	3b01      	subs	r3, #1
 800e2ac:	b29a      	uxth	r2, r3
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e2b6:	3b01      	subs	r3, #1
 800e2b8:	b29a      	uxth	r2, r3
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2c2:	2b11      	cmp	r3, #17
 800e2c4:	d10e      	bne.n	800e2e4 <HAL_I2C_Master_Seq_Transmit_DMA+0x108>
        (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 800e2c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2c8:	2baa      	cmp	r3, #170	@ 0xaa
 800e2ca:	d003      	beq.n	800e2d4 <HAL_I2C_Master_Seq_Transmit_DMA+0xf8>
 800e2cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2ce:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 800e2d2:	d101      	bne.n	800e2d8 <HAL_I2C_Master_Seq_Transmit_DMA+0xfc>
 800e2d4:	2301      	movs	r3, #1
 800e2d6:	e000      	b.n	800e2da <HAL_I2C_Master_Seq_Transmit_DMA+0xfe>
 800e2d8:	2300      	movs	r3, #0
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && \
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d102      	bne.n	800e2e4 <HAL_I2C_Master_Seq_Transmit_DMA+0x108>
    {
      xferrequest = I2C_NO_STARTSTOP;
 800e2de:	2300      	movs	r3, #0
 800e2e0:	61bb      	str	r3, [r7, #24]
 800e2e2:	e00a      	b.n	800e2fa <HAL_I2C_Master_Seq_Transmit_DMA+0x11e>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800e2e4:	68f8      	ldr	r0, [r7, #12]
 800e2e6:	f003 fc07 	bl	8011af8 <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e2ee:	b29b      	uxth	r3, r3
 800e2f0:	2bff      	cmp	r3, #255	@ 0xff
 800e2f2:	d802      	bhi.n	800e2fa <HAL_I2C_Master_Seq_Transmit_DMA+0x11e>
      {
        xfermode = hi2c->XferOptions;
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2f8:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	f000 8084 	beq.w	800e40c <HAL_I2C_Master_Seq_Transmit_DMA+0x230>
    {
      if (hi2c->hdmatx != NULL)
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d022      	beq.n	800e352 <HAL_I2C_Master_Seq_Transmit_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e310:	4a4a      	ldr	r2, [pc, #296]	@ (800e43c <HAL_I2C_Master_Seq_Transmit_DMA+0x260>)
 800e312:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e318:	4a49      	ldr	r2, [pc, #292]	@ (800e440 <HAL_I2C_Master_Seq_Transmit_DMA+0x264>)
 800e31a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e320:	2200      	movs	r2, #0
 800e322:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e328:	2200      	movs	r2, #0
 800e32a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e334:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800e33c:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800e342:	f7f7 f96d 	bl	8005620 <HAL_DMA_Start_IT>
 800e346:	4603      	mov	r3, r0
 800e348:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800e34a:	7cfb      	ldrb	r3, [r7, #19]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d149      	bne.n	800e3e4 <HAL_I2C_Master_Seq_Transmit_DMA+0x208>
 800e350:	e013      	b.n	800e37a <HAL_I2C_Master_Seq_Transmit_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	2220      	movs	r2, #32
 800e356:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	2200      	movs	r2, #0
 800e35e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e366:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	2200      	movs	r2, #0
 800e372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800e376:	2301      	movs	r3, #1
 800e378:	e07b      	b.n	800e472 <HAL_I2C_Master_Seq_Transmit_DMA+0x296>
      {
        /* Send Slave Address and set NBYTES to write */
        if ((XferOptions == I2C_FIRST_FRAME) || (XferOptions == I2C_FIRST_AND_LAST_FRAME))
 800e37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d003      	beq.n	800e388 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ac>
 800e380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e382:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e386:	d109      	bne.n	800e39c <HAL_I2C_Master_Seq_Transmit_DMA+0x1c0>
        {
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, xfermode, xferrequest);
 800e388:	697b      	ldr	r3, [r7, #20]
 800e38a:	b2da      	uxtb	r2, r3
 800e38c:	8979      	ldrh	r1, [r7, #10]
 800e38e:	69bb      	ldr	r3, [r7, #24]
 800e390:	9300      	str	r3, [sp, #0]
 800e392:	69fb      	ldr	r3, [r7, #28]
 800e394:	68f8      	ldr	r0, [r7, #12]
 800e396:	f003 fa9b 	bl	80118d0 <I2C_TransferConfig>
 800e39a:	e009      	b.n	800e3b0 <HAL_I2C_Master_Seq_Transmit_DMA+0x1d4>
        }
        else
        {
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e3a0:	b2da      	uxtb	r2, r3
 800e3a2:	8979      	ldrh	r1, [r7, #10]
 800e3a4:	69bb      	ldr	r3, [r7, #24]
 800e3a6:	9300      	str	r3, [sp, #0]
 800e3a8:	69fb      	ldr	r3, [r7, #28]
 800e3aa:	68f8      	ldr	r0, [r7, #12]
 800e3ac:	f003 fa90 	bl	80118d0 <I2C_TransferConfig>
        }

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e3b4:	b29a      	uxth	r2, r3
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e3ba:	1ad3      	subs	r3, r2, r3
 800e3bc:	b29a      	uxth	r2, r3
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800e3ca:	2110      	movs	r1, #16
 800e3cc:	68f8      	ldr	r0, [r7, #12]
 800e3ce:	f003 fab1 	bl	8011934 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	681a      	ldr	r2, [r3, #0]
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e3e0:	601a      	str	r2, [r3, #0]
 800e3e2:	e043      	b.n	800e46c <HAL_I2C_Master_Seq_Transmit_DMA+0x290>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	2220      	movs	r2, #32
 800e3e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3f8:	f043 0210 	orr.w	r2, r3, #16
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	2200      	movs	r2, #0
 800e404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800e408:	2301      	movs	r3, #1
 800e40a:	e032      	b.n	800e472 <HAL_I2C_Master_Seq_Transmit_DMA+0x296>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	4a0d      	ldr	r2, [pc, #52]	@ (800e444 <HAL_I2C_Master_Seq_Transmit_DMA+0x268>)
 800e410:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      if ((XferOptions == I2C_FIRST_FRAME) || (XferOptions == I2C_FIRST_AND_LAST_FRAME))
 800e412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e414:	2b00      	cmp	r3, #0
 800e416:	d003      	beq.n	800e420 <HAL_I2C_Master_Seq_Transmit_DMA+0x244>
 800e418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e41a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e41e:	d113      	bne.n	800e448 <HAL_I2C_Master_Seq_Transmit_DMA+0x26c>
      {
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, xfermode, xferrequest);
 800e420:	697b      	ldr	r3, [r7, #20]
 800e422:	b2da      	uxtb	r2, r3
 800e424:	8979      	ldrh	r1, [r7, #10]
 800e426:	69bb      	ldr	r3, [r7, #24]
 800e428:	9300      	str	r3, [sp, #0]
 800e42a:	69fb      	ldr	r3, [r7, #28]
 800e42c:	68f8      	ldr	r0, [r7, #12]
 800e42e:	f003 fa4f 	bl	80118d0 <I2C_TransferConfig>
 800e432:	e013      	b.n	800e45c <HAL_I2C_Master_Seq_Transmit_DMA+0x280>
 800e434:	80002000 	.word	0x80002000
 800e438:	0800f9a5 	.word	0x0800f9a5
 800e43c:	08010eaf 	.word	0x08010eaf
 800e440:	08011181 	.word	0x08011181
 800e444:	0800f2cf 	.word	0x0800f2cf
      }
      else
      {
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e44c:	b2da      	uxtb	r2, r3
 800e44e:	8979      	ldrh	r1, [r7, #10]
 800e450:	69bb      	ldr	r3, [r7, #24]
 800e452:	9300      	str	r3, [sp, #0]
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	68f8      	ldr	r0, [r7, #12]
 800e458:	f003 fa3a 	bl	80118d0 <I2C_TransferConfig>
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	2200      	movs	r2, #0
 800e460:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800e464:	2101      	movs	r1, #1
 800e466:	68f8      	ldr	r0, [r7, #12]
 800e468:	f003 fa64 	bl	8011934 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800e46c:	2300      	movs	r3, #0
 800e46e:	e000      	b.n	800e472 <HAL_I2C_Master_Seq_Transmit_DMA+0x296>
  }
  else
  {
    return HAL_BUSY;
 800e470:	2302      	movs	r3, #2
  }
}
 800e472:	4618      	mov	r0, r3
 800e474:	3720      	adds	r7, #32
 800e476:	46bd      	mov	sp, r7
 800e478:	bd80      	pop	{r7, pc}
 800e47a:	bf00      	nop

0800e47c <HAL_I2C_Master_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                uint16_t Size, uint32_t XferOptions)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b088      	sub	sp, #32
 800e480:	af02      	add	r7, sp, #8
 800e482:	60f8      	str	r0, [r7, #12]
 800e484:	607a      	str	r2, [r7, #4]
 800e486:	461a      	mov	r2, r3
 800e488:	460b      	mov	r3, r1
 800e48a:	817b      	strh	r3, [r7, #10]
 800e48c:	4613      	mov	r3, r2
 800e48e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 800e490:	4b3a      	ldr	r3, [pc, #232]	@ (800e57c <HAL_I2C_Master_Seq_Receive_IT+0x100>)
 800e492:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e49a:	b2db      	uxtb	r3, r3
 800e49c:	2b20      	cmp	r3, #32
 800e49e:	d167      	bne.n	800e570 <HAL_I2C_Master_Seq_Receive_IT+0xf4>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e4a6:	2b01      	cmp	r3, #1
 800e4a8:	d101      	bne.n	800e4ae <HAL_I2C_Master_Seq_Receive_IT+0x32>
 800e4aa:	2302      	movs	r3, #2
 800e4ac:	e061      	b.n	800e572 <HAL_I2C_Master_Seq_Receive_IT+0xf6>
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	2201      	movs	r2, #1
 800e4b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2222      	movs	r2, #34	@ 0x22
 800e4ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2210      	movs	r2, #16
 800e4c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	687a      	ldr	r2, [r7, #4]
 800e4d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	893a      	ldrh	r2, [r7, #8]
 800e4d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = XferOptions;
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	6a3a      	ldr	r2, [r7, #32]
 800e4dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	4a27      	ldr	r2, [pc, #156]	@ (800e580 <HAL_I2C_Master_Seq_Receive_IT+0x104>)
 800e4e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e4e8:	b29b      	uxth	r3, r3
 800e4ea:	2bff      	cmp	r3, #255	@ 0xff
 800e4ec:	d906      	bls.n	800e4fc <HAL_I2C_Master_Seq_Receive_IT+0x80>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	22ff      	movs	r2, #255	@ 0xff
 800e4f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800e4f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e4f8:	617b      	str	r3, [r7, #20]
 800e4fa:	e007      	b.n	800e50c <HAL_I2C_Master_Seq_Receive_IT+0x90>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e500:	b29a      	uxth	r2, r3
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = hi2c->XferOptions;
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e50a:	617b      	str	r3, [r7, #20]
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e510:	2b12      	cmp	r3, #18
 800e512:	d10e      	bne.n	800e532 <HAL_I2C_Master_Seq_Receive_IT+0xb6>
        (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 800e514:	6a3b      	ldr	r3, [r7, #32]
 800e516:	2baa      	cmp	r3, #170	@ 0xaa
 800e518:	d003      	beq.n	800e522 <HAL_I2C_Master_Seq_Receive_IT+0xa6>
 800e51a:	6a3b      	ldr	r3, [r7, #32]
 800e51c:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 800e520:	d101      	bne.n	800e526 <HAL_I2C_Master_Seq_Receive_IT+0xaa>
 800e522:	2301      	movs	r3, #1
 800e524:	e000      	b.n	800e528 <HAL_I2C_Master_Seq_Receive_IT+0xac>
 800e526:	2300      	movs	r3, #0
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d102      	bne.n	800e532 <HAL_I2C_Master_Seq_Receive_IT+0xb6>
    {
      xferrequest = I2C_NO_STARTSTOP;
 800e52c:	2300      	movs	r3, #0
 800e52e:	613b      	str	r3, [r7, #16]
 800e530:	e00a      	b.n	800e548 <HAL_I2C_Master_Seq_Receive_IT+0xcc>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800e532:	68f8      	ldr	r0, [r7, #12]
 800e534:	f003 fae0 	bl	8011af8 <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e53c:	b29b      	uxth	r3, r3
 800e53e:	2bff      	cmp	r3, #255	@ 0xff
 800e540:	d802      	bhi.n	800e548 <HAL_I2C_Master_Seq_Receive_IT+0xcc>
      {
        xfermode = hi2c->XferOptions;
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e546:	617b      	str	r3, [r7, #20]
      }
    }

    /* Send Slave Address and set NBYTES to read */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e54c:	b2da      	uxtb	r2, r3
 800e54e:	8979      	ldrh	r1, [r7, #10]
 800e550:	693b      	ldr	r3, [r7, #16]
 800e552:	9300      	str	r3, [sp, #0]
 800e554:	697b      	ldr	r3, [r7, #20]
 800e556:	68f8      	ldr	r0, [r7, #12]
 800e558:	f003 f9ba 	bl	80118d0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	2200      	movs	r2, #0
 800e560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800e564:	2102      	movs	r1, #2
 800e566:	68f8      	ldr	r0, [r7, #12]
 800e568:	f003 f9e4 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800e56c:	2300      	movs	r3, #0
 800e56e:	e000      	b.n	800e572 <HAL_I2C_Master_Seq_Receive_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 800e570:	2302      	movs	r3, #2
  }
}
 800e572:	4618      	mov	r0, r3
 800e574:	3718      	adds	r7, #24
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}
 800e57a:	bf00      	nop
 800e57c:	80002400 	.word	0x80002400
 800e580:	0800f2cf 	.word	0x0800f2cf

0800e584 <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 800e584:	b580      	push	{r7, lr}
 800e586:	b08a      	sub	sp, #40	@ 0x28
 800e588:	af02      	add	r7, sp, #8
 800e58a:	60f8      	str	r0, [r7, #12]
 800e58c:	607a      	str	r2, [r7, #4]
 800e58e:	461a      	mov	r2, r3
 800e590:	460b      	mov	r3, r1
 800e592:	817b      	strh	r3, [r7, #10]
 800e594:	4613      	mov	r3, r2
 800e596:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 800e598:	4b77      	ldr	r3, [pc, #476]	@ (800e778 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 800e59a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e5a2:	b2db      	uxtb	r3, r3
 800e5a4:	2b20      	cmp	r3, #32
 800e5a6:	f040 80e1 	bne.w	800e76c <HAL_I2C_Master_Seq_Receive_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e5b0:	2b01      	cmp	r3, #1
 800e5b2:	d101      	bne.n	800e5b8 <HAL_I2C_Master_Seq_Receive_DMA+0x34>
 800e5b4:	2302      	movs	r3, #2
 800e5b6:	e0da      	b.n	800e76e <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	2201      	movs	r2, #1
 800e5bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	2222      	movs	r2, #34	@ 0x22
 800e5c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	2210      	movs	r2, #16
 800e5cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	687a      	ldr	r2, [r7, #4]
 800e5da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	893a      	ldrh	r2, [r7, #8]
 800e5e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = XferOptions;
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e5e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	4a64      	ldr	r2, [pc, #400]	@ (800e77c <HAL_I2C_Master_Seq_Receive_DMA+0x1f8>)
 800e5ec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e5f2:	b29b      	uxth	r3, r3
 800e5f4:	2bff      	cmp	r3, #255	@ 0xff
 800e5f6:	d906      	bls.n	800e606 <HAL_I2C_Master_Seq_Receive_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	22ff      	movs	r2, #255	@ 0xff
 800e5fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800e5fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e602:	61fb      	str	r3, [r7, #28]
 800e604:	e007      	b.n	800e616 <HAL_I2C_Master_Seq_Receive_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e60a:	b29a      	uxth	r2, r3
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = hi2c->XferOptions;
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e614:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e61a:	2b12      	cmp	r3, #18
 800e61c:	d10e      	bne.n	800e63c <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
        (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 800e61e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e620:	2baa      	cmp	r3, #170	@ 0xaa
 800e622:	d003      	beq.n	800e62c <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 800e624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e626:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 800e62a:	d101      	bne.n	800e630 <HAL_I2C_Master_Seq_Receive_DMA+0xac>
 800e62c:	2301      	movs	r3, #1
 800e62e:	e000      	b.n	800e632 <HAL_I2C_Master_Seq_Receive_DMA+0xae>
 800e630:	2300      	movs	r3, #0
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && \
 800e632:	2b00      	cmp	r3, #0
 800e634:	d102      	bne.n	800e63c <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 800e636:	2300      	movs	r3, #0
 800e638:	61bb      	str	r3, [r7, #24]
 800e63a:	e00a      	b.n	800e652 <HAL_I2C_Master_Seq_Receive_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800e63c:	68f8      	ldr	r0, [r7, #12]
 800e63e:	f003 fa5b 	bl	8011af8 <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e646:	b29b      	uxth	r3, r3
 800e648:	2bff      	cmp	r3, #255	@ 0xff
 800e64a:	d802      	bhi.n	800e652 <HAL_I2C_Master_Seq_Receive_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e650:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e656:	2b00      	cmp	r3, #0
 800e658:	d070      	beq.n	800e73c <HAL_I2C_Master_Seq_Receive_DMA+0x1b8>
    {
      if (hi2c->hdmarx != NULL)
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d020      	beq.n	800e6a4 <HAL_I2C_Master_Seq_Receive_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e666:	4a46      	ldr	r2, [pc, #280]	@ (800e780 <HAL_I2C_Master_Seq_Receive_DMA+0x1fc>)
 800e668:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e66e:	4a45      	ldr	r2, [pc, #276]	@ (800e784 <HAL_I2C_Master_Seq_Receive_DMA+0x200>)
 800e670:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e676:	2200      	movs	r2, #0
 800e678:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e67e:	2200      	movs	r2, #0
 800e680:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	3324      	adds	r3, #36	@ 0x24
 800e68c:	4619      	mov	r1, r3
 800e68e:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800e694:	f7f6 ffc4 	bl	8005620 <HAL_DMA_Start_IT>
 800e698:	4603      	mov	r3, r0
 800e69a:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800e69c:	7dfb      	ldrb	r3, [r7, #23]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d138      	bne.n	800e714 <HAL_I2C_Master_Seq_Receive_DMA+0x190>
 800e6a2:	e013      	b.n	800e6cc <HAL_I2C_Master_Seq_Receive_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	2220      	movs	r2, #32
 800e6a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e6b8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800e6c8:	2301      	movs	r3, #1
 800e6ca:	e050      	b.n	800e76e <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to read */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e6d0:	b2da      	uxtb	r2, r3
 800e6d2:	8979      	ldrh	r1, [r7, #10]
 800e6d4:	69bb      	ldr	r3, [r7, #24]
 800e6d6:	9300      	str	r3, [sp, #0]
 800e6d8:	69fb      	ldr	r3, [r7, #28]
 800e6da:	68f8      	ldr	r0, [r7, #12]
 800e6dc:	f003 f8f8 	bl	80118d0 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e6e4:	b29a      	uxth	r2, r3
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e6ea:	1ad3      	subs	r3, r2, r3
 800e6ec:	b29a      	uxth	r2, r3
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800e6fa:	2110      	movs	r1, #16
 800e6fc:	68f8      	ldr	r0, [r7, #12]
 800e6fe:	f003 f919 	bl	8011934 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	681a      	ldr	r2, [r3, #0]
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e710:	601a      	str	r2, [r3, #0]
 800e712:	e029      	b.n	800e768 <HAL_I2C_Master_Seq_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	2220      	movs	r2, #32
 800e718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	2200      	movs	r2, #0
 800e720:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e728:	f043 0210 	orr.w	r2, r3, #16
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	2200      	movs	r2, #0
 800e734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800e738:	2301      	movs	r3, #1
 800e73a:	e018      	b.n	800e76e <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	4a12      	ldr	r2, [pc, #72]	@ (800e788 <HAL_I2C_Master_Seq_Receive_DMA+0x204>)
 800e740:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e746:	b2da      	uxtb	r2, r3
 800e748:	8979      	ldrh	r1, [r7, #10]
 800e74a:	4b0b      	ldr	r3, [pc, #44]	@ (800e778 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 800e74c:	9300      	str	r3, [sp, #0]
 800e74e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e752:	68f8      	ldr	r0, [r7, #12]
 800e754:	f003 f8bc 	bl	80118d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	2200      	movs	r2, #0
 800e75c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800e760:	2102      	movs	r1, #2
 800e762:	68f8      	ldr	r0, [r7, #12]
 800e764:	f003 f8e6 	bl	8011934 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800e768:	2300      	movs	r3, #0
 800e76a:	e000      	b.n	800e76e <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800e76c:	2302      	movs	r3, #2
  }
}
 800e76e:	4618      	mov	r0, r3
 800e770:	3720      	adds	r7, #32
 800e772:	46bd      	mov	sp, r7
 800e774:	bd80      	pop	{r7, pc}
 800e776:	bf00      	nop
 800e778:	80002400 	.word	0x80002400
 800e77c:	0800f9a5 	.word	0x0800f9a5
 800e780:	08010f85 	.word	0x08010f85
 800e784:	08011181 	.word	0x08011181
 800e788:	0800f2cf 	.word	0x0800f2cf

0800e78c <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b086      	sub	sp, #24
 800e790:	af00      	add	r7, sp, #0
 800e792:	60f8      	str	r0, [r7, #12]
 800e794:	60b9      	str	r1, [r7, #8]
 800e796:	603b      	str	r3, [r7, #0]
 800e798:	4613      	mov	r3, r2
 800e79a:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e7a2:	b2db      	uxtb	r3, r3
 800e7a4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800e7a8:	2b28      	cmp	r3, #40	@ 0x28
 800e7aa:	f040 8098 	bne.w	800e8de <HAL_I2C_Slave_Seq_Transmit_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 800e7ae:	68bb      	ldr	r3, [r7, #8]
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d002      	beq.n	800e7ba <HAL_I2C_Slave_Seq_Transmit_IT+0x2e>
 800e7b4:	88fb      	ldrh	r3, [r7, #6]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d105      	bne.n	800e7c6 <HAL_I2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e7c0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	e08c      	b.n	800e8e0 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800e7c6:	f248 0101 	movw	r1, #32769	@ 0x8001
 800e7ca:	68f8      	ldr	r0, [r7, #12]
 800e7cc:	f003 f936 	bl	8011a3c <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e7d6:	2b01      	cmp	r3, #1
 800e7d8:	d101      	bne.n	800e7de <HAL_I2C_Slave_Seq_Transmit_IT+0x52>
 800e7da:	2302      	movs	r3, #2
 800e7dc:	e080      	b.n	800e8e0 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	2201      	movs	r2, #1
 800e7e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e7ec:	b2db      	uxtb	r3, r3
 800e7ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7f0:	d12a      	bne.n	800e848 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800e7f2:	2102      	movs	r1, #2
 800e7f4:	68f8      	ldr	r0, [r7, #12]
 800e7f6:	f003 f921 	bl	8011a3c <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e804:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e808:	d11e      	bne.n	800e848 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	681a      	ldr	r2, [r3, #0]
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e818:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d012      	beq.n	800e848 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e826:	4a30      	ldr	r2, [pc, #192]	@ (800e8e8 <HAL_I2C_Slave_Seq_Transmit_IT+0x15c>)
 800e828:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e82e:	4618      	mov	r0, r3
 800e830:	f7f7 fc7e 	bl	8006130 <HAL_DMA_Abort_IT>
 800e834:	4603      	mov	r3, r0
 800e836:	2b00      	cmp	r3, #0
 800e838:	d006      	beq.n	800e848 <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e83e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e840:	68fa      	ldr	r2, [r7, #12]
 800e842:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e844:	4610      	mov	r0, r2
 800e846:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	2229      	movs	r2, #41	@ 0x29
 800e84c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	2220      	movs	r2, #32
 800e854:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	2200      	movs	r2, #0
 800e85c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	685a      	ldr	r2, [r3, #4]
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e86c:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	68ba      	ldr	r2, [r7, #8]
 800e872:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	88fa      	ldrh	r2, [r7, #6]
 800e878:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e87e:	b29a      	uxth	r2, r3
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	683a      	ldr	r2, [r7, #0]
 800e888:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	4a17      	ldr	r2, [pc, #92]	@ (800e8ec <HAL_I2C_Slave_Seq_Transmit_IT+0x160>)
 800e88e:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	699b      	ldr	r3, [r3, #24]
 800e896:	f003 0308 	and.w	r3, r3, #8
 800e89a:	2b08      	cmp	r3, #8
 800e89c:	bf0c      	ite	eq
 800e89e:	2301      	moveq	r3, #1
 800e8a0:	2300      	movne	r3, #0
 800e8a2:	b2db      	uxtb	r3, r3
 800e8a4:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	699b      	ldr	r3, [r3, #24]
 800e8ac:	0c1b      	lsrs	r3, r3, #16
 800e8ae:	b2db      	uxtb	r3, r3
 800e8b0:	f003 0301 	and.w	r3, r3, #1
 800e8b4:	b2db      	uxtb	r3, r3
 800e8b6:	2b01      	cmp	r3, #1
 800e8b8:	d106      	bne.n	800e8c8 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
 800e8ba:	7dfb      	ldrb	r3, [r7, #23]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d003      	beq.n	800e8c8 <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	2208      	movs	r2, #8
 800e8c6:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 800e8d0:	f248 0101 	movw	r1, #32769	@ 0x8001
 800e8d4:	68f8      	ldr	r0, [r7, #12]
 800e8d6:	f003 f82d 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800e8da:	2300      	movs	r3, #0
 800e8dc:	e000      	b.n	800e8e0 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 800e8de:	2301      	movs	r3, #1
  }
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	3718      	adds	r7, #24
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}
 800e8e8:	080113f5 	.word	0x080113f5
 800e8ec:	0800f79d 	.word	0x0800f79d

0800e8f0 <HAL_I2C_Slave_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                 uint32_t XferOptions)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b086      	sub	sp, #24
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	60f8      	str	r0, [r7, #12]
 800e8f8:	60b9      	str	r1, [r7, #8]
 800e8fa:	603b      	str	r3, [r7, #0]
 800e8fc:	4613      	mov	r3, r2
 800e8fe:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e906:	b2db      	uxtb	r3, r3
 800e908:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800e90c:	2b28      	cmp	r3, #40	@ 0x28
 800e90e:	f040 8128 	bne.w	800eb62 <HAL_I2C_Slave_Seq_Transmit_DMA+0x272>
  {
    if ((pData == NULL) || (Size == 0U))
 800e912:	68bb      	ldr	r3, [r7, #8]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d002      	beq.n	800e91e <HAL_I2C_Slave_Seq_Transmit_DMA+0x2e>
 800e918:	88fb      	ldrh	r3, [r7, #6]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d105      	bne.n	800e92a <HAL_I2C_Slave_Seq_Transmit_DMA+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e924:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800e926:	2301      	movs	r3, #1
 800e928:	e11c      	b.n	800eb64 <HAL_I2C_Slave_Seq_Transmit_DMA+0x274>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e930:	2b01      	cmp	r3, #1
 800e932:	d101      	bne.n	800e938 <HAL_I2C_Slave_Seq_Transmit_DMA+0x48>
 800e934:	2302      	movs	r3, #2
 800e936:	e115      	b.n	800eb64 <HAL_I2C_Slave_Seq_Transmit_DMA+0x274>
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	2201      	movs	r2, #1
 800e93c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800e940:	f248 0101 	movw	r1, #32769	@ 0x8001
 800e944:	68f8      	ldr	r0, [r7, #12]
 800e946:	f003 f879 	bl	8011a3c <I2C_Disable_IRQ>

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e950:	b2db      	uxtb	r3, r3
 800e952:	2b2a      	cmp	r3, #42	@ 0x2a
 800e954:	d12b      	bne.n	800e9ae <HAL_I2C_Slave_Seq_Transmit_DMA+0xbe>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800e956:	2102      	movs	r1, #2
 800e958:	68f8      	ldr	r0, [r7, #12]
 800e95a:	f003 f86f 	bl	8011a3c <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e968:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e96c:	d14c      	bne.n	800ea08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
      {
        /* Abort DMA Xfer if any */
        if (hi2c->hdmarx != NULL)
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e972:	2b00      	cmp	r3, #0
 800e974:	d048      	beq.n	800ea08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
        {
          hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	681a      	ldr	r2, [r3, #0]
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e984:	601a      	str	r2, [r3, #0]

          /* Set the I2C DMA Abort callback :
          will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e98a:	4a78      	ldr	r2, [pc, #480]	@ (800eb6c <HAL_I2C_Slave_Seq_Transmit_DMA+0x27c>)
 800e98c:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e992:	4618      	mov	r0, r3
 800e994:	f7f7 fbcc 	bl	8006130 <HAL_DMA_Abort_IT>
 800e998:	4603      	mov	r3, r0
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d034      	beq.n	800ea08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e9a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9a4:	68fa      	ldr	r2, [r7, #12]
 800e9a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800e9a8:	4610      	mov	r0, r2
 800e9aa:	4798      	blx	r3
 800e9ac:	e02c      	b.n	800ea08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e9b4:	b2db      	uxtb	r3, r3
 800e9b6:	2b29      	cmp	r3, #41	@ 0x29
 800e9b8:	d126      	bne.n	800ea08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
    {
      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e9c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e9c8:	d11e      	bne.n	800ea08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	681a      	ldr	r2, [r3, #0]
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e9d8:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d012      	beq.n	800ea08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
        {
          /* Set the I2C DMA Abort callback :
          will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9e6:	4a61      	ldr	r2, [pc, #388]	@ (800eb6c <HAL_I2C_Slave_Seq_Transmit_DMA+0x27c>)
 800e9e8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	f7f7 fb9e 	bl	8006130 <HAL_DMA_Abort_IT>
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d006      	beq.n	800ea08 <HAL_I2C_Slave_Seq_Transmit_DMA+0x118>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea00:	68fa      	ldr	r2, [r7, #12]
 800ea02:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800ea04:	4610      	mov	r0, r2
 800ea06:	4798      	blx	r3
    else
    {
      /* Nothing to do */
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	2229      	movs	r2, #41	@ 0x29
 800ea0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	2220      	movs	r2, #32
 800ea14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	685a      	ldr	r2, [r3, #4]
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ea2c:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	68ba      	ldr	r2, [r7, #8]
 800ea32:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	88fa      	ldrh	r2, [r7, #6]
 800ea38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ea3e:	b29a      	uxth	r2, r3
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	683a      	ldr	r2, [r7, #0]
 800ea48:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	4a48      	ldr	r2, [pc, #288]	@ (800eb70 <HAL_I2C_Slave_Seq_Transmit_DMA+0x280>)
 800ea4e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->hdmatx != NULL)
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d020      	beq.n	800ea9a <HAL_I2C_Slave_Seq_Transmit_DMA+0x1aa>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt;
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea5c:	4a45      	ldr	r2, [pc, #276]	@ (800eb74 <HAL_I2C_Slave_Seq_Transmit_DMA+0x284>)
 800ea5e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea64:	4a44      	ldr	r2, [pc, #272]	@ (800eb78 <HAL_I2C_Slave_Seq_Transmit_DMA+0x288>)
 800ea66:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmatx->XferAbortCallback = NULL;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea74:	2200      	movs	r2, #0
 800ea76:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800ea7c:	68b9      	ldr	r1, [r7, #8]
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	3328      	adds	r3, #40	@ 0x28
 800ea84:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800ea8a:	f7f6 fdc9 	bl	8005620 <HAL_DMA_Start_IT>
 800ea8e:	4603      	mov	r3, r0
 800ea90:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800ea92:	7dfb      	ldrb	r3, [r7, #23]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d136      	bne.n	800eb06 <HAL_I2C_Slave_Seq_Transmit_DMA+0x216>
 800ea98:	e013      	b.n	800eac2 <HAL_I2C_Slave_Seq_Transmit_DMA+0x1d2>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	2228      	movs	r2, #40	@ 0x28
 800ea9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eaae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	2200      	movs	r2, #0
 800eaba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800eabe:	2301      	movs	r3, #1
 800eac0:	e050      	b.n	800eb64 <HAL_I2C_Slave_Seq_Transmit_DMA+0x274>
    {
      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eac6:	b29a      	uxth	r2, r3
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eacc:	1ad3      	subs	r3, r2, r3
 800eace:	b29a      	uxth	r2, r3
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Reset XferSize */
      hi2c->XferSize = 0;
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	2200      	movs	r2, #0
 800ead8:	851a      	strh	r2, [r3, #40]	@ 0x28
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	699b      	ldr	r3, [r3, #24]
 800eae0:	f003 0308 	and.w	r3, r3, #8
 800eae4:	2b08      	cmp	r3, #8
 800eae6:	bf0c      	ite	eq
 800eae8:	2301      	moveq	r3, #1
 800eaea:	2300      	movne	r3, #0
 800eaec:	b2db      	uxtb	r3, r3
 800eaee:	75bb      	strb	r3, [r7, #22]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	699b      	ldr	r3, [r3, #24]
 800eaf6:	0c1b      	lsrs	r3, r3, #16
 800eaf8:	b2db      	uxtb	r3, r3
 800eafa:	f003 0301 	and.w	r3, r3, #1
 800eafe:	b2db      	uxtb	r3, r3
 800eb00:	2b01      	cmp	r3, #1
 800eb02:	d11b      	bne.n	800eb3c <HAL_I2C_Slave_Seq_Transmit_DMA+0x24c>
 800eb04:	e013      	b.n	800eb2e <HAL_I2C_Slave_Seq_Transmit_DMA+0x23e>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	2228      	movs	r2, #40	@ 0x28
 800eb0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	2200      	movs	r2, #0
 800eb12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eb1a:	f043 0210 	orr.w	r2, r3, #16
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2200      	movs	r2, #0
 800eb26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	e01a      	b.n	800eb64 <HAL_I2C_Slave_Seq_Transmit_DMA+0x274>
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 800eb2e:	7dbb      	ldrb	r3, [r7, #22]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d003      	beq.n	800eb3c <HAL_I2C_Slave_Seq_Transmit_DMA+0x24c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	2208      	movs	r2, #8
 800eb3a:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable DMA Request */
    hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	681a      	ldr	r2, [r3, #0]
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800eb52:	601a      	str	r2, [r3, #0]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* Enable ERR, STOP, NACK, ADDR interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800eb54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800eb58:	68f8      	ldr	r0, [r7, #12]
 800eb5a:	f002 feeb 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800eb5e:	2300      	movs	r3, #0
 800eb60:	e000      	b.n	800eb64 <HAL_I2C_Slave_Seq_Transmit_DMA+0x274>
  }
  else
  {
    return HAL_ERROR;
 800eb62:	2301      	movs	r3, #1
  }
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	3718      	adds	r7, #24
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	bd80      	pop	{r7, pc}
 800eb6c:	080113f5 	.word	0x080113f5
 800eb70:	0800fded 	.word	0x0800fded
 800eb74:	08010f45 	.word	0x08010f45
 800eb78:	08011181 	.word	0x08011181

0800eb7c <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b086      	sub	sp, #24
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	60b9      	str	r1, [r7, #8]
 800eb86:	603b      	str	r3, [r7, #0]
 800eb88:	4613      	mov	r3, r2
 800eb8a:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eb92:	b2db      	uxtb	r3, r3
 800eb94:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800eb98:	2b28      	cmp	r3, #40	@ 0x28
 800eb9a:	f040 8098 	bne.w	800ecce <HAL_I2C_Slave_Seq_Receive_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 800eb9e:	68bb      	ldr	r3, [r7, #8]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d002      	beq.n	800ebaa <HAL_I2C_Slave_Seq_Receive_IT+0x2e>
 800eba4:	88fb      	ldrh	r3, [r7, #6]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d105      	bne.n	800ebb6 <HAL_I2C_Slave_Seq_Receive_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ebb0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	e08c      	b.n	800ecd0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800ebb6:	f248 0102 	movw	r1, #32770	@ 0x8002
 800ebba:	68f8      	ldr	r0, [r7, #12]
 800ebbc:	f002 ff3e 	bl	8011a3c <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ebc6:	2b01      	cmp	r3, #1
 800ebc8:	d101      	bne.n	800ebce <HAL_I2C_Slave_Seq_Receive_IT+0x52>
 800ebca:	2302      	movs	r3, #2
 800ebcc:	e080      	b.n	800ecd0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	2201      	movs	r2, #1
 800ebd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ebdc:	b2db      	uxtb	r3, r3
 800ebde:	2b29      	cmp	r3, #41	@ 0x29
 800ebe0:	d12a      	bne.n	800ec38 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ebe2:	2101      	movs	r1, #1
 800ebe4:	68f8      	ldr	r0, [r7, #12]
 800ebe6:	f002 ff29 	bl	8011a3c <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ebf4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ebf8:	d11e      	bne.n	800ec38 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	681a      	ldr	r2, [r3, #0]
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ec08:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d012      	beq.n	800ec38 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec16:	4a30      	ldr	r2, [pc, #192]	@ (800ecd8 <HAL_I2C_Slave_Seq_Receive_IT+0x15c>)
 800ec18:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec1e:	4618      	mov	r0, r3
 800ec20:	f7f7 fa86 	bl	8006130 <HAL_DMA_Abort_IT>
 800ec24:	4603      	mov	r3, r0
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d006      	beq.n	800ec38 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec30:	68fa      	ldr	r2, [r7, #12]
 800ec32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800ec34:	4610      	mov	r0, r2
 800ec36:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	222a      	movs	r2, #42	@ 0x2a
 800ec3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	2220      	movs	r2, #32
 800ec44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	2200      	movs	r2, #0
 800ec4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	685a      	ldr	r2, [r3, #4]
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ec5c:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	68ba      	ldr	r2, [r7, #8]
 800ec62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	88fa      	ldrh	r2, [r7, #6]
 800ec68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ec6e:	b29a      	uxth	r2, r3
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	683a      	ldr	r2, [r7, #0]
 800ec78:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	4a17      	ldr	r2, [pc, #92]	@ (800ecdc <HAL_I2C_Slave_Seq_Receive_IT+0x160>)
 800ec7e:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	699b      	ldr	r3, [r3, #24]
 800ec86:	f003 0308 	and.w	r3, r3, #8
 800ec8a:	2b08      	cmp	r3, #8
 800ec8c:	bf0c      	ite	eq
 800ec8e:	2301      	moveq	r3, #1
 800ec90:	2300      	movne	r3, #0
 800ec92:	b2db      	uxtb	r3, r3
 800ec94:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	699b      	ldr	r3, [r3, #24]
 800ec9c:	0c1b      	lsrs	r3, r3, #16
 800ec9e:	b2db      	uxtb	r3, r3
 800eca0:	f003 0301 	and.w	r3, r3, #1
 800eca4:	b2db      	uxtb	r3, r3
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d106      	bne.n	800ecb8 <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
 800ecaa:	7dfb      	ldrb	r3, [r7, #23]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d003      	beq.n	800ecb8 <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	2208      	movs	r2, #8
 800ecb6:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	2200      	movs	r2, #0
 800ecbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 800ecc0:	f248 0102 	movw	r1, #32770	@ 0x8002
 800ecc4:	68f8      	ldr	r0, [r7, #12]
 800ecc6:	f002 fe35 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800ecca:	2300      	movs	r3, #0
 800eccc:	e000      	b.n	800ecd0 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 800ecce:	2301      	movs	r3, #1
  }
}
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	3718      	adds	r7, #24
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	bd80      	pop	{r7, pc}
 800ecd8:	080113f5 	.word	0x080113f5
 800ecdc:	0800f79d 	.word	0x0800f79d

0800ece0 <HAL_I2C_Slave_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b086      	sub	sp, #24
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	60f8      	str	r0, [r7, #12]
 800ece8:	60b9      	str	r1, [r7, #8]
 800ecea:	603b      	str	r3, [r7, #0]
 800ecec:	4613      	mov	r3, r2
 800ecee:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ecf6:	b2db      	uxtb	r3, r3
 800ecf8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ecfc:	2b28      	cmp	r3, #40	@ 0x28
 800ecfe:	f040 8128 	bne.w	800ef52 <HAL_I2C_Slave_Seq_Receive_DMA+0x272>
  {
    if ((pData == NULL) || (Size == 0U))
 800ed02:	68bb      	ldr	r3, [r7, #8]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d002      	beq.n	800ed0e <HAL_I2C_Slave_Seq_Receive_DMA+0x2e>
 800ed08:	88fb      	ldrh	r3, [r7, #6]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d105      	bne.n	800ed1a <HAL_I2C_Slave_Seq_Receive_DMA+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ed14:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ed16:	2301      	movs	r3, #1
 800ed18:	e11c      	b.n	800ef54 <HAL_I2C_Slave_Seq_Receive_DMA+0x274>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800ed1a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800ed1e:	68f8      	ldr	r0, [r7, #12]
 800ed20:	f002 fe8c 	bl	8011a3c <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ed2a:	2b01      	cmp	r3, #1
 800ed2c:	d101      	bne.n	800ed32 <HAL_I2C_Slave_Seq_Receive_DMA+0x52>
 800ed2e:	2302      	movs	r3, #2
 800ed30:	e110      	b.n	800ef54 <HAL_I2C_Slave_Seq_Receive_DMA+0x274>
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	2201      	movs	r2, #1
 800ed36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ed40:	b2db      	uxtb	r3, r3
 800ed42:	2b29      	cmp	r3, #41	@ 0x29
 800ed44:	d12b      	bne.n	800ed9e <HAL_I2C_Slave_Seq_Receive_DMA+0xbe>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ed46:	2101      	movs	r1, #1
 800ed48:	68f8      	ldr	r0, [r7, #12]
 800ed4a:	f002 fe77 	bl	8011a3c <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ed58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ed5c:	d14c      	bne.n	800edf8 <HAL_I2C_Slave_Seq_Receive_DMA+0x118>
      {
        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d048      	beq.n	800edf8 <HAL_I2C_Slave_Seq_Receive_DMA+0x118>
        {
          hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	681a      	ldr	r2, [r3, #0]
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ed74:	601a      	str	r2, [r3, #0]

          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed7a:	4a78      	ldr	r2, [pc, #480]	@ (800ef5c <HAL_I2C_Slave_Seq_Receive_DMA+0x27c>)
 800ed7c:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed82:	4618      	mov	r0, r3
 800ed84:	f7f7 f9d4 	bl	8006130 <HAL_DMA_Abort_IT>
 800ed88:	4603      	mov	r3, r0
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d034      	beq.n	800edf8 <HAL_I2C_Slave_Seq_Receive_DMA+0x118>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed94:	68fa      	ldr	r2, [r7, #12]
 800ed96:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800ed98:	4610      	mov	r0, r2
 800ed9a:	4798      	blx	r3
 800ed9c:	e02c      	b.n	800edf8 <HAL_I2C_Slave_Seq_Receive_DMA+0x118>
          }
        }
      }
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eda4:	b2db      	uxtb	r3, r3
 800eda6:	2b2a      	cmp	r3, #42	@ 0x2a
 800eda8:	d126      	bne.n	800edf8 <HAL_I2C_Slave_Seq_Receive_DMA+0x118>
    {
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800edb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800edb8:	d11e      	bne.n	800edf8 <HAL_I2C_Slave_Seq_Receive_DMA+0x118>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	681a      	ldr	r2, [r3, #0]
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800edc8:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmarx != NULL)
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d012      	beq.n	800edf8 <HAL_I2C_Slave_Seq_Receive_DMA+0x118>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edd6:	4a61      	ldr	r2, [pc, #388]	@ (800ef5c <HAL_I2C_Slave_Seq_Receive_DMA+0x27c>)
 800edd8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edde:	4618      	mov	r0, r3
 800ede0:	f7f7 f9a6 	bl	8006130 <HAL_DMA_Abort_IT>
 800ede4:	4603      	mov	r3, r0
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d006      	beq.n	800edf8 <HAL_I2C_Slave_Seq_Receive_DMA+0x118>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800edf0:	68fa      	ldr	r2, [r7, #12]
 800edf2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800edf4:	4610      	mov	r0, r2
 800edf6:	4798      	blx	r3
    else
    {
      /* Nothing to do */
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	222a      	movs	r2, #42	@ 0x2a
 800edfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	2220      	movs	r2, #32
 800ee04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	2200      	movs	r2, #0
 800ee0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	685a      	ldr	r2, [r3, #4]
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ee1c:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	68ba      	ldr	r2, [r7, #8]
 800ee22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	88fa      	ldrh	r2, [r7, #6]
 800ee28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ee2e:	b29a      	uxth	r2, r3
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	683a      	ldr	r2, [r7, #0]
 800ee38:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	4a48      	ldr	r2, [pc, #288]	@ (800ef60 <HAL_I2C_Slave_Seq_Receive_DMA+0x280>)
 800ee3e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->hdmarx != NULL)
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d020      	beq.n	800ee8a <HAL_I2C_Slave_Seq_Receive_DMA+0x1aa>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee4c:	4a45      	ldr	r2, [pc, #276]	@ (800ef64 <HAL_I2C_Slave_Seq_Receive_DMA+0x284>)
 800ee4e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee54:	4a44      	ldr	r2, [pc, #272]	@ (800ef68 <HAL_I2C_Slave_Seq_Receive_DMA+0x288>)
 800ee56:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee64:	2200      	movs	r2, #0
 800ee66:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR,
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	3324      	adds	r3, #36	@ 0x24
 800ee72:	4619      	mov	r1, r3
 800ee74:	68ba      	ldr	r2, [r7, #8]
                                       (uint32_t)pData, hi2c->XferSize);
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR,
 800ee7a:	f7f6 fbd1 	bl	8005620 <HAL_DMA_Start_IT>
 800ee7e:	4603      	mov	r3, r0
 800ee80:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800ee82:	7dfb      	ldrb	r3, [r7, #23]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d136      	bne.n	800eef6 <HAL_I2C_Slave_Seq_Receive_DMA+0x216>
 800ee88:	e013      	b.n	800eeb2 <HAL_I2C_Slave_Seq_Receive_DMA+0x1d2>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	2228      	movs	r2, #40	@ 0x28
 800ee8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	2200      	movs	r2, #0
 800ee96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee9e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	2200      	movs	r2, #0
 800eeaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800eeae:	2301      	movs	r3, #1
 800eeb0:	e050      	b.n	800ef54 <HAL_I2C_Slave_Seq_Receive_DMA+0x274>
    {
      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800eeb6:	b29a      	uxth	r2, r3
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eebc:	1ad3      	subs	r3, r2, r3
 800eebe:	b29a      	uxth	r2, r3
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Reset XferSize */
      hi2c->XferSize = 0;
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	2200      	movs	r2, #0
 800eec8:	851a      	strh	r2, [r3, #40]	@ 0x28
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	699b      	ldr	r3, [r3, #24]
 800eed0:	f003 0308 	and.w	r3, r3, #8
 800eed4:	2b08      	cmp	r3, #8
 800eed6:	bf0c      	ite	eq
 800eed8:	2301      	moveq	r3, #1
 800eeda:	2300      	movne	r3, #0
 800eedc:	b2db      	uxtb	r3, r3
 800eede:	75bb      	strb	r3, [r7, #22]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	699b      	ldr	r3, [r3, #24]
 800eee6:	0c1b      	lsrs	r3, r3, #16
 800eee8:	b2db      	uxtb	r3, r3
 800eeea:	f003 0301 	and.w	r3, r3, #1
 800eeee:	b2db      	uxtb	r3, r3
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d11b      	bne.n	800ef2c <HAL_I2C_Slave_Seq_Receive_DMA+0x24c>
 800eef4:	e013      	b.n	800ef1e <HAL_I2C_Slave_Seq_Receive_DMA+0x23e>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	2228      	movs	r2, #40	@ 0x28
 800eefa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	2200      	movs	r2, #0
 800ef02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef0a:	f043 0210 	orr.w	r2, r3, #16
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	2200      	movs	r2, #0
 800ef16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800ef1a:	2301      	movs	r3, #1
 800ef1c:	e01a      	b.n	800ef54 <HAL_I2C_Slave_Seq_Receive_DMA+0x274>
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 800ef1e:	7dbb      	ldrb	r3, [r7, #22]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d003      	beq.n	800ef2c <HAL_I2C_Slave_Seq_Receive_DMA+0x24c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	2208      	movs	r2, #8
 800ef2a:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	2200      	movs	r2, #0
 800ef30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable DMA Request */
    hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	681a      	ldr	r2, [r3, #0]
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ef42:	601a      	str	r2, [r3, #0]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 800ef44:	f248 0102 	movw	r1, #32770	@ 0x8002
 800ef48:	68f8      	ldr	r0, [r7, #12]
 800ef4a:	f002 fcf3 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800ef4e:	2300      	movs	r3, #0
 800ef50:	e000      	b.n	800ef54 <HAL_I2C_Slave_Seq_Receive_DMA+0x274>
  }
  else
  {
    return HAL_ERROR;
 800ef52:	2301      	movs	r3, #1
  }
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	3718      	adds	r7, #24
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	bd80      	pop	{r7, pc}
 800ef5c:	080113f5 	.word	0x080113f5
 800ef60:	0800fded 	.word	0x0800fded
 800ef64:	0801101d 	.word	0x0801101d
 800ef68:	08011181 	.word	0x08011181

0800ef6c <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b082      	sub	sp, #8
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ef7a:	b2db      	uxtb	r3, r3
 800ef7c:	2b20      	cmp	r3, #32
 800ef7e:	d10d      	bne.n	800ef9c <HAL_I2C_EnableListen_IT+0x30>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	2228      	movs	r2, #40	@ 0x28
 800ef84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	4a07      	ldr	r2, [pc, #28]	@ (800efa8 <HAL_I2C_EnableListen_IT+0x3c>)
 800ef8c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800ef8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ef92:	6878      	ldr	r0, [r7, #4]
 800ef94:	f002 fcce 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800ef98:	2300      	movs	r3, #0
 800ef9a:	e000      	b.n	800ef9e <HAL_I2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 800ef9c:	2302      	movs	r3, #2
  }
}
 800ef9e:	4618      	mov	r0, r3
 800efa0:	3708      	adds	r7, #8
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}
 800efa6:	bf00      	nop
 800efa8:	0800f79d 	.word	0x0800f79d

0800efac <HAL_I2C_DisableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800efac:	b580      	push	{r7, lr}
 800efae:	b084      	sub	sp, #16
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	6078      	str	r0, [r7, #4]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp;

  /* Disable Address listen mode only if a transfer is not ongoing */
  if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800efba:	b2db      	uxtb	r3, r3
 800efbc:	2b28      	cmp	r3, #40	@ 0x28
 800efbe:	d121      	bne.n	800f004 <HAL_I2C_DisableListen_IT+0x58>
  {
    tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK;
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800efc6:	b2db      	uxtb	r3, r3
 800efc8:	f003 0303 	and.w	r3, r3, #3
 800efcc:	60fb      	str	r3, [r7, #12]
    hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode);
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800efd4:	b2db      	uxtb	r3, r3
 800efd6:	461a      	mov	r2, r3
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	431a      	orrs	r2, r3
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	2220      	movs	r2, #32
 800efe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2200      	movs	r2, #0
 800efec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->XferISR = NULL;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2200      	movs	r2, #0
 800eff4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable the Address Match interrupt */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800eff6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800effa:	6878      	ldr	r0, [r7, #4]
 800effc:	f002 fd1e 	bl	8011a3c <I2C_Disable_IRQ>

    return HAL_OK;
 800f000:	2300      	movs	r3, #0
 800f002:	e000      	b.n	800f006 <HAL_I2C_DisableListen_IT+0x5a>
  }
  else
  {
    return HAL_BUSY;
 800f004:	2302      	movs	r3, #2
  }
}
 800f006:	4618      	mov	r0, r3
 800f008:	3710      	adds	r7, #16
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bd80      	pop	{r7, pc}
	...

0800f010 <HAL_I2C_Master_Abort_IT>:
  * @param  DevAddress Target device address: The device 7 bits address value
  *         in datasheet must be shifted to the left before calling the interface
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b086      	sub	sp, #24
 800f014:	af02      	add	r7, sp, #8
 800f016:	6078      	str	r0, [r7, #4]
 800f018:	460b      	mov	r3, r1
 800f01a:	807b      	strh	r3, [r7, #2]
  HAL_I2C_ModeTypeDef tmp_mode = hi2c->Mode;
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f022:	73fb      	strb	r3, [r7, #15]

  if ((tmp_mode == HAL_I2C_MODE_MASTER) || (tmp_mode == HAL_I2C_MODE_MEM))
 800f024:	7bfb      	ldrb	r3, [r7, #15]
 800f026:	2b10      	cmp	r3, #16
 800f028:	d002      	beq.n	800f030 <HAL_I2C_Master_Abort_IT+0x20>
 800f02a:	7bfb      	ldrb	r3, [r7, #15]
 800f02c:	2b40      	cmp	r3, #64	@ 0x40
 800f02e:	d13c      	bne.n	800f0aa <HAL_I2C_Master_Abort_IT+0x9a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f036:	2b01      	cmp	r3, #1
 800f038:	d101      	bne.n	800f03e <HAL_I2C_Master_Abort_IT+0x2e>
 800f03a:	2302      	movs	r3, #2
 800f03c:	e036      	b.n	800f0ac <HAL_I2C_Master_Abort_IT+0x9c>
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2201      	movs	r2, #1
 800f042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Disable Interrupts and Store Previous state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f04c:	b2db      	uxtb	r3, r3
 800f04e:	2b21      	cmp	r3, #33	@ 0x21
 800f050:	d107      	bne.n	800f062 <HAL_I2C_Master_Abort_IT+0x52>
    {
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800f052:	2101      	movs	r1, #1
 800f054:	6878      	ldr	r0, [r7, #4]
 800f056:	f002 fcf1 	bl	8011a3c <I2C_Disable_IRQ>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2211      	movs	r2, #17
 800f05e:	631a      	str	r2, [r3, #48]	@ 0x30
 800f060:	e00c      	b.n	800f07c <HAL_I2C_Master_Abort_IT+0x6c>
    }
    else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f068:	b2db      	uxtb	r3, r3
 800f06a:	2b22      	cmp	r3, #34	@ 0x22
 800f06c:	d106      	bne.n	800f07c <HAL_I2C_Master_Abort_IT+0x6c>
    {
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800f06e:	2102      	movs	r1, #2
 800f070:	6878      	ldr	r0, [r7, #4]
 800f072:	f002 fce3 	bl	8011a3c <I2C_Disable_IRQ>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	2212      	movs	r2, #18
 800f07a:	631a      	str	r2, [r3, #48]	@ 0x30
    {
      /* Do nothing */
    }

    /* Set State at HAL_I2C_STATE_ABORT */
    hi2c->State = HAL_I2C_STATE_ABORT;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2260      	movs	r2, #96	@ 0x60
 800f080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set NBYTES to 1 to generate a dummy read on I2C peripheral */
    /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfer */
    I2C_TransferConfig(hi2c, DevAddress, 1, I2C_AUTOEND_MODE, I2C_GENERATE_STOP);
 800f084:	8879      	ldrh	r1, [r7, #2]
 800f086:	4b0b      	ldr	r3, [pc, #44]	@ (800f0b4 <HAL_I2C_Master_Abort_IT+0xa4>)
 800f088:	9300      	str	r3, [sp, #0]
 800f08a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800f08e:	2201      	movs	r2, #1
 800f090:	6878      	ldr	r0, [r7, #4]
 800f092:	f002 fc1d 	bl	80118d0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2200      	movs	r2, #0
 800f09a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800f09e:	2120      	movs	r1, #32
 800f0a0:	6878      	ldr	r0, [r7, #4]
 800f0a2:	f002 fc47 	bl	8011934 <I2C_Enable_IRQ>

    return HAL_OK;
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	e000      	b.n	800f0ac <HAL_I2C_Master_Abort_IT+0x9c>
  }
  else
  {
    /* Wrong usage of abort function */
    /* This function should be used only in case of abort monitored by master device */
    return HAL_ERROR;
 800f0aa:	2301      	movs	r3, #1
  }
}
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	3710      	adds	r7, #16
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	bd80      	pop	{r7, pc}
 800f0b4:	80004000 	.word	0x80004000

0800f0b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b084      	sub	sp, #16
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	699b      	ldr	r3, [r3, #24]
 800f0c6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d005      	beq.n	800f0e4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f0dc:	68ba      	ldr	r2, [r7, #8]
 800f0de:	68f9      	ldr	r1, [r7, #12]
 800f0e0:	6878      	ldr	r0, [r7, #4]
 800f0e2:	4798      	blx	r3
  }
}
 800f0e4:	bf00      	nop
 800f0e6:	3710      	adds	r7, #16
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	bd80      	pop	{r7, pc}

0800f0ec <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b086      	sub	sp, #24
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	699b      	ldr	r3, [r3, #24]
 800f0fa:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	0a1b      	lsrs	r3, r3, #8
 800f108:	f003 0301 	and.w	r3, r3, #1
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d010      	beq.n	800f132 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800f110:	693b      	ldr	r3, [r7, #16]
 800f112:	09db      	lsrs	r3, r3, #7
 800f114:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d00a      	beq.n	800f132 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f120:	f043 0201 	orr.w	r2, r3, #1
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f130:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800f132:	697b      	ldr	r3, [r7, #20]
 800f134:	0a9b      	lsrs	r3, r3, #10
 800f136:	f003 0301 	and.w	r3, r3, #1
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d010      	beq.n	800f160 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800f13e:	693b      	ldr	r3, [r7, #16]
 800f140:	09db      	lsrs	r3, r3, #7
 800f142:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800f146:	2b00      	cmp	r3, #0
 800f148:	d00a      	beq.n	800f160 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f14e:	f043 0208 	orr.w	r2, r3, #8
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f15e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800f160:	697b      	ldr	r3, [r7, #20]
 800f162:	0a5b      	lsrs	r3, r3, #9
 800f164:	f003 0301 	and.w	r3, r3, #1
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d010      	beq.n	800f18e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800f16c:	693b      	ldr	r3, [r7, #16]
 800f16e:	09db      	lsrs	r3, r3, #7
 800f170:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800f174:	2b00      	cmp	r3, #0
 800f176:	d00a      	beq.n	800f18e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f17c:	f043 0202 	orr.w	r2, r3, #2
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f18c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f192:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	f003 030b 	and.w	r3, r3, #11
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d003      	beq.n	800f1a6 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800f19e:	68f9      	ldr	r1, [r7, #12]
 800f1a0:	6878      	ldr	r0, [r7, #4]
 800f1a2:	f001 fd49 	bl	8010c38 <I2C_ITError>
  }
}
 800f1a6:	bf00      	nop
 800f1a8:	3718      	adds	r7, #24
 800f1aa:	46bd      	mov	sp, r7
 800f1ac:	bd80      	pop	{r7, pc}

0800f1ae <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f1ae:	b480      	push	{r7}
 800f1b0:	b083      	sub	sp, #12
 800f1b2:	af00      	add	r7, sp, #0
 800f1b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800f1b6:	bf00      	nop
 800f1b8:	370c      	adds	r7, #12
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c0:	4770      	bx	lr

0800f1c2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f1c2:	b480      	push	{r7}
 800f1c4:	b083      	sub	sp, #12
 800f1c6:	af00      	add	r7, sp, #0
 800f1c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800f1ca:	bf00      	nop
 800f1cc:	370c      	adds	r7, #12
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d4:	4770      	bx	lr

0800f1d6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f1d6:	b480      	push	{r7}
 800f1d8:	b083      	sub	sp, #12
 800f1da:	af00      	add	r7, sp, #0
 800f1dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800f1de:	bf00      	nop
 800f1e0:	370c      	adds	r7, #12
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e8:	4770      	bx	lr

0800f1ea <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f1ea:	b480      	push	{r7}
 800f1ec:	b083      	sub	sp, #12
 800f1ee:	af00      	add	r7, sp, #0
 800f1f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800f1f2:	bf00      	nop
 800f1f4:	370c      	adds	r7, #12
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fc:	4770      	bx	lr

0800f1fe <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800f1fe:	b480      	push	{r7}
 800f200:	b083      	sub	sp, #12
 800f202:	af00      	add	r7, sp, #0
 800f204:	6078      	str	r0, [r7, #4]
 800f206:	460b      	mov	r3, r1
 800f208:	70fb      	strb	r3, [r7, #3]
 800f20a:	4613      	mov	r3, r2
 800f20c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800f20e:	bf00      	nop
 800f210:	370c      	adds	r7, #12
 800f212:	46bd      	mov	sp, r7
 800f214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f218:	4770      	bx	lr

0800f21a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f21a:	b480      	push	{r7}
 800f21c:	b083      	sub	sp, #12
 800f21e:	af00      	add	r7, sp, #0
 800f220:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800f222:	bf00      	nop
 800f224:	370c      	adds	r7, #12
 800f226:	46bd      	mov	sp, r7
 800f228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f22c:	4770      	bx	lr

0800f22e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f22e:	b480      	push	{r7}
 800f230:	b083      	sub	sp, #12
 800f232:	af00      	add	r7, sp, #0
 800f234:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800f236:	bf00      	nop
 800f238:	370c      	adds	r7, #12
 800f23a:	46bd      	mov	sp, r7
 800f23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f240:	4770      	bx	lr

0800f242 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f242:	b480      	push	{r7}
 800f244:	b083      	sub	sp, #12
 800f246:	af00      	add	r7, sp, #0
 800f248:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800f24a:	bf00      	nop
 800f24c:	370c      	adds	r7, #12
 800f24e:	46bd      	mov	sp, r7
 800f250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f254:	4770      	bx	lr

0800f256 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800f256:	b480      	push	{r7}
 800f258:	b083      	sub	sp, #12
 800f25a:	af00      	add	r7, sp, #0
 800f25c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800f25e:	bf00      	nop
 800f260:	370c      	adds	r7, #12
 800f262:	46bd      	mov	sp, r7
 800f264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f268:	4770      	bx	lr

0800f26a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800f26a:	b480      	push	{r7}
 800f26c:	b083      	sub	sp, #12
 800f26e:	af00      	add	r7, sp, #0
 800f270:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800f272:	bf00      	nop
 800f274:	370c      	adds	r7, #12
 800f276:	46bd      	mov	sp, r7
 800f278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27c:	4770      	bx	lr

0800f27e <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800f27e:	b480      	push	{r7}
 800f280:	b083      	sub	sp, #12
 800f282:	af00      	add	r7, sp, #0
 800f284:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f28c:	b2db      	uxtb	r3, r3
}
 800f28e:	4618      	mov	r0, r3
 800f290:	370c      	adds	r7, #12
 800f292:	46bd      	mov	sp, r7
 800f294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f298:	4770      	bx	lr

0800f29a <HAL_I2C_GetMode>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL mode
  */
HAL_I2C_ModeTypeDef HAL_I2C_GetMode(const I2C_HandleTypeDef *hi2c)
{
 800f29a:	b480      	push	{r7}
 800f29c:	b083      	sub	sp, #12
 800f29e:	af00      	add	r7, sp, #0
 800f2a0:	6078      	str	r0, [r7, #4]
  return hi2c->Mode;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f2a8:	b2db      	uxtb	r3, r3
}
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	370c      	adds	r7, #12
 800f2ae:	46bd      	mov	sp, r7
 800f2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b4:	4770      	bx	lr

0800f2b6 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 800f2b6:	b480      	push	{r7}
 800f2b8:	b083      	sub	sp, #12
 800f2ba:	af00      	add	r7, sp, #0
 800f2bc:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	370c      	adds	r7, #12
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2cc:	4770      	bx	lr

0800f2ce <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800f2ce:	b580      	push	{r7, lr}
 800f2d0:	b088      	sub	sp, #32
 800f2d2:	af02      	add	r7, sp, #8
 800f2d4:	60f8      	str	r0, [r7, #12]
 800f2d6:	60b9      	str	r1, [r7, #8]
 800f2d8:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800f2da:	68bb      	ldr	r3, [r7, #8]
 800f2dc:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f2e4:	2b01      	cmp	r3, #1
 800f2e6:	d101      	bne.n	800f2ec <I2C_Master_ISR_IT+0x1e>
 800f2e8:	2302      	movs	r3, #2
 800f2ea:	e120      	b.n	800f52e <I2C_Master_ISR_IT+0x260>
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	2201      	movs	r2, #1
 800f2f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800f2f4:	697b      	ldr	r3, [r7, #20]
 800f2f6:	091b      	lsrs	r3, r3, #4
 800f2f8:	f003 0301 	and.w	r3, r3, #1
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d013      	beq.n	800f328 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	091b      	lsrs	r3, r3, #4
 800f304:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d00d      	beq.n	800f328 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	2210      	movs	r2, #16
 800f312:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f318:	f043 0204 	orr.w	r2, r3, #4
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800f320:	68f8      	ldr	r0, [r7, #12]
 800f322:	f001 fda0 	bl	8010e66 <I2C_Flush_TXDR>
 800f326:	e0ed      	b.n	800f504 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800f328:	697b      	ldr	r3, [r7, #20]
 800f32a:	089b      	lsrs	r3, r3, #2
 800f32c:	f003 0301 	and.w	r3, r3, #1
 800f330:	2b00      	cmp	r3, #0
 800f332:	d023      	beq.n	800f37c <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	089b      	lsrs	r3, r3, #2
 800f338:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d01d      	beq.n	800f37c <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800f340:	697b      	ldr	r3, [r7, #20]
 800f342:	f023 0304 	bic.w	r3, r3, #4
 800f346:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f352:	b2d2      	uxtb	r2, r2
 800f354:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f35a:	1c5a      	adds	r2, r3, #1
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f364:	3b01      	subs	r3, #1
 800f366:	b29a      	uxth	r2, r3
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f370:	b29b      	uxth	r3, r3
 800f372:	3b01      	subs	r3, #1
 800f374:	b29a      	uxth	r2, r3
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800f37a:	e0c3      	b.n	800f504 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800f37c:	697b      	ldr	r3, [r7, #20]
 800f37e:	099b      	lsrs	r3, r3, #6
 800f380:	f003 0301 	and.w	r3, r3, #1
 800f384:	2b00      	cmp	r3, #0
 800f386:	d12a      	bne.n	800f3de <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f388:	697b      	ldr	r3, [r7, #20]
 800f38a:	085b      	lsrs	r3, r3, #1
 800f38c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800f390:	2b00      	cmp	r3, #0
 800f392:	d024      	beq.n	800f3de <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	085b      	lsrs	r3, r3, #1
 800f398:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d01e      	beq.n	800f3de <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f3a4:	b29b      	uxth	r3, r3
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	f000 80ac 	beq.w	800f504 <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3b0:	781a      	ldrb	r2, [r3, #0]
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3bc:	1c5a      	adds	r2, r3, #1
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f3c6:	3b01      	subs	r3, #1
 800f3c8:	b29a      	uxth	r2, r3
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f3d2:	b29b      	uxth	r3, r3
 800f3d4:	3b01      	subs	r3, #1
 800f3d6:	b29a      	uxth	r2, r3
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800f3dc:	e092      	b.n	800f504 <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800f3de:	697b      	ldr	r3, [r7, #20]
 800f3e0:	09db      	lsrs	r3, r3, #7
 800f3e2:	f003 0301 	and.w	r3, r3, #1
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d05d      	beq.n	800f4a6 <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	099b      	lsrs	r3, r3, #6
 800f3ee:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d057      	beq.n	800f4a6 <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f3fa:	b29b      	uxth	r3, r3
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d040      	beq.n	800f482 <I2C_Master_ISR_IT+0x1b4>
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f404:	2b00      	cmp	r3, #0
 800f406:	d13c      	bne.n	800f482 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	685b      	ldr	r3, [r3, #4]
 800f40e:	b29b      	uxth	r3, r3
 800f410:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f414:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f416:	68fb      	ldr	r3, [r7, #12]
 800f418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f41a:	b29b      	uxth	r3, r3
 800f41c:	2bff      	cmp	r3, #255	@ 0xff
 800f41e:	d90e      	bls.n	800f43e <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	22ff      	movs	r2, #255	@ 0xff
 800f424:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f42a:	b2da      	uxtb	r2, r3
 800f42c:	8a79      	ldrh	r1, [r7, #18]
 800f42e:	2300      	movs	r3, #0
 800f430:	9300      	str	r3, [sp, #0]
 800f432:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f436:	68f8      	ldr	r0, [r7, #12]
 800f438:	f002 fa4a 	bl	80118d0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f43c:	e032      	b.n	800f4a4 <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f442:	b29a      	uxth	r2, r3
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f44c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f450:	d00b      	beq.n	800f46a <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f456:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800f45c:	8a79      	ldrh	r1, [r7, #18]
 800f45e:	2000      	movs	r0, #0
 800f460:	9000      	str	r0, [sp, #0]
 800f462:	68f8      	ldr	r0, [r7, #12]
 800f464:	f002 fa34 	bl	80118d0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f468:	e01c      	b.n	800f4a4 <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f46e:	b2da      	uxtb	r2, r3
 800f470:	8a79      	ldrh	r1, [r7, #18]
 800f472:	2300      	movs	r3, #0
 800f474:	9300      	str	r3, [sp, #0]
 800f476:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800f47a:	68f8      	ldr	r0, [r7, #12]
 800f47c:	f002 fa28 	bl	80118d0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f480:	e010      	b.n	800f4a4 <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	685b      	ldr	r3, [r3, #4]
 800f488:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f48c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f490:	d003      	beq.n	800f49a <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800f492:	68f8      	ldr	r0, [r7, #12]
 800f494:	f000 ffba 	bl	801040c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f498:	e034      	b.n	800f504 <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800f49a:	2140      	movs	r1, #64	@ 0x40
 800f49c:	68f8      	ldr	r0, [r7, #12]
 800f49e:	f001 fbcb 	bl	8010c38 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f4a2:	e02f      	b.n	800f504 <I2C_Master_ISR_IT+0x236>
 800f4a4:	e02e      	b.n	800f504 <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800f4a6:	697b      	ldr	r3, [r7, #20]
 800f4a8:	099b      	lsrs	r3, r3, #6
 800f4aa:	f003 0301 	and.w	r3, r3, #1
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d028      	beq.n	800f504 <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	099b      	lsrs	r3, r3, #6
 800f4b6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d022      	beq.n	800f504 <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f4c2:	b29b      	uxth	r3, r3
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d119      	bne.n	800f4fc <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	685b      	ldr	r3, [r3, #4]
 800f4ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f4d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f4d6:	d015      	beq.n	800f504 <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f4e0:	d108      	bne.n	800f4f4 <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	685a      	ldr	r2, [r3, #4]
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f4f0:	605a      	str	r2, [r3, #4]
 800f4f2:	e007      	b.n	800f504 <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800f4f4:	68f8      	ldr	r0, [r7, #12]
 800f4f6:	f000 ff89 	bl	801040c <I2C_ITMasterSeqCplt>
 800f4fa:	e003      	b.n	800f504 <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800f4fc:	2140      	movs	r1, #64	@ 0x40
 800f4fe:	68f8      	ldr	r0, [r7, #12]
 800f500:	f001 fb9a 	bl	8010c38 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f504:	697b      	ldr	r3, [r7, #20]
 800f506:	095b      	lsrs	r3, r3, #5
 800f508:	f003 0301 	and.w	r3, r3, #1
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d009      	beq.n	800f524 <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	095b      	lsrs	r3, r3, #5
 800f514:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d003      	beq.n	800f524 <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800f51c:	6979      	ldr	r1, [r7, #20]
 800f51e:	68f8      	ldr	r0, [r7, #12]
 800f520:	f001 f810 	bl	8010544 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	2200      	movs	r2, #0
 800f528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f52c:	2300      	movs	r3, #0
}
 800f52e:	4618      	mov	r0, r3
 800f530:	3718      	adds	r7, #24
 800f532:	46bd      	mov	sp, r7
 800f534:	bd80      	pop	{r7, pc}
	...

0800f538 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 800f538:	b580      	push	{r7, lr}
 800f53a:	b088      	sub	sp, #32
 800f53c:	af02      	add	r7, sp, #8
 800f53e:	60f8      	str	r0, [r7, #12]
 800f540:	60b9      	str	r1, [r7, #8]
 800f542:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800f544:	4b93      	ldr	r3, [pc, #588]	@ (800f794 <I2C_Mem_ISR_IT+0x25c>)
 800f546:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800f548:	68bb      	ldr	r3, [r7, #8]
 800f54a:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f552:	2b01      	cmp	r3, #1
 800f554:	d101      	bne.n	800f55a <I2C_Mem_ISR_IT+0x22>
 800f556:	2302      	movs	r3, #2
 800f558:	e118      	b.n	800f78c <I2C_Mem_ISR_IT+0x254>
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	2201      	movs	r2, #1
 800f55e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800f562:	693b      	ldr	r3, [r7, #16]
 800f564:	091b      	lsrs	r3, r3, #4
 800f566:	f003 0301 	and.w	r3, r3, #1
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d013      	beq.n	800f596 <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	091b      	lsrs	r3, r3, #4
 800f572:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800f576:	2b00      	cmp	r3, #0
 800f578:	d00d      	beq.n	800f596 <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	2210      	movs	r2, #16
 800f580:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f586:	f043 0204 	orr.w	r2, r3, #4
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800f58e:	68f8      	ldr	r0, [r7, #12]
 800f590:	f001 fc69 	bl	8010e66 <I2C_Flush_TXDR>
 800f594:	e0e5      	b.n	800f762 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800f596:	693b      	ldr	r3, [r7, #16]
 800f598:	089b      	lsrs	r3, r3, #2
 800f59a:	f003 0301 	and.w	r3, r3, #1
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d023      	beq.n	800f5ea <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	089b      	lsrs	r3, r3, #2
 800f5a6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d01d      	beq.n	800f5ea <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800f5ae:	693b      	ldr	r3, [r7, #16]
 800f5b0:	f023 0304 	bic.w	r3, r3, #4
 800f5b4:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5c0:	b2d2      	uxtb	r2, r2
 800f5c2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5c8:	1c5a      	adds	r2, r3, #1
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f5d2:	3b01      	subs	r3, #1
 800f5d4:	b29a      	uxth	r2, r3
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f5de:	b29b      	uxth	r3, r3
 800f5e0:	3b01      	subs	r3, #1
 800f5e2:	b29a      	uxth	r2, r3
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800f5e8:	e0bb      	b.n	800f762 <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f5ea:	693b      	ldr	r3, [r7, #16]
 800f5ec:	085b      	lsrs	r3, r3, #1
 800f5ee:	f003 0301 	and.w	r3, r3, #1
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d02d      	beq.n	800f652 <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	085b      	lsrs	r3, r3, #1
 800f5fa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d027      	beq.n	800f652 <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f60a:	d118      	bne.n	800f63e <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f610:	781a      	ldrb	r2, [r3, #0]
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f618:	68fb      	ldr	r3, [r7, #12]
 800f61a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f61c:	1c5a      	adds	r2, r3, #1
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f626:	3b01      	subs	r3, #1
 800f628:	b29a      	uxth	r2, r3
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f632:	b29b      	uxth	r3, r3
 800f634:	3b01      	subs	r3, #1
 800f636:	b29a      	uxth	r2, r3
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800f63c:	e091      	b.n	800f762 <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	68fa      	ldr	r2, [r7, #12]
 800f644:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800f646:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	f04f 32ff 	mov.w	r2, #4294967295
 800f64e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800f650:	e087      	b.n	800f762 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800f652:	693b      	ldr	r3, [r7, #16]
 800f654:	09db      	lsrs	r3, r3, #7
 800f656:	f003 0301 	and.w	r3, r3, #1
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d03d      	beq.n	800f6da <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	099b      	lsrs	r3, r3, #6
 800f662:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800f666:	2b00      	cmp	r3, #0
 800f668:	d037      	beq.n	800f6da <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f66e:	b29b      	uxth	r3, r3
 800f670:	2b00      	cmp	r3, #0
 800f672:	d02c      	beq.n	800f6ce <I2C_Mem_ISR_IT+0x196>
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d128      	bne.n	800f6ce <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f680:	b29b      	uxth	r3, r3
 800f682:	2bff      	cmp	r3, #255	@ 0xff
 800f684:	d910      	bls.n	800f6a8 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	22ff      	movs	r2, #255	@ 0xff
 800f68a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f690:	b299      	uxth	r1, r3
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f696:	b2da      	uxtb	r2, r3
 800f698:	2300      	movs	r3, #0
 800f69a:	9300      	str	r3, [sp, #0]
 800f69c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f6a0:	68f8      	ldr	r0, [r7, #12]
 800f6a2:	f002 f915 	bl	80118d0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f6a6:	e017      	b.n	800f6d8 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f6ac:	b29a      	uxth	r2, r3
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f6b6:	b299      	uxth	r1, r3
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f6bc:	b2da      	uxtb	r2, r3
 800f6be:	2300      	movs	r3, #0
 800f6c0:	9300      	str	r3, [sp, #0]
 800f6c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800f6c6:	68f8      	ldr	r0, [r7, #12]
 800f6c8:	f002 f902 	bl	80118d0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f6cc:	e004      	b.n	800f6d8 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800f6ce:	2140      	movs	r1, #64	@ 0x40
 800f6d0:	68f8      	ldr	r0, [r7, #12]
 800f6d2:	f001 fab1 	bl	8010c38 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800f6d6:	e044      	b.n	800f762 <I2C_Mem_ISR_IT+0x22a>
 800f6d8:	e043      	b.n	800f762 <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800f6da:	693b      	ldr	r3, [r7, #16]
 800f6dc:	099b      	lsrs	r3, r3, #6
 800f6de:	f003 0301 	and.w	r3, r3, #1
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d03d      	beq.n	800f762 <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	099b      	lsrs	r3, r3, #6
 800f6ea:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d037      	beq.n	800f762 <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800f6f2:	2101      	movs	r1, #1
 800f6f4:	68f8      	ldr	r0, [r7, #12]
 800f6f6:	f002 f9a1 	bl	8011a3c <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800f6fa:	2102      	movs	r1, #2
 800f6fc:	68f8      	ldr	r0, [r7, #12]
 800f6fe:	f002 f919 	bl	8011934 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f708:	b2db      	uxtb	r3, r3
 800f70a:	2b22      	cmp	r3, #34	@ 0x22
 800f70c:	d101      	bne.n	800f712 <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 800f70e:	4b22      	ldr	r3, [pc, #136]	@ (800f798 <I2C_Mem_ISR_IT+0x260>)
 800f710:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f716:	b29b      	uxth	r3, r3
 800f718:	2bff      	cmp	r3, #255	@ 0xff
 800f71a:	d910      	bls.n	800f73e <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	22ff      	movs	r2, #255	@ 0xff
 800f720:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f726:	b299      	uxth	r1, r3
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f72c:	b2da      	uxtb	r2, r3
 800f72e:	697b      	ldr	r3, [r7, #20]
 800f730:	9300      	str	r3, [sp, #0]
 800f732:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800f736:	68f8      	ldr	r0, [r7, #12]
 800f738:	f002 f8ca 	bl	80118d0 <I2C_TransferConfig>
 800f73c:	e011      	b.n	800f762 <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f742:	b29a      	uxth	r2, r3
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f74c:	b299      	uxth	r1, r3
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f752:	b2da      	uxtb	r2, r3
 800f754:	697b      	ldr	r3, [r7, #20]
 800f756:	9300      	str	r3, [sp, #0]
 800f758:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800f75c:	68f8      	ldr	r0, [r7, #12]
 800f75e:	f002 f8b7 	bl	80118d0 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f762:	693b      	ldr	r3, [r7, #16]
 800f764:	095b      	lsrs	r3, r3, #5
 800f766:	f003 0301 	and.w	r3, r3, #1
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d009      	beq.n	800f782 <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	095b      	lsrs	r3, r3, #5
 800f772:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f776:	2b00      	cmp	r3, #0
 800f778:	d003      	beq.n	800f782 <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800f77a:	6939      	ldr	r1, [r7, #16]
 800f77c:	68f8      	ldr	r0, [r7, #12]
 800f77e:	f000 fee1 	bl	8010544 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2200      	movs	r2, #0
 800f786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f78a:	2300      	movs	r3, #0
}
 800f78c:	4618      	mov	r0, r3
 800f78e:	3718      	adds	r7, #24
 800f790:	46bd      	mov	sp, r7
 800f792:	bd80      	pop	{r7, pc}
 800f794:	80002000 	.word	0x80002000
 800f798:	80002400 	.word	0x80002400

0800f79c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b086      	sub	sp, #24
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	60f8      	str	r0, [r7, #12]
 800f7a4:	60b9      	str	r1, [r7, #8]
 800f7a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800f7ae:	68bb      	ldr	r3, [r7, #8]
 800f7b0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f7b8:	2b01      	cmp	r3, #1
 800f7ba:	d101      	bne.n	800f7c0 <I2C_Slave_ISR_IT+0x24>
 800f7bc:	2302      	movs	r3, #2
 800f7be:	e0ed      	b.n	800f99c <I2C_Slave_ISR_IT+0x200>
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	2201      	movs	r2, #1
 800f7c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f7c8:	693b      	ldr	r3, [r7, #16]
 800f7ca:	095b      	lsrs	r3, r3, #5
 800f7cc:	f003 0301 	and.w	r3, r3, #1
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d00a      	beq.n	800f7ea <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	095b      	lsrs	r3, r3, #5
 800f7d8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d004      	beq.n	800f7ea <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800f7e0:	6939      	ldr	r1, [r7, #16]
 800f7e2:	68f8      	ldr	r0, [r7, #12]
 800f7e4:	f000 ff78 	bl	80106d8 <I2C_ITSlaveCplt>
 800f7e8:	e0d3      	b.n	800f992 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800f7ea:	693b      	ldr	r3, [r7, #16]
 800f7ec:	091b      	lsrs	r3, r3, #4
 800f7ee:	f003 0301 	and.w	r3, r3, #1
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d04d      	beq.n	800f892 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	091b      	lsrs	r3, r3, #4
 800f7fa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d047      	beq.n	800f892 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f806:	b29b      	uxth	r3, r3
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d128      	bne.n	800f85e <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f812:	b2db      	uxtb	r3, r3
 800f814:	2b28      	cmp	r3, #40	@ 0x28
 800f816:	d108      	bne.n	800f82a <I2C_Slave_ISR_IT+0x8e>
 800f818:	697b      	ldr	r3, [r7, #20]
 800f81a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f81e:	d104      	bne.n	800f82a <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800f820:	6939      	ldr	r1, [r7, #16]
 800f822:	68f8      	ldr	r0, [r7, #12]
 800f824:	f001 f9b2 	bl	8010b8c <I2C_ITListenCplt>
 800f828:	e032      	b.n	800f890 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f830:	b2db      	uxtb	r3, r3
 800f832:	2b29      	cmp	r3, #41	@ 0x29
 800f834:	d10e      	bne.n	800f854 <I2C_Slave_ISR_IT+0xb8>
 800f836:	697b      	ldr	r3, [r7, #20]
 800f838:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f83c:	d00a      	beq.n	800f854 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	2210      	movs	r2, #16
 800f844:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800f846:	68f8      	ldr	r0, [r7, #12]
 800f848:	f001 fb0d 	bl	8010e66 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800f84c:	68f8      	ldr	r0, [r7, #12]
 800f84e:	f000 fe1a 	bl	8010486 <I2C_ITSlaveSeqCplt>
 800f852:	e01d      	b.n	800f890 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	2210      	movs	r2, #16
 800f85a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800f85c:	e096      	b.n	800f98c <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	2210      	movs	r2, #16
 800f864:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f86a:	f043 0204 	orr.w	r2, r3, #4
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800f872:	697b      	ldr	r3, [r7, #20]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d004      	beq.n	800f882 <I2C_Slave_ISR_IT+0xe6>
 800f878:	697b      	ldr	r3, [r7, #20]
 800f87a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f87e:	f040 8085 	bne.w	800f98c <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f886:	4619      	mov	r1, r3
 800f888:	68f8      	ldr	r0, [r7, #12]
 800f88a:	f001 f9d5 	bl	8010c38 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800f88e:	e07d      	b.n	800f98c <I2C_Slave_ISR_IT+0x1f0>
 800f890:	e07c      	b.n	800f98c <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800f892:	693b      	ldr	r3, [r7, #16]
 800f894:	089b      	lsrs	r3, r3, #2
 800f896:	f003 0301 	and.w	r3, r3, #1
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d030      	beq.n	800f900 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	089b      	lsrs	r3, r3, #2
 800f8a2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d02a      	beq.n	800f900 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f8ae:	b29b      	uxth	r3, r3
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d018      	beq.n	800f8e6 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8be:	b2d2      	uxtb	r2, r2
 800f8c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8c6:	1c5a      	adds	r2, r3, #1
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f8d0:	3b01      	subs	r3, #1
 800f8d2:	b29a      	uxth	r2, r3
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f8dc:	b29b      	uxth	r3, r3
 800f8de:	3b01      	subs	r3, #1
 800f8e0:	b29a      	uxth	r2, r3
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f8ea:	b29b      	uxth	r3, r3
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d14f      	bne.n	800f990 <I2C_Slave_ISR_IT+0x1f4>
 800f8f0:	697b      	ldr	r3, [r7, #20]
 800f8f2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f8f6:	d04b      	beq.n	800f990 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800f8f8:	68f8      	ldr	r0, [r7, #12]
 800f8fa:	f000 fdc4 	bl	8010486 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800f8fe:	e047      	b.n	800f990 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800f900:	693b      	ldr	r3, [r7, #16]
 800f902:	08db      	lsrs	r3, r3, #3
 800f904:	f003 0301 	and.w	r3, r3, #1
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d00a      	beq.n	800f922 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	08db      	lsrs	r3, r3, #3
 800f910:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800f914:	2b00      	cmp	r3, #0
 800f916:	d004      	beq.n	800f922 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800f918:	6939      	ldr	r1, [r7, #16]
 800f91a:	68f8      	ldr	r0, [r7, #12]
 800f91c:	f000 fcf2 	bl	8010304 <I2C_ITAddrCplt>
 800f920:	e037      	b.n	800f992 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f922:	693b      	ldr	r3, [r7, #16]
 800f924:	085b      	lsrs	r3, r3, #1
 800f926:	f003 0301 	and.w	r3, r3, #1
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d031      	beq.n	800f992 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	085b      	lsrs	r3, r3, #1
 800f932:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800f936:	2b00      	cmp	r3, #0
 800f938:	d02b      	beq.n	800f992 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f93e:	b29b      	uxth	r3, r3
 800f940:	2b00      	cmp	r3, #0
 800f942:	d018      	beq.n	800f976 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f948:	781a      	ldrb	r2, [r3, #0]
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f954:	1c5a      	adds	r2, r3, #1
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f95e:	b29b      	uxth	r3, r3
 800f960:	3b01      	subs	r3, #1
 800f962:	b29a      	uxth	r2, r3
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f96c:	3b01      	subs	r3, #1
 800f96e:	b29a      	uxth	r2, r3
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	851a      	strh	r2, [r3, #40]	@ 0x28
 800f974:	e00d      	b.n	800f992 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800f976:	697b      	ldr	r3, [r7, #20]
 800f978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f97c:	d002      	beq.n	800f984 <I2C_Slave_ISR_IT+0x1e8>
 800f97e:	697b      	ldr	r3, [r7, #20]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d106      	bne.n	800f992 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800f984:	68f8      	ldr	r0, [r7, #12]
 800f986:	f000 fd7e 	bl	8010486 <I2C_ITSlaveSeqCplt>
 800f98a:	e002      	b.n	800f992 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800f98c:	bf00      	nop
 800f98e:	e000      	b.n	800f992 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800f990:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	2200      	movs	r2, #0
 800f996:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800f99a:	2300      	movs	r3, #0
}
 800f99c:	4618      	mov	r0, r3
 800f99e:	3718      	adds	r7, #24
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	bd80      	pop	{r7, pc}

0800f9a4 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b088      	sub	sp, #32
 800f9a8:	af02      	add	r7, sp, #8
 800f9aa:	60f8      	str	r0, [r7, #12]
 800f9ac:	60b9      	str	r1, [r7, #8]
 800f9ae:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f9b6:	2b01      	cmp	r3, #1
 800f9b8:	d101      	bne.n	800f9be <I2C_Master_ISR_DMA+0x1a>
 800f9ba:	2302      	movs	r3, #2
 800f9bc:	e0e1      	b.n	800fb82 <I2C_Master_ISR_DMA+0x1de>
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	2201      	movs	r2, #1
 800f9c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800f9c6:	68bb      	ldr	r3, [r7, #8]
 800f9c8:	091b      	lsrs	r3, r3, #4
 800f9ca:	f003 0301 	and.w	r3, r3, #1
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d017      	beq.n	800fa02 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	091b      	lsrs	r3, r3, #4
 800f9d6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d011      	beq.n	800fa02 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	2210      	movs	r2, #16
 800f9e4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f9ea:	f043 0204 	orr.w	r2, r3, #4
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800f9f2:	2120      	movs	r1, #32
 800f9f4:	68f8      	ldr	r0, [r7, #12]
 800f9f6:	f001 ff9d 	bl	8011934 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800f9fa:	68f8      	ldr	r0, [r7, #12]
 800f9fc:	f001 fa33 	bl	8010e66 <I2C_Flush_TXDR>
 800fa00:	e0ba      	b.n	800fb78 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800fa02:	68bb      	ldr	r3, [r7, #8]
 800fa04:	09db      	lsrs	r3, r3, #7
 800fa06:	f003 0301 	and.w	r3, r3, #1
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d072      	beq.n	800faf4 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	099b      	lsrs	r3, r3, #6
 800fa12:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d06c      	beq.n	800faf4 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	681a      	ldr	r2, [r3, #0]
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fa28:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fa2e:	b29b      	uxth	r3, r3
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d04e      	beq.n	800fad2 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	685b      	ldr	r3, [r3, #4]
 800fa3a:	b29b      	uxth	r3, r3
 800fa3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fa40:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fa46:	b29b      	uxth	r3, r3
 800fa48:	2bff      	cmp	r3, #255	@ 0xff
 800fa4a:	d906      	bls.n	800fa5a <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	22ff      	movs	r2, #255	@ 0xff
 800fa50:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800fa52:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800fa56:	617b      	str	r3, [r7, #20]
 800fa58:	e010      	b.n	800fa7c <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fa5e:	b29a      	uxth	r2, r3
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa68:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800fa6c:	d003      	beq.n	800fa76 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa72:	617b      	str	r3, [r7, #20]
 800fa74:	e002      	b.n	800fa7c <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800fa76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800fa7a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fa80:	b2da      	uxtb	r2, r3
 800fa82:	8a79      	ldrh	r1, [r7, #18]
 800fa84:	2300      	movs	r3, #0
 800fa86:	9300      	str	r3, [sp, #0]
 800fa88:	697b      	ldr	r3, [r7, #20]
 800fa8a:	68f8      	ldr	r0, [r7, #12]
 800fa8c:	f001 ff20 	bl	80118d0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fa94:	b29a      	uxth	r2, r3
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fa9a:	1ad3      	subs	r3, r2, r3
 800fa9c:	b29a      	uxth	r2, r3
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800faa8:	b2db      	uxtb	r3, r3
 800faaa:	2b22      	cmp	r3, #34	@ 0x22
 800faac:	d108      	bne.n	800fac0 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	681a      	ldr	r2, [r3, #0]
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800fabc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800fabe:	e05b      	b.n	800fb78 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	681a      	ldr	r2, [r3, #0]
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800face:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800fad0:	e052      	b.n	800fb78 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	685b      	ldr	r3, [r3, #4]
 800fad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fadc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fae0:	d003      	beq.n	800faea <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800fae2:	68f8      	ldr	r0, [r7, #12]
 800fae4:	f000 fc92 	bl	801040c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800fae8:	e046      	b.n	800fb78 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800faea:	2140      	movs	r1, #64	@ 0x40
 800faec:	68f8      	ldr	r0, [r7, #12]
 800faee:	f001 f8a3 	bl	8010c38 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800faf2:	e041      	b.n	800fb78 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800faf4:	68bb      	ldr	r3, [r7, #8]
 800faf6:	099b      	lsrs	r3, r3, #6
 800faf8:	f003 0301 	and.w	r3, r3, #1
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d029      	beq.n	800fb54 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	099b      	lsrs	r3, r3, #6
 800fb04:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d023      	beq.n	800fb54 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fb10:	b29b      	uxth	r3, r3
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d119      	bne.n	800fb4a <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	685b      	ldr	r3, [r3, #4]
 800fb1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fb20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fb24:	d027      	beq.n	800fb76 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb2a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800fb2e:	d108      	bne.n	800fb42 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	685a      	ldr	r2, [r3, #4]
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fb3e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800fb40:	e019      	b.n	800fb76 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800fb42:	68f8      	ldr	r0, [r7, #12]
 800fb44:	f000 fc62 	bl	801040c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800fb48:	e015      	b.n	800fb76 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800fb4a:	2140      	movs	r1, #64	@ 0x40
 800fb4c:	68f8      	ldr	r0, [r7, #12]
 800fb4e:	f001 f873 	bl	8010c38 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800fb52:	e010      	b.n	800fb76 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800fb54:	68bb      	ldr	r3, [r7, #8]
 800fb56:	095b      	lsrs	r3, r3, #5
 800fb58:	f003 0301 	and.w	r3, r3, #1
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d00b      	beq.n	800fb78 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	095b      	lsrs	r3, r3, #5
 800fb64:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d005      	beq.n	800fb78 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800fb6c:	68b9      	ldr	r1, [r7, #8]
 800fb6e:	68f8      	ldr	r0, [r7, #12]
 800fb70:	f000 fce8 	bl	8010544 <I2C_ITMasterCplt>
 800fb74:	e000      	b.n	800fb78 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800fb76:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fb80:	2300      	movs	r3, #0
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	3718      	adds	r7, #24
 800fb86:	46bd      	mov	sp, r7
 800fb88:	bd80      	pop	{r7, pc}
	...

0800fb8c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b088      	sub	sp, #32
 800fb90:	af02      	add	r7, sp, #8
 800fb92:	60f8      	str	r0, [r7, #12]
 800fb94:	60b9      	str	r1, [r7, #8]
 800fb96:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800fb98:	4b92      	ldr	r3, [pc, #584]	@ (800fde4 <I2C_Mem_ISR_DMA+0x258>)
 800fb9a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fba2:	2b01      	cmp	r3, #1
 800fba4:	d101      	bne.n	800fbaa <I2C_Mem_ISR_DMA+0x1e>
 800fba6:	2302      	movs	r3, #2
 800fba8:	e118      	b.n	800fddc <I2C_Mem_ISR_DMA+0x250>
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	2201      	movs	r2, #1
 800fbae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800fbb2:	68bb      	ldr	r3, [r7, #8]
 800fbb4:	091b      	lsrs	r3, r3, #4
 800fbb6:	f003 0301 	and.w	r3, r3, #1
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d017      	beq.n	800fbee <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	091b      	lsrs	r3, r3, #4
 800fbc2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d011      	beq.n	800fbee <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	2210      	movs	r2, #16
 800fbd0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbd6:	f043 0204 	orr.w	r2, r3, #4
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800fbde:	2120      	movs	r1, #32
 800fbe0:	68f8      	ldr	r0, [r7, #12]
 800fbe2:	f001 fea7 	bl	8011934 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800fbe6:	68f8      	ldr	r0, [r7, #12]
 800fbe8:	f001 f93d 	bl	8010e66 <I2C_Flush_TXDR>
 800fbec:	e0f1      	b.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	085b      	lsrs	r3, r3, #1
 800fbf2:	f003 0301 	and.w	r3, r3, #1
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d00f      	beq.n	800fc1a <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	085b      	lsrs	r3, r3, #1
 800fbfe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d009      	beq.n	800fc1a <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	68fa      	ldr	r2, [r7, #12]
 800fc0c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800fc0e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	f04f 32ff 	mov.w	r2, #4294967295
 800fc16:	651a      	str	r2, [r3, #80]	@ 0x50
 800fc18:	e0db      	b.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800fc1a:	68bb      	ldr	r3, [r7, #8]
 800fc1c:	09db      	lsrs	r3, r3, #7
 800fc1e:	f003 0301 	and.w	r3, r3, #1
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d060      	beq.n	800fce8 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	099b      	lsrs	r3, r3, #6
 800fc2a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d05a      	beq.n	800fce8 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800fc32:	2101      	movs	r1, #1
 800fc34:	68f8      	ldr	r0, [r7, #12]
 800fc36:	f001 ff01 	bl	8011a3c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800fc3a:	2110      	movs	r1, #16
 800fc3c:	68f8      	ldr	r0, [r7, #12]
 800fc3e:	f001 fe79 	bl	8011934 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fc46:	b29b      	uxth	r3, r3
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d048      	beq.n	800fcde <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fc50:	b29b      	uxth	r3, r3
 800fc52:	2bff      	cmp	r3, #255	@ 0xff
 800fc54:	d910      	bls.n	800fc78 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	22ff      	movs	r2, #255	@ 0xff
 800fc5a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fc60:	b299      	uxth	r1, r3
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fc66:	b2da      	uxtb	r2, r3
 800fc68:	2300      	movs	r3, #0
 800fc6a:	9300      	str	r3, [sp, #0]
 800fc6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800fc70:	68f8      	ldr	r0, [r7, #12]
 800fc72:	f001 fe2d 	bl	80118d0 <I2C_TransferConfig>
 800fc76:	e011      	b.n	800fc9c <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fc7c:	b29a      	uxth	r2, r3
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fc86:	b299      	uxth	r1, r3
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fc8c:	b2da      	uxtb	r2, r3
 800fc8e:	2300      	movs	r3, #0
 800fc90:	9300      	str	r3, [sp, #0]
 800fc92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800fc96:	68f8      	ldr	r0, [r7, #12]
 800fc98:	f001 fe1a 	bl	80118d0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fca0:	b29a      	uxth	r2, r3
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fca6:	1ad3      	subs	r3, r2, r3
 800fca8:	b29a      	uxth	r2, r3
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fcb4:	b2db      	uxtb	r3, r3
 800fcb6:	2b22      	cmp	r3, #34	@ 0x22
 800fcb8:	d108      	bne.n	800fccc <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	681a      	ldr	r2, [r3, #0]
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800fcc8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800fcca:	e082      	b.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	681a      	ldr	r2, [r3, #0]
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fcda:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800fcdc:	e079      	b.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800fcde:	2140      	movs	r1, #64	@ 0x40
 800fce0:	68f8      	ldr	r0, [r7, #12]
 800fce2:	f000 ffa9 	bl	8010c38 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800fce6:	e074      	b.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800fce8:	68bb      	ldr	r3, [r7, #8]
 800fcea:	099b      	lsrs	r3, r3, #6
 800fcec:	f003 0301 	and.w	r3, r3, #1
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d05e      	beq.n	800fdb2 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	099b      	lsrs	r3, r3, #6
 800fcf8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d058      	beq.n	800fdb2 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800fd00:	2101      	movs	r1, #1
 800fd02:	68f8      	ldr	r0, [r7, #12]
 800fd04:	f001 fe9a 	bl	8011a3c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800fd08:	2110      	movs	r1, #16
 800fd0a:	68f8      	ldr	r0, [r7, #12]
 800fd0c:	f001 fe12 	bl	8011934 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fd16:	b2db      	uxtb	r3, r3
 800fd18:	2b22      	cmp	r3, #34	@ 0x22
 800fd1a:	d101      	bne.n	800fd20 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800fd1c:	4b32      	ldr	r3, [pc, #200]	@ (800fde8 <I2C_Mem_ISR_DMA+0x25c>)
 800fd1e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fd24:	b29b      	uxth	r3, r3
 800fd26:	2bff      	cmp	r3, #255	@ 0xff
 800fd28:	d910      	bls.n	800fd4c <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	22ff      	movs	r2, #255	@ 0xff
 800fd2e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd34:	b299      	uxth	r1, r3
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fd3a:	b2da      	uxtb	r2, r3
 800fd3c:	697b      	ldr	r3, [r7, #20]
 800fd3e:	9300      	str	r3, [sp, #0]
 800fd40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800fd44:	68f8      	ldr	r0, [r7, #12]
 800fd46:	f001 fdc3 	bl	80118d0 <I2C_TransferConfig>
 800fd4a:	e011      	b.n	800fd70 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fd50:	b29a      	uxth	r2, r3
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fd5a:	b299      	uxth	r1, r3
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fd60:	b2da      	uxtb	r2, r3
 800fd62:	697b      	ldr	r3, [r7, #20]
 800fd64:	9300      	str	r3, [sp, #0]
 800fd66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800fd6a:	68f8      	ldr	r0, [r7, #12]
 800fd6c:	f001 fdb0 	bl	80118d0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fd74:	b29a      	uxth	r2, r3
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fd7a:	1ad3      	subs	r3, r2, r3
 800fd7c:	b29a      	uxth	r2, r3
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fd88:	b2db      	uxtb	r3, r3
 800fd8a:	2b22      	cmp	r3, #34	@ 0x22
 800fd8c:	d108      	bne.n	800fda0 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	681a      	ldr	r2, [r3, #0]
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800fd9c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800fd9e:	e018      	b.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	681a      	ldr	r2, [r3, #0]
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fdae:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800fdb0:	e00f      	b.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800fdb2:	68bb      	ldr	r3, [r7, #8]
 800fdb4:	095b      	lsrs	r3, r3, #5
 800fdb6:	f003 0301 	and.w	r3, r3, #1
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d009      	beq.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	095b      	lsrs	r3, r3, #5
 800fdc2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d003      	beq.n	800fdd2 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800fdca:	68b9      	ldr	r1, [r7, #8]
 800fdcc:	68f8      	ldr	r0, [r7, #12]
 800fdce:	f000 fbb9 	bl	8010544 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fdda:	2300      	movs	r3, #0
}
 800fddc:	4618      	mov	r0, r3
 800fdde:	3718      	adds	r7, #24
 800fde0:	46bd      	mov	sp, r7
 800fde2:	bd80      	pop	{r7, pc}
 800fde4:	80002000 	.word	0x80002000
 800fde8:	80002400 	.word	0x80002400

0800fdec <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800fdec:	b580      	push	{r7, lr}
 800fdee:	b088      	sub	sp, #32
 800fdf0:	af00      	add	r7, sp, #0
 800fdf2:	60f8      	str	r0, [r7, #12]
 800fdf4:	60b9      	str	r1, [r7, #8]
 800fdf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdfc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800fdfe:	2300      	movs	r3, #0
 800fe00:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fe08:	2b01      	cmp	r3, #1
 800fe0a:	d101      	bne.n	800fe10 <I2C_Slave_ISR_DMA+0x24>
 800fe0c:	2302      	movs	r3, #2
 800fe0e:	e1cc      	b.n	80101aa <I2C_Slave_ISR_DMA+0x3be>
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	2201      	movs	r2, #1
 800fe14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800fe18:	68bb      	ldr	r3, [r7, #8]
 800fe1a:	095b      	lsrs	r3, r3, #5
 800fe1c:	f003 0301 	and.w	r3, r3, #1
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d00a      	beq.n	800fe3a <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	095b      	lsrs	r3, r3, #5
 800fe28:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d004      	beq.n	800fe3a <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800fe30:	68b9      	ldr	r1, [r7, #8]
 800fe32:	68f8      	ldr	r0, [r7, #12]
 800fe34:	f000 fc50 	bl	80106d8 <I2C_ITSlaveCplt>
 800fe38:	e1b2      	b.n	80101a0 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	091b      	lsrs	r3, r3, #4
 800fe3e:	f003 0301 	and.w	r3, r3, #1
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	f000 819c 	beq.w	8010180 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	091b      	lsrs	r3, r3, #4
 800fe4c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	f000 8195 	beq.w	8010180 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	0b9b      	lsrs	r3, r3, #14
 800fe5a:	f003 0301 	and.w	r3, r3, #1
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d106      	bne.n	800fe70 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	0bdb      	lsrs	r3, r3, #15
 800fe66:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	f000 8181 	beq.w	8010172 <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d07c      	beq.n	800ff72 <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	0bdb      	lsrs	r3, r3, #15
 800fe7c:	f003 0301 	and.w	r3, r3, #1
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d076      	beq.n	800ff72 <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	4a75      	ldr	r2, [pc, #468]	@ (8010060 <I2C_Slave_ISR_DMA+0x274>)
 800fe8c:	4293      	cmp	r3, r2
 800fe8e:	d059      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	4a73      	ldr	r2, [pc, #460]	@ (8010064 <I2C_Slave_ISR_DMA+0x278>)
 800fe98:	4293      	cmp	r3, r2
 800fe9a:	d053      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	4a71      	ldr	r2, [pc, #452]	@ (8010068 <I2C_Slave_ISR_DMA+0x27c>)
 800fea4:	4293      	cmp	r3, r2
 800fea6:	d04d      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	4a6f      	ldr	r2, [pc, #444]	@ (801006c <I2C_Slave_ISR_DMA+0x280>)
 800feb0:	4293      	cmp	r3, r2
 800feb2:	d047      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	4a6d      	ldr	r2, [pc, #436]	@ (8010070 <I2C_Slave_ISR_DMA+0x284>)
 800febc:	4293      	cmp	r3, r2
 800febe:	d041      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	4a6b      	ldr	r2, [pc, #428]	@ (8010074 <I2C_Slave_ISR_DMA+0x288>)
 800fec8:	4293      	cmp	r3, r2
 800feca:	d03b      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	4a69      	ldr	r2, [pc, #420]	@ (8010078 <I2C_Slave_ISR_DMA+0x28c>)
 800fed4:	4293      	cmp	r3, r2
 800fed6:	d035      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	4a67      	ldr	r2, [pc, #412]	@ (801007c <I2C_Slave_ISR_DMA+0x290>)
 800fee0:	4293      	cmp	r3, r2
 800fee2:	d02f      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	4a65      	ldr	r2, [pc, #404]	@ (8010080 <I2C_Slave_ISR_DMA+0x294>)
 800feec:	4293      	cmp	r3, r2
 800feee:	d029      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	4a63      	ldr	r2, [pc, #396]	@ (8010084 <I2C_Slave_ISR_DMA+0x298>)
 800fef8:	4293      	cmp	r3, r2
 800fefa:	d023      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800fefc:	68fb      	ldr	r3, [r7, #12]
 800fefe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	4a61      	ldr	r2, [pc, #388]	@ (8010088 <I2C_Slave_ISR_DMA+0x29c>)
 800ff04:	4293      	cmp	r3, r2
 800ff06:	d01d      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	4a5f      	ldr	r2, [pc, #380]	@ (801008c <I2C_Slave_ISR_DMA+0x2a0>)
 800ff10:	4293      	cmp	r3, r2
 800ff12:	d017      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	4a5d      	ldr	r2, [pc, #372]	@ (8010090 <I2C_Slave_ISR_DMA+0x2a4>)
 800ff1c:	4293      	cmp	r3, r2
 800ff1e:	d011      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	4a5b      	ldr	r2, [pc, #364]	@ (8010094 <I2C_Slave_ISR_DMA+0x2a8>)
 800ff28:	4293      	cmp	r3, r2
 800ff2a:	d00b      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	4a59      	ldr	r2, [pc, #356]	@ (8010098 <I2C_Slave_ISR_DMA+0x2ac>)
 800ff34:	4293      	cmp	r3, r2
 800ff36:	d005      	beq.n	800ff44 <I2C_Slave_ISR_DMA+0x158>
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	4a57      	ldr	r2, [pc, #348]	@ (801009c <I2C_Slave_ISR_DMA+0x2b0>)
 800ff40:	4293      	cmp	r3, r2
 800ff42:	d109      	bne.n	800ff58 <I2C_Slave_ISR_DMA+0x16c>
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	685b      	ldr	r3, [r3, #4]
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	bf0c      	ite	eq
 800ff50:	2301      	moveq	r3, #1
 800ff52:	2300      	movne	r3, #0
 800ff54:	b2db      	uxtb	r3, r3
 800ff56:	e008      	b.n	800ff6a <I2C_Slave_ISR_DMA+0x17e>
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	685b      	ldr	r3, [r3, #4]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	bf0c      	ite	eq
 800ff64:	2301      	moveq	r3, #1
 800ff66:	2300      	movne	r3, #0
 800ff68:	b2db      	uxtb	r3, r3
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d001      	beq.n	800ff72 <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800ff6e:	2301      	movs	r3, #1
 800ff70:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	f000 809f 	beq.w	80100ba <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	0b9b      	lsrs	r3, r3, #14
 800ff80:	f003 0301 	and.w	r3, r3, #1
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	f000 8098 	beq.w	80100ba <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	4a33      	ldr	r2, [pc, #204]	@ (8010060 <I2C_Slave_ISR_DMA+0x274>)
 800ff92:	4293      	cmp	r3, r2
 800ff94:	d059      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800ff96:	68fb      	ldr	r3, [r7, #12]
 800ff98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	4a31      	ldr	r2, [pc, #196]	@ (8010064 <I2C_Slave_ISR_DMA+0x278>)
 800ff9e:	4293      	cmp	r3, r2
 800ffa0:	d053      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	4a2f      	ldr	r2, [pc, #188]	@ (8010068 <I2C_Slave_ISR_DMA+0x27c>)
 800ffaa:	4293      	cmp	r3, r2
 800ffac:	d04d      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	4a2d      	ldr	r2, [pc, #180]	@ (801006c <I2C_Slave_ISR_DMA+0x280>)
 800ffb6:	4293      	cmp	r3, r2
 800ffb8:	d047      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	4a2b      	ldr	r2, [pc, #172]	@ (8010070 <I2C_Slave_ISR_DMA+0x284>)
 800ffc2:	4293      	cmp	r3, r2
 800ffc4:	d041      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	4a29      	ldr	r2, [pc, #164]	@ (8010074 <I2C_Slave_ISR_DMA+0x288>)
 800ffce:	4293      	cmp	r3, r2
 800ffd0:	d03b      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	4a27      	ldr	r2, [pc, #156]	@ (8010078 <I2C_Slave_ISR_DMA+0x28c>)
 800ffda:	4293      	cmp	r3, r2
 800ffdc:	d035      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	4a25      	ldr	r2, [pc, #148]	@ (801007c <I2C_Slave_ISR_DMA+0x290>)
 800ffe6:	4293      	cmp	r3, r2
 800ffe8:	d02f      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	4a23      	ldr	r2, [pc, #140]	@ (8010080 <I2C_Slave_ISR_DMA+0x294>)
 800fff2:	4293      	cmp	r3, r2
 800fff4:	d029      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	4a21      	ldr	r2, [pc, #132]	@ (8010084 <I2C_Slave_ISR_DMA+0x298>)
 800fffe:	4293      	cmp	r3, r2
 8010000:	d023      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	4a1f      	ldr	r2, [pc, #124]	@ (8010088 <I2C_Slave_ISR_DMA+0x29c>)
 801000a:	4293      	cmp	r3, r2
 801000c:	d01d      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	4a1d      	ldr	r2, [pc, #116]	@ (801008c <I2C_Slave_ISR_DMA+0x2a0>)
 8010016:	4293      	cmp	r3, r2
 8010018:	d017      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	4a1b      	ldr	r2, [pc, #108]	@ (8010090 <I2C_Slave_ISR_DMA+0x2a4>)
 8010022:	4293      	cmp	r3, r2
 8010024:	d011      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	4a19      	ldr	r2, [pc, #100]	@ (8010094 <I2C_Slave_ISR_DMA+0x2a8>)
 801002e:	4293      	cmp	r3, r2
 8010030:	d00b      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	4a17      	ldr	r2, [pc, #92]	@ (8010098 <I2C_Slave_ISR_DMA+0x2ac>)
 801003a:	4293      	cmp	r3, r2
 801003c:	d005      	beq.n	801004a <I2C_Slave_ISR_DMA+0x25e>
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	4a15      	ldr	r2, [pc, #84]	@ (801009c <I2C_Slave_ISR_DMA+0x2b0>)
 8010046:	4293      	cmp	r3, r2
 8010048:	d12a      	bne.n	80100a0 <I2C_Slave_ISR_DMA+0x2b4>
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	685b      	ldr	r3, [r3, #4]
 8010052:	2b00      	cmp	r3, #0
 8010054:	bf0c      	ite	eq
 8010056:	2301      	moveq	r3, #1
 8010058:	2300      	movne	r3, #0
 801005a:	b2db      	uxtb	r3, r3
 801005c:	e029      	b.n	80100b2 <I2C_Slave_ISR_DMA+0x2c6>
 801005e:	bf00      	nop
 8010060:	40020010 	.word	0x40020010
 8010064:	40020028 	.word	0x40020028
 8010068:	40020040 	.word	0x40020040
 801006c:	40020058 	.word	0x40020058
 8010070:	40020070 	.word	0x40020070
 8010074:	40020088 	.word	0x40020088
 8010078:	400200a0 	.word	0x400200a0
 801007c:	400200b8 	.word	0x400200b8
 8010080:	40020410 	.word	0x40020410
 8010084:	40020428 	.word	0x40020428
 8010088:	40020440 	.word	0x40020440
 801008c:	40020458 	.word	0x40020458
 8010090:	40020470 	.word	0x40020470
 8010094:	40020488 	.word	0x40020488
 8010098:	400204a0 	.word	0x400204a0
 801009c:	400204b8 	.word	0x400204b8
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	685b      	ldr	r3, [r3, #4]
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	bf0c      	ite	eq
 80100ac:	2301      	moveq	r3, #1
 80100ae:	2300      	movne	r3, #0
 80100b0:	b2db      	uxtb	r3, r3
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d001      	beq.n	80100ba <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 80100b6:	2301      	movs	r3, #1
 80100b8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80100ba:	69fb      	ldr	r3, [r7, #28]
 80100bc:	2b01      	cmp	r3, #1
 80100be:	d128      	bne.n	8010112 <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80100c6:	b2db      	uxtb	r3, r3
 80100c8:	2b28      	cmp	r3, #40	@ 0x28
 80100ca:	d108      	bne.n	80100de <I2C_Slave_ISR_DMA+0x2f2>
 80100cc:	69bb      	ldr	r3, [r7, #24]
 80100ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80100d2:	d104      	bne.n	80100de <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80100d4:	68b9      	ldr	r1, [r7, #8]
 80100d6:	68f8      	ldr	r0, [r7, #12]
 80100d8:	f000 fd58 	bl	8010b8c <I2C_ITListenCplt>
 80100dc:	e048      	b.n	8010170 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80100e4:	b2db      	uxtb	r3, r3
 80100e6:	2b29      	cmp	r3, #41	@ 0x29
 80100e8:	d10e      	bne.n	8010108 <I2C_Slave_ISR_DMA+0x31c>
 80100ea:	69bb      	ldr	r3, [r7, #24]
 80100ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80100f0:	d00a      	beq.n	8010108 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	2210      	movs	r2, #16
 80100f8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80100fa:	68f8      	ldr	r0, [r7, #12]
 80100fc:	f000 feb3 	bl	8010e66 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8010100:	68f8      	ldr	r0, [r7, #12]
 8010102:	f000 f9c0 	bl	8010486 <I2C_ITSlaveSeqCplt>
 8010106:	e033      	b.n	8010170 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	2210      	movs	r2, #16
 801010e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8010110:	e034      	b.n	801017c <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	2210      	movs	r2, #16
 8010118:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801011e:	f043 0204 	orr.w	r2, r3, #4
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801012c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 801012e:	69bb      	ldr	r3, [r7, #24]
 8010130:	2b00      	cmp	r3, #0
 8010132:	d003      	beq.n	801013c <I2C_Slave_ISR_DMA+0x350>
 8010134:	69bb      	ldr	r3, [r7, #24]
 8010136:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801013a:	d11f      	bne.n	801017c <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 801013c:	7dfb      	ldrb	r3, [r7, #23]
 801013e:	2b21      	cmp	r3, #33	@ 0x21
 8010140:	d002      	beq.n	8010148 <I2C_Slave_ISR_DMA+0x35c>
 8010142:	7dfb      	ldrb	r3, [r7, #23]
 8010144:	2b29      	cmp	r3, #41	@ 0x29
 8010146:	d103      	bne.n	8010150 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	2221      	movs	r2, #33	@ 0x21
 801014c:	631a      	str	r2, [r3, #48]	@ 0x30
 801014e:	e008      	b.n	8010162 <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8010150:	7dfb      	ldrb	r3, [r7, #23]
 8010152:	2b22      	cmp	r3, #34	@ 0x22
 8010154:	d002      	beq.n	801015c <I2C_Slave_ISR_DMA+0x370>
 8010156:	7dfb      	ldrb	r3, [r7, #23]
 8010158:	2b2a      	cmp	r3, #42	@ 0x2a
 801015a:	d102      	bne.n	8010162 <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	2222      	movs	r2, #34	@ 0x22
 8010160:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010166:	4619      	mov	r1, r3
 8010168:	68f8      	ldr	r0, [r7, #12]
 801016a:	f000 fd65 	bl	8010c38 <I2C_ITError>
      if (treatdmanack == 1U)
 801016e:	e005      	b.n	801017c <I2C_Slave_ISR_DMA+0x390>
 8010170:	e004      	b.n	801017c <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	2210      	movs	r2, #16
 8010178:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 801017a:	e011      	b.n	80101a0 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 801017c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 801017e:	e00f      	b.n	80101a0 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8010180:	68bb      	ldr	r3, [r7, #8]
 8010182:	08db      	lsrs	r3, r3, #3
 8010184:	f003 0301 	and.w	r3, r3, #1
 8010188:	2b00      	cmp	r3, #0
 801018a:	d009      	beq.n	80101a0 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	08db      	lsrs	r3, r3, #3
 8010190:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8010194:	2b00      	cmp	r3, #0
 8010196:	d003      	beq.n	80101a0 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8010198:	68b9      	ldr	r1, [r7, #8]
 801019a:	68f8      	ldr	r0, [r7, #12]
 801019c:	f000 f8b2 	bl	8010304 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	2200      	movs	r2, #0
 80101a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80101a8:	2300      	movs	r3, #0
}
 80101aa:	4618      	mov	r0, r3
 80101ac:	3720      	adds	r7, #32
 80101ae:	46bd      	mov	sp, r7
 80101b0:	bd80      	pop	{r7, pc}
 80101b2:	bf00      	nop

080101b4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b086      	sub	sp, #24
 80101b8:	af02      	add	r7, sp, #8
 80101ba:	60f8      	str	r0, [r7, #12]
 80101bc:	4608      	mov	r0, r1
 80101be:	4611      	mov	r1, r2
 80101c0:	461a      	mov	r2, r3
 80101c2:	4603      	mov	r3, r0
 80101c4:	817b      	strh	r3, [r7, #10]
 80101c6:	460b      	mov	r3, r1
 80101c8:	813b      	strh	r3, [r7, #8]
 80101ca:	4613      	mov	r3, r2
 80101cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80101ce:	88fb      	ldrh	r3, [r7, #6]
 80101d0:	b2da      	uxtb	r2, r3
 80101d2:	8979      	ldrh	r1, [r7, #10]
 80101d4:	4b20      	ldr	r3, [pc, #128]	@ (8010258 <I2C_RequestMemoryWrite+0xa4>)
 80101d6:	9300      	str	r3, [sp, #0]
 80101d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80101dc:	68f8      	ldr	r0, [r7, #12]
 80101de:	f001 fb77 	bl	80118d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80101e2:	69fa      	ldr	r2, [r7, #28]
 80101e4:	69b9      	ldr	r1, [r7, #24]
 80101e6:	68f8      	ldr	r0, [r7, #12]
 80101e8:	f001 f97b 	bl	80114e2 <I2C_WaitOnTXISFlagUntilTimeout>
 80101ec:	4603      	mov	r3, r0
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d001      	beq.n	80101f6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80101f2:	2301      	movs	r3, #1
 80101f4:	e02c      	b.n	8010250 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80101f6:	88fb      	ldrh	r3, [r7, #6]
 80101f8:	2b01      	cmp	r3, #1
 80101fa:	d105      	bne.n	8010208 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80101fc:	893b      	ldrh	r3, [r7, #8]
 80101fe:	b2da      	uxtb	r2, r3
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	629a      	str	r2, [r3, #40]	@ 0x28
 8010206:	e015      	b.n	8010234 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8010208:	893b      	ldrh	r3, [r7, #8]
 801020a:	0a1b      	lsrs	r3, r3, #8
 801020c:	b29b      	uxth	r3, r3
 801020e:	b2da      	uxtb	r2, r3
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010216:	69fa      	ldr	r2, [r7, #28]
 8010218:	69b9      	ldr	r1, [r7, #24]
 801021a:	68f8      	ldr	r0, [r7, #12]
 801021c:	f001 f961 	bl	80114e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8010220:	4603      	mov	r3, r0
 8010222:	2b00      	cmp	r3, #0
 8010224:	d001      	beq.n	801022a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8010226:	2301      	movs	r3, #1
 8010228:	e012      	b.n	8010250 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 801022a:	893b      	ldrh	r3, [r7, #8]
 801022c:	b2da      	uxtb	r2, r3
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8010234:	69fb      	ldr	r3, [r7, #28]
 8010236:	9300      	str	r3, [sp, #0]
 8010238:	69bb      	ldr	r3, [r7, #24]
 801023a:	2200      	movs	r2, #0
 801023c:	2180      	movs	r1, #128	@ 0x80
 801023e:	68f8      	ldr	r0, [r7, #12]
 8010240:	f001 f8f6 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 8010244:	4603      	mov	r3, r0
 8010246:	2b00      	cmp	r3, #0
 8010248:	d001      	beq.n	801024e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 801024a:	2301      	movs	r3, #1
 801024c:	e000      	b.n	8010250 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 801024e:	2300      	movs	r3, #0
}
 8010250:	4618      	mov	r0, r3
 8010252:	3710      	adds	r7, #16
 8010254:	46bd      	mov	sp, r7
 8010256:	bd80      	pop	{r7, pc}
 8010258:	80002000 	.word	0x80002000

0801025c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b086      	sub	sp, #24
 8010260:	af02      	add	r7, sp, #8
 8010262:	60f8      	str	r0, [r7, #12]
 8010264:	4608      	mov	r0, r1
 8010266:	4611      	mov	r1, r2
 8010268:	461a      	mov	r2, r3
 801026a:	4603      	mov	r3, r0
 801026c:	817b      	strh	r3, [r7, #10]
 801026e:	460b      	mov	r3, r1
 8010270:	813b      	strh	r3, [r7, #8]
 8010272:	4613      	mov	r3, r2
 8010274:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8010276:	88fb      	ldrh	r3, [r7, #6]
 8010278:	b2da      	uxtb	r2, r3
 801027a:	8979      	ldrh	r1, [r7, #10]
 801027c:	4b20      	ldr	r3, [pc, #128]	@ (8010300 <I2C_RequestMemoryRead+0xa4>)
 801027e:	9300      	str	r3, [sp, #0]
 8010280:	2300      	movs	r3, #0
 8010282:	68f8      	ldr	r0, [r7, #12]
 8010284:	f001 fb24 	bl	80118d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8010288:	69fa      	ldr	r2, [r7, #28]
 801028a:	69b9      	ldr	r1, [r7, #24]
 801028c:	68f8      	ldr	r0, [r7, #12]
 801028e:	f001 f928 	bl	80114e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8010292:	4603      	mov	r3, r0
 8010294:	2b00      	cmp	r3, #0
 8010296:	d001      	beq.n	801029c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8010298:	2301      	movs	r3, #1
 801029a:	e02c      	b.n	80102f6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 801029c:	88fb      	ldrh	r3, [r7, #6]
 801029e:	2b01      	cmp	r3, #1
 80102a0:	d105      	bne.n	80102ae <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80102a2:	893b      	ldrh	r3, [r7, #8]
 80102a4:	b2da      	uxtb	r2, r3
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80102ac:	e015      	b.n	80102da <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80102ae:	893b      	ldrh	r3, [r7, #8]
 80102b0:	0a1b      	lsrs	r3, r3, #8
 80102b2:	b29b      	uxth	r3, r3
 80102b4:	b2da      	uxtb	r2, r3
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80102bc:	69fa      	ldr	r2, [r7, #28]
 80102be:	69b9      	ldr	r1, [r7, #24]
 80102c0:	68f8      	ldr	r0, [r7, #12]
 80102c2:	f001 f90e 	bl	80114e2 <I2C_WaitOnTXISFlagUntilTimeout>
 80102c6:	4603      	mov	r3, r0
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d001      	beq.n	80102d0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80102cc:	2301      	movs	r3, #1
 80102ce:	e012      	b.n	80102f6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80102d0:	893b      	ldrh	r3, [r7, #8]
 80102d2:	b2da      	uxtb	r2, r3
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80102da:	69fb      	ldr	r3, [r7, #28]
 80102dc:	9300      	str	r3, [sp, #0]
 80102de:	69bb      	ldr	r3, [r7, #24]
 80102e0:	2200      	movs	r2, #0
 80102e2:	2140      	movs	r1, #64	@ 0x40
 80102e4:	68f8      	ldr	r0, [r7, #12]
 80102e6:	f001 f8a3 	bl	8011430 <I2C_WaitOnFlagUntilTimeout>
 80102ea:	4603      	mov	r3, r0
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d001      	beq.n	80102f4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80102f0:	2301      	movs	r3, #1
 80102f2:	e000      	b.n	80102f6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80102f4:	2300      	movs	r3, #0
}
 80102f6:	4618      	mov	r0, r3
 80102f8:	3710      	adds	r7, #16
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bd80      	pop	{r7, pc}
 80102fe:	bf00      	nop
 8010300:	80002000 	.word	0x80002000

08010304 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b084      	sub	sp, #16
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010314:	b2db      	uxtb	r3, r3
 8010316:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 801031a:	2b28      	cmp	r3, #40	@ 0x28
 801031c:	d16a      	bne.n	80103f4 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	699b      	ldr	r3, [r3, #24]
 8010324:	0c1b      	lsrs	r3, r3, #16
 8010326:	b2db      	uxtb	r3, r3
 8010328:	f003 0301 	and.w	r3, r3, #1
 801032c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	699b      	ldr	r3, [r3, #24]
 8010334:	0c1b      	lsrs	r3, r3, #16
 8010336:	b29b      	uxth	r3, r3
 8010338:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 801033c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	681b      	ldr	r3, [r3, #0]
 8010342:	689b      	ldr	r3, [r3, #8]
 8010344:	b29b      	uxth	r3, r3
 8010346:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801034a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	68db      	ldr	r3, [r3, #12]
 8010352:	b29b      	uxth	r3, r3
 8010354:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8010358:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	68db      	ldr	r3, [r3, #12]
 801035e:	2b02      	cmp	r3, #2
 8010360:	d138      	bne.n	80103d4 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8010362:	897b      	ldrh	r3, [r7, #10]
 8010364:	09db      	lsrs	r3, r3, #7
 8010366:	b29a      	uxth	r2, r3
 8010368:	89bb      	ldrh	r3, [r7, #12]
 801036a:	4053      	eors	r3, r2
 801036c:	b29b      	uxth	r3, r3
 801036e:	f003 0306 	and.w	r3, r3, #6
 8010372:	2b00      	cmp	r3, #0
 8010374:	d11c      	bne.n	80103b0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8010376:	897b      	ldrh	r3, [r7, #10]
 8010378:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801037e:	1c5a      	adds	r2, r3, #1
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010388:	2b02      	cmp	r3, #2
 801038a:	d13b      	bne.n	8010404 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	2200      	movs	r2, #0
 8010390:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	2208      	movs	r2, #8
 8010398:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	2200      	movs	r2, #0
 801039e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80103a2:	89ba      	ldrh	r2, [r7, #12]
 80103a4:	7bfb      	ldrb	r3, [r7, #15]
 80103a6:	4619      	mov	r1, r3
 80103a8:	6878      	ldr	r0, [r7, #4]
 80103aa:	f7fe ff28 	bl	800f1fe <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80103ae:	e029      	b.n	8010404 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80103b0:	893b      	ldrh	r3, [r7, #8]
 80103b2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80103b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80103b8:	6878      	ldr	r0, [r7, #4]
 80103ba:	f001 fb3f 	bl	8011a3c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	2200      	movs	r2, #0
 80103c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80103c6:	89ba      	ldrh	r2, [r7, #12]
 80103c8:	7bfb      	ldrb	r3, [r7, #15]
 80103ca:	4619      	mov	r1, r3
 80103cc:	6878      	ldr	r0, [r7, #4]
 80103ce:	f7fe ff16 	bl	800f1fe <HAL_I2C_AddrCallback>
}
 80103d2:	e017      	b.n	8010404 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80103d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80103d8:	6878      	ldr	r0, [r7, #4]
 80103da:	f001 fb2f 	bl	8011a3c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	2200      	movs	r2, #0
 80103e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80103e6:	89ba      	ldrh	r2, [r7, #12]
 80103e8:	7bfb      	ldrb	r3, [r7, #15]
 80103ea:	4619      	mov	r1, r3
 80103ec:	6878      	ldr	r0, [r7, #4]
 80103ee:	f7fe ff06 	bl	800f1fe <HAL_I2C_AddrCallback>
}
 80103f2:	e007      	b.n	8010404 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	2208      	movs	r2, #8
 80103fa:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	2200      	movs	r2, #0
 8010400:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8010404:	bf00      	nop
 8010406:	3710      	adds	r7, #16
 8010408:	46bd      	mov	sp, r7
 801040a:	bd80      	pop	{r7, pc}

0801040c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b082      	sub	sp, #8
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2200      	movs	r2, #0
 8010418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010422:	b2db      	uxtb	r3, r3
 8010424:	2b21      	cmp	r3, #33	@ 0x21
 8010426:	d115      	bne.n	8010454 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	2220      	movs	r2, #32
 801042c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2211      	movs	r2, #17
 8010434:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	2200      	movs	r2, #0
 801043a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 801043c:	2101      	movs	r1, #1
 801043e:	6878      	ldr	r0, [r7, #4]
 8010440:	f001 fafc 	bl	8011a3c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	2200      	movs	r2, #0
 8010448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 801044c:	6878      	ldr	r0, [r7, #4]
 801044e:	f7fe feae 	bl	800f1ae <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8010452:	e014      	b.n	801047e <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	2220      	movs	r2, #32
 8010458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	2212      	movs	r2, #18
 8010460:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	2200      	movs	r2, #0
 8010466:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8010468:	2102      	movs	r1, #2
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f001 fae6 	bl	8011a3c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	2200      	movs	r2, #0
 8010474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8010478:	6878      	ldr	r0, [r7, #4]
 801047a:	f7fe fea2 	bl	800f1c2 <HAL_I2C_MasterRxCpltCallback>
}
 801047e:	bf00      	nop
 8010480:	3708      	adds	r7, #8
 8010482:	46bd      	mov	sp, r7
 8010484:	bd80      	pop	{r7, pc}

08010486 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8010486:	b580      	push	{r7, lr}
 8010488:	b084      	sub	sp, #16
 801048a:	af00      	add	r7, sp, #0
 801048c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	2200      	movs	r2, #0
 801049a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	0b9b      	lsrs	r3, r3, #14
 80104a2:	f003 0301 	and.w	r3, r3, #1
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d008      	beq.n	80104bc <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	681a      	ldr	r2, [r3, #0]
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80104b8:	601a      	str	r2, [r3, #0]
 80104ba:	e00d      	b.n	80104d8 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	0bdb      	lsrs	r3, r3, #15
 80104c0:	f003 0301 	and.w	r3, r3, #1
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d007      	beq.n	80104d8 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	681a      	ldr	r2, [r3, #0]
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80104d6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80104de:	b2db      	uxtb	r3, r3
 80104e0:	2b29      	cmp	r3, #41	@ 0x29
 80104e2:	d112      	bne.n	801050a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	2228      	movs	r2, #40	@ 0x28
 80104e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	2221      	movs	r2, #33	@ 0x21
 80104f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80104f2:	2101      	movs	r1, #1
 80104f4:	6878      	ldr	r0, [r7, #4]
 80104f6:	f001 faa1 	bl	8011a3c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	2200      	movs	r2, #0
 80104fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8010502:	6878      	ldr	r0, [r7, #4]
 8010504:	f7fe fe67 	bl	800f1d6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8010508:	e017      	b.n	801053a <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010510:	b2db      	uxtb	r3, r3
 8010512:	2b2a      	cmp	r3, #42	@ 0x2a
 8010514:	d111      	bne.n	801053a <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	2228      	movs	r2, #40	@ 0x28
 801051a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	2222      	movs	r2, #34	@ 0x22
 8010522:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8010524:	2102      	movs	r1, #2
 8010526:	6878      	ldr	r0, [r7, #4]
 8010528:	f001 fa88 	bl	8011a3c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2200      	movs	r2, #0
 8010530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8010534:	6878      	ldr	r0, [r7, #4]
 8010536:	f7fe fe58 	bl	800f1ea <HAL_I2C_SlaveRxCpltCallback>
}
 801053a:	bf00      	nop
 801053c:	3710      	adds	r7, #16
 801053e:	46bd      	mov	sp, r7
 8010540:	bd80      	pop	{r7, pc}
	...

08010544 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8010544:	b580      	push	{r7, lr}
 8010546:	b086      	sub	sp, #24
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
 801054c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 801054e:	683b      	ldr	r3, [r7, #0]
 8010550:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	2220      	movs	r2, #32
 8010558:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010560:	b2db      	uxtb	r3, r3
 8010562:	2b21      	cmp	r3, #33	@ 0x21
 8010564:	d107      	bne.n	8010576 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8010566:	2101      	movs	r1, #1
 8010568:	6878      	ldr	r0, [r7, #4]
 801056a:	f001 fa67 	bl	8011a3c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	2211      	movs	r2, #17
 8010572:	631a      	str	r2, [r3, #48]	@ 0x30
 8010574:	e00c      	b.n	8010590 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801057c:	b2db      	uxtb	r3, r3
 801057e:	2b22      	cmp	r3, #34	@ 0x22
 8010580:	d106      	bne.n	8010590 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8010582:	2102      	movs	r1, #2
 8010584:	6878      	ldr	r0, [r7, #4]
 8010586:	f001 fa59 	bl	8011a3c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	2212      	movs	r2, #18
 801058e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	6859      	ldr	r1, [r3, #4]
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681a      	ldr	r2, [r3, #0]
 801059a:	4b4d      	ldr	r3, [pc, #308]	@ (80106d0 <I2C_ITMasterCplt+0x18c>)
 801059c:	400b      	ands	r3, r1
 801059e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	2200      	movs	r2, #0
 80105a4:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	4a4a      	ldr	r2, [pc, #296]	@ (80106d4 <I2C_ITMasterCplt+0x190>)
 80105aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80105ac:	697b      	ldr	r3, [r7, #20]
 80105ae:	091b      	lsrs	r3, r3, #4
 80105b0:	f003 0301 	and.w	r3, r3, #1
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d009      	beq.n	80105cc <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	2210      	movs	r2, #16
 80105be:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105c4:	f043 0204 	orr.w	r2, r3, #4
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80105d2:	b2db      	uxtb	r3, r3
 80105d4:	2b60      	cmp	r3, #96	@ 0x60
 80105d6:	d10b      	bne.n	80105f0 <I2C_ITMasterCplt+0xac>
 80105d8:	697b      	ldr	r3, [r7, #20]
 80105da:	089b      	lsrs	r3, r3, #2
 80105dc:	f003 0301 	and.w	r3, r3, #1
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d005      	beq.n	80105f0 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105ea:	b2db      	uxtb	r3, r3
 80105ec:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80105ee:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80105f0:	6878      	ldr	r0, [r7, #4]
 80105f2:	f000 fc38 	bl	8010e66 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105fa:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010602:	b2db      	uxtb	r3, r3
 8010604:	2b60      	cmp	r3, #96	@ 0x60
 8010606:	d002      	beq.n	801060e <I2C_ITMasterCplt+0xca>
 8010608:	693b      	ldr	r3, [r7, #16]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d006      	beq.n	801061c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010612:	4619      	mov	r1, r3
 8010614:	6878      	ldr	r0, [r7, #4]
 8010616:	f000 fb0f 	bl	8010c38 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 801061a:	e054      	b.n	80106c6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010622:	b2db      	uxtb	r3, r3
 8010624:	2b21      	cmp	r3, #33	@ 0x21
 8010626:	d124      	bne.n	8010672 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	2220      	movs	r2, #32
 801062c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2200      	movs	r2, #0
 8010634:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801063c:	b2db      	uxtb	r3, r3
 801063e:	2b40      	cmp	r3, #64	@ 0x40
 8010640:	d10b      	bne.n	801065a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	2200      	movs	r2, #0
 8010646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	2200      	movs	r2, #0
 801064e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8010652:	6878      	ldr	r0, [r7, #4]
 8010654:	f7fe fdeb 	bl	800f22e <HAL_I2C_MemTxCpltCallback>
}
 8010658:	e035      	b.n	80106c6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2200      	movs	r2, #0
 801065e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2200      	movs	r2, #0
 8010666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 801066a:	6878      	ldr	r0, [r7, #4]
 801066c:	f7fe fd9f 	bl	800f1ae <HAL_I2C_MasterTxCpltCallback>
}
 8010670:	e029      	b.n	80106c6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010678:	b2db      	uxtb	r3, r3
 801067a:	2b22      	cmp	r3, #34	@ 0x22
 801067c:	d123      	bne.n	80106c6 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	2220      	movs	r2, #32
 8010682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	2200      	movs	r2, #0
 801068a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010692:	b2db      	uxtb	r3, r3
 8010694:	2b40      	cmp	r3, #64	@ 0x40
 8010696:	d10b      	bne.n	80106b0 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	2200      	movs	r2, #0
 801069c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	2200      	movs	r2, #0
 80106a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80106a8:	6878      	ldr	r0, [r7, #4]
 80106aa:	f7fe fdca 	bl	800f242 <HAL_I2C_MemRxCpltCallback>
}
 80106ae:	e00a      	b.n	80106c6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	2200      	movs	r2, #0
 80106b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	2200      	movs	r2, #0
 80106bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f7fe fd7e 	bl	800f1c2 <HAL_I2C_MasterRxCpltCallback>
}
 80106c6:	bf00      	nop
 80106c8:	3718      	adds	r7, #24
 80106ca:	46bd      	mov	sp, r7
 80106cc:	bd80      	pop	{r7, pc}
 80106ce:	bf00      	nop
 80106d0:	fe00e800 	.word	0xfe00e800
 80106d4:	ffff0000 	.word	0xffff0000

080106d8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	b086      	sub	sp, #24
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
 80106e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106f2:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80106fa:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	2220      	movs	r2, #32
 8010702:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8010704:	7afb      	ldrb	r3, [r7, #11]
 8010706:	2b21      	cmp	r3, #33	@ 0x21
 8010708:	d002      	beq.n	8010710 <I2C_ITSlaveCplt+0x38>
 801070a:	7afb      	ldrb	r3, [r7, #11]
 801070c:	2b29      	cmp	r3, #41	@ 0x29
 801070e:	d108      	bne.n	8010722 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8010710:	f248 0101 	movw	r1, #32769	@ 0x8001
 8010714:	6878      	ldr	r0, [r7, #4]
 8010716:	f001 f991 	bl	8011a3c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	2221      	movs	r2, #33	@ 0x21
 801071e:	631a      	str	r2, [r3, #48]	@ 0x30
 8010720:	e019      	b.n	8010756 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8010722:	7afb      	ldrb	r3, [r7, #11]
 8010724:	2b22      	cmp	r3, #34	@ 0x22
 8010726:	d002      	beq.n	801072e <I2C_ITSlaveCplt+0x56>
 8010728:	7afb      	ldrb	r3, [r7, #11]
 801072a:	2b2a      	cmp	r3, #42	@ 0x2a
 801072c:	d108      	bne.n	8010740 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 801072e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8010732:	6878      	ldr	r0, [r7, #4]
 8010734:	f001 f982 	bl	8011a3c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	2222      	movs	r2, #34	@ 0x22
 801073c:	631a      	str	r2, [r3, #48]	@ 0x30
 801073e:	e00a      	b.n	8010756 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8010740:	7afb      	ldrb	r3, [r7, #11]
 8010742:	2b28      	cmp	r3, #40	@ 0x28
 8010744:	d107      	bne.n	8010756 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8010746:	f248 0103 	movw	r1, #32771	@ 0x8003
 801074a:	6878      	ldr	r0, [r7, #4]
 801074c:	f001 f976 	bl	8011a3c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2200      	movs	r2, #0
 8010754:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	685a      	ldr	r2, [r3, #4]
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010764:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	6859      	ldr	r1, [r3, #4]
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	681a      	ldr	r2, [r3, #0]
 8010770:	4b80      	ldr	r3, [pc, #512]	@ (8010974 <I2C_ITSlaveCplt+0x29c>)
 8010772:	400b      	ands	r3, r1
 8010774:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8010776:	6878      	ldr	r0, [r7, #4]
 8010778:	f000 fb75 	bl	8010e66 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 801077c:	693b      	ldr	r3, [r7, #16]
 801077e:	0b9b      	lsrs	r3, r3, #14
 8010780:	f003 0301 	and.w	r3, r3, #1
 8010784:	2b00      	cmp	r3, #0
 8010786:	d07a      	beq.n	801087e <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	681a      	ldr	r2, [r3, #0]
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8010796:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801079c:	2b00      	cmp	r3, #0
 801079e:	f000 8112 	beq.w	80109c6 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	4a73      	ldr	r2, [pc, #460]	@ (8010978 <I2C_ITSlaveCplt+0x2a0>)
 80107aa:	4293      	cmp	r3, r2
 80107ac:	d059      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	4a71      	ldr	r2, [pc, #452]	@ (801097c <I2C_ITSlaveCplt+0x2a4>)
 80107b6:	4293      	cmp	r3, r2
 80107b8:	d053      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	4a6f      	ldr	r2, [pc, #444]	@ (8010980 <I2C_ITSlaveCplt+0x2a8>)
 80107c2:	4293      	cmp	r3, r2
 80107c4:	d04d      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	4a6d      	ldr	r2, [pc, #436]	@ (8010984 <I2C_ITSlaveCplt+0x2ac>)
 80107ce:	4293      	cmp	r3, r2
 80107d0:	d047      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	4a6b      	ldr	r2, [pc, #428]	@ (8010988 <I2C_ITSlaveCplt+0x2b0>)
 80107da:	4293      	cmp	r3, r2
 80107dc:	d041      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	4a69      	ldr	r2, [pc, #420]	@ (801098c <I2C_ITSlaveCplt+0x2b4>)
 80107e6:	4293      	cmp	r3, r2
 80107e8:	d03b      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	4a67      	ldr	r2, [pc, #412]	@ (8010990 <I2C_ITSlaveCplt+0x2b8>)
 80107f2:	4293      	cmp	r3, r2
 80107f4:	d035      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	4a65      	ldr	r2, [pc, #404]	@ (8010994 <I2C_ITSlaveCplt+0x2bc>)
 80107fe:	4293      	cmp	r3, r2
 8010800:	d02f      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	4a63      	ldr	r2, [pc, #396]	@ (8010998 <I2C_ITSlaveCplt+0x2c0>)
 801080a:	4293      	cmp	r3, r2
 801080c:	d029      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	4a61      	ldr	r2, [pc, #388]	@ (801099c <I2C_ITSlaveCplt+0x2c4>)
 8010816:	4293      	cmp	r3, r2
 8010818:	d023      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	4a5f      	ldr	r2, [pc, #380]	@ (80109a0 <I2C_ITSlaveCplt+0x2c8>)
 8010822:	4293      	cmp	r3, r2
 8010824:	d01d      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	4a5d      	ldr	r2, [pc, #372]	@ (80109a4 <I2C_ITSlaveCplt+0x2cc>)
 801082e:	4293      	cmp	r3, r2
 8010830:	d017      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	4a5b      	ldr	r2, [pc, #364]	@ (80109a8 <I2C_ITSlaveCplt+0x2d0>)
 801083a:	4293      	cmp	r3, r2
 801083c:	d011      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	4a59      	ldr	r2, [pc, #356]	@ (80109ac <I2C_ITSlaveCplt+0x2d4>)
 8010846:	4293      	cmp	r3, r2
 8010848:	d00b      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	4a57      	ldr	r2, [pc, #348]	@ (80109b0 <I2C_ITSlaveCplt+0x2d8>)
 8010852:	4293      	cmp	r3, r2
 8010854:	d005      	beq.n	8010862 <I2C_ITSlaveCplt+0x18a>
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	4a55      	ldr	r2, [pc, #340]	@ (80109b4 <I2C_ITSlaveCplt+0x2dc>)
 801085e:	4293      	cmp	r3, r2
 8010860:	d105      	bne.n	801086e <I2C_ITSlaveCplt+0x196>
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	685b      	ldr	r3, [r3, #4]
 801086a:	b29b      	uxth	r3, r3
 801086c:	e004      	b.n	8010878 <I2C_ITSlaveCplt+0x1a0>
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	685b      	ldr	r3, [r3, #4]
 8010876:	b29b      	uxth	r3, r3
 8010878:	687a      	ldr	r2, [r7, #4]
 801087a:	8553      	strh	r3, [r2, #42]	@ 0x2a
 801087c:	e0a3      	b.n	80109c6 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 801087e:	693b      	ldr	r3, [r7, #16]
 8010880:	0bdb      	lsrs	r3, r3, #15
 8010882:	f003 0301 	and.w	r3, r3, #1
 8010886:	2b00      	cmp	r3, #0
 8010888:	f000 809d 	beq.w	80109c6 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	681a      	ldr	r2, [r3, #0]
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801089a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	f000 8090 	beq.w	80109c6 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	4a32      	ldr	r2, [pc, #200]	@ (8010978 <I2C_ITSlaveCplt+0x2a0>)
 80108ae:	4293      	cmp	r3, r2
 80108b0:	d059      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	4a30      	ldr	r2, [pc, #192]	@ (801097c <I2C_ITSlaveCplt+0x2a4>)
 80108ba:	4293      	cmp	r3, r2
 80108bc:	d053      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	4a2e      	ldr	r2, [pc, #184]	@ (8010980 <I2C_ITSlaveCplt+0x2a8>)
 80108c6:	4293      	cmp	r3, r2
 80108c8:	d04d      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	4a2c      	ldr	r2, [pc, #176]	@ (8010984 <I2C_ITSlaveCplt+0x2ac>)
 80108d2:	4293      	cmp	r3, r2
 80108d4:	d047      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	4a2a      	ldr	r2, [pc, #168]	@ (8010988 <I2C_ITSlaveCplt+0x2b0>)
 80108de:	4293      	cmp	r3, r2
 80108e0:	d041      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	4a28      	ldr	r2, [pc, #160]	@ (801098c <I2C_ITSlaveCplt+0x2b4>)
 80108ea:	4293      	cmp	r3, r2
 80108ec:	d03b      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	4a26      	ldr	r2, [pc, #152]	@ (8010990 <I2C_ITSlaveCplt+0x2b8>)
 80108f6:	4293      	cmp	r3, r2
 80108f8:	d035      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	4a24      	ldr	r2, [pc, #144]	@ (8010994 <I2C_ITSlaveCplt+0x2bc>)
 8010902:	4293      	cmp	r3, r2
 8010904:	d02f      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	4a22      	ldr	r2, [pc, #136]	@ (8010998 <I2C_ITSlaveCplt+0x2c0>)
 801090e:	4293      	cmp	r3, r2
 8010910:	d029      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	4a20      	ldr	r2, [pc, #128]	@ (801099c <I2C_ITSlaveCplt+0x2c4>)
 801091a:	4293      	cmp	r3, r2
 801091c:	d023      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	4a1e      	ldr	r2, [pc, #120]	@ (80109a0 <I2C_ITSlaveCplt+0x2c8>)
 8010926:	4293      	cmp	r3, r2
 8010928:	d01d      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801092e:	681b      	ldr	r3, [r3, #0]
 8010930:	4a1c      	ldr	r2, [pc, #112]	@ (80109a4 <I2C_ITSlaveCplt+0x2cc>)
 8010932:	4293      	cmp	r3, r2
 8010934:	d017      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	4a1a      	ldr	r2, [pc, #104]	@ (80109a8 <I2C_ITSlaveCplt+0x2d0>)
 801093e:	4293      	cmp	r3, r2
 8010940:	d011      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	4a18      	ldr	r2, [pc, #96]	@ (80109ac <I2C_ITSlaveCplt+0x2d4>)
 801094a:	4293      	cmp	r3, r2
 801094c:	d00b      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	4a16      	ldr	r2, [pc, #88]	@ (80109b0 <I2C_ITSlaveCplt+0x2d8>)
 8010956:	4293      	cmp	r3, r2
 8010958:	d005      	beq.n	8010966 <I2C_ITSlaveCplt+0x28e>
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	4a14      	ldr	r2, [pc, #80]	@ (80109b4 <I2C_ITSlaveCplt+0x2dc>)
 8010962:	4293      	cmp	r3, r2
 8010964:	d128      	bne.n	80109b8 <I2C_ITSlaveCplt+0x2e0>
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	685b      	ldr	r3, [r3, #4]
 801096e:	b29b      	uxth	r3, r3
 8010970:	e027      	b.n	80109c2 <I2C_ITSlaveCplt+0x2ea>
 8010972:	bf00      	nop
 8010974:	fe00e800 	.word	0xfe00e800
 8010978:	40020010 	.word	0x40020010
 801097c:	40020028 	.word	0x40020028
 8010980:	40020040 	.word	0x40020040
 8010984:	40020058 	.word	0x40020058
 8010988:	40020070 	.word	0x40020070
 801098c:	40020088 	.word	0x40020088
 8010990:	400200a0 	.word	0x400200a0
 8010994:	400200b8 	.word	0x400200b8
 8010998:	40020410 	.word	0x40020410
 801099c:	40020428 	.word	0x40020428
 80109a0:	40020440 	.word	0x40020440
 80109a4:	40020458 	.word	0x40020458
 80109a8:	40020470 	.word	0x40020470
 80109ac:	40020488 	.word	0x40020488
 80109b0:	400204a0 	.word	0x400204a0
 80109b4:	400204b8 	.word	0x400204b8
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	685b      	ldr	r3, [r3, #4]
 80109c0:	b29b      	uxth	r3, r3
 80109c2:	687a      	ldr	r2, [r7, #4]
 80109c4:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80109c6:	697b      	ldr	r3, [r7, #20]
 80109c8:	089b      	lsrs	r3, r3, #2
 80109ca:	f003 0301 	and.w	r3, r3, #1
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d020      	beq.n	8010a14 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80109d2:	697b      	ldr	r3, [r7, #20]
 80109d4:	f023 0304 	bic.w	r3, r3, #4
 80109d8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109e4:	b2d2      	uxtb	r2, r2
 80109e6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109ec:	1c5a      	adds	r2, r3, #1
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d00c      	beq.n	8010a14 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80109fe:	3b01      	subs	r3, #1
 8010a00:	b29a      	uxth	r2, r3
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010a0a:	b29b      	uxth	r3, r3
 8010a0c:	3b01      	subs	r3, #1
 8010a0e:	b29a      	uxth	r2, r3
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010a18:	b29b      	uxth	r3, r3
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d005      	beq.n	8010a2a <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010a22:	f043 0204 	orr.w	r2, r3, #4
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8010a2a:	697b      	ldr	r3, [r7, #20]
 8010a2c:	091b      	lsrs	r3, r3, #4
 8010a2e:	f003 0301 	and.w	r3, r3, #1
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d04a      	beq.n	8010acc <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8010a36:	693b      	ldr	r3, [r7, #16]
 8010a38:	091b      	lsrs	r3, r3, #4
 8010a3a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d044      	beq.n	8010acc <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8010a42:	687b      	ldr	r3, [r7, #4]
 8010a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010a46:	b29b      	uxth	r3, r3
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d128      	bne.n	8010a9e <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010a52:	b2db      	uxtb	r3, r3
 8010a54:	2b28      	cmp	r3, #40	@ 0x28
 8010a56:	d108      	bne.n	8010a6a <I2C_ITSlaveCplt+0x392>
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010a5e:	d104      	bne.n	8010a6a <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8010a60:	6979      	ldr	r1, [r7, #20]
 8010a62:	6878      	ldr	r0, [r7, #4]
 8010a64:	f000 f892 	bl	8010b8c <I2C_ITListenCplt>
 8010a68:	e030      	b.n	8010acc <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010a70:	b2db      	uxtb	r3, r3
 8010a72:	2b29      	cmp	r3, #41	@ 0x29
 8010a74:	d10e      	bne.n	8010a94 <I2C_ITSlaveCplt+0x3bc>
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8010a7c:	d00a      	beq.n	8010a94 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	2210      	movs	r2, #16
 8010a84:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8010a86:	6878      	ldr	r0, [r7, #4]
 8010a88:	f000 f9ed 	bl	8010e66 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8010a8c:	6878      	ldr	r0, [r7, #4]
 8010a8e:	f7ff fcfa 	bl	8010486 <I2C_ITSlaveSeqCplt>
 8010a92:	e01b      	b.n	8010acc <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	2210      	movs	r2, #16
 8010a9a:	61da      	str	r2, [r3, #28]
 8010a9c:	e016      	b.n	8010acc <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	2210      	movs	r2, #16
 8010aa4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010aaa:	f043 0204 	orr.w	r2, r3, #4
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d003      	beq.n	8010ac0 <I2C_ITSlaveCplt+0x3e8>
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010abe:	d105      	bne.n	8010acc <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ac4:	4619      	mov	r1, r3
 8010ac6:	6878      	ldr	r0, [r7, #4]
 8010ac8:	f000 f8b6 	bl	8010c38 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	2200      	movs	r2, #0
 8010ad0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	2200      	movs	r2, #0
 8010ad8:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d010      	beq.n	8010b04 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ae6:	4619      	mov	r1, r3
 8010ae8:	6878      	ldr	r0, [r7, #4]
 8010aea:	f000 f8a5 	bl	8010c38 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010af4:	b2db      	uxtb	r3, r3
 8010af6:	2b28      	cmp	r3, #40	@ 0x28
 8010af8:	d141      	bne.n	8010b7e <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8010afa:	6979      	ldr	r1, [r7, #20]
 8010afc:	6878      	ldr	r0, [r7, #4]
 8010afe:	f000 f845 	bl	8010b8c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8010b02:	e03c      	b.n	8010b7e <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8010b0c:	d014      	beq.n	8010b38 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 8010b0e:	6878      	ldr	r0, [r7, #4]
 8010b10:	f7ff fcb9 	bl	8010486 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	4a1c      	ldr	r2, [pc, #112]	@ (8010b88 <I2C_ITSlaveCplt+0x4b0>)
 8010b18:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2220      	movs	r2, #32
 8010b1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	2200      	movs	r2, #0
 8010b26:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	2200      	movs	r2, #0
 8010b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8010b30:	6878      	ldr	r0, [r7, #4]
 8010b32:	f7fe fb72 	bl	800f21a <HAL_I2C_ListenCpltCallback>
}
 8010b36:	e022      	b.n	8010b7e <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010b3e:	b2db      	uxtb	r3, r3
 8010b40:	2b22      	cmp	r3, #34	@ 0x22
 8010b42:	d10e      	bne.n	8010b62 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	2220      	movs	r2, #32
 8010b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	2200      	movs	r2, #0
 8010b50:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	2200      	movs	r2, #0
 8010b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8010b5a:	6878      	ldr	r0, [r7, #4]
 8010b5c:	f7fe fb45 	bl	800f1ea <HAL_I2C_SlaveRxCpltCallback>
}
 8010b60:	e00d      	b.n	8010b7e <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	2220      	movs	r2, #32
 8010b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	2200      	movs	r2, #0
 8010b6e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	2200      	movs	r2, #0
 8010b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8010b78:	6878      	ldr	r0, [r7, #4]
 8010b7a:	f7fe fb2c 	bl	800f1d6 <HAL_I2C_SlaveTxCpltCallback>
}
 8010b7e:	bf00      	nop
 8010b80:	3718      	adds	r7, #24
 8010b82:	46bd      	mov	sp, r7
 8010b84:	bd80      	pop	{r7, pc}
 8010b86:	bf00      	nop
 8010b88:	ffff0000 	.word	0xffff0000

08010b8c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b082      	sub	sp, #8
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	6078      	str	r0, [r7, #4]
 8010b94:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	4a26      	ldr	r2, [pc, #152]	@ (8010c34 <I2C_ITListenCplt+0xa8>)
 8010b9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	2200      	movs	r2, #0
 8010ba0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	2220      	movs	r2, #32
 8010ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	2200      	movs	r2, #0
 8010bae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	2200      	movs	r2, #0
 8010bb6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8010bb8:	683b      	ldr	r3, [r7, #0]
 8010bba:	089b      	lsrs	r3, r3, #2
 8010bbc:	f003 0301 	and.w	r3, r3, #1
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d022      	beq.n	8010c0a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bce:	b2d2      	uxtb	r2, r2
 8010bd0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bd6:	1c5a      	adds	r2, r3, #1
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d012      	beq.n	8010c0a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010be8:	3b01      	subs	r3, #1
 8010bea:	b29a      	uxth	r2, r3
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010bf4:	b29b      	uxth	r3, r3
 8010bf6:	3b01      	subs	r3, #1
 8010bf8:	b29a      	uxth	r2, r3
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c02:	f043 0204 	orr.w	r2, r3, #4
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8010c0a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8010c0e:	6878      	ldr	r0, [r7, #4]
 8010c10:	f000 ff14 	bl	8011a3c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	2210      	movs	r2, #16
 8010c1a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	2200      	movs	r2, #0
 8010c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8010c24:	6878      	ldr	r0, [r7, #4]
 8010c26:	f7fe faf8 	bl	800f21a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8010c2a:	bf00      	nop
 8010c2c:	3708      	adds	r7, #8
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}
 8010c32:	bf00      	nop
 8010c34:	ffff0000 	.word	0xffff0000

08010c38 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8010c38:	b580      	push	{r7, lr}
 8010c3a:	b084      	sub	sp, #16
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
 8010c40:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010c48:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	2200      	movs	r2, #0
 8010c4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	4a6d      	ldr	r2, [pc, #436]	@ (8010e0c <I2C_ITError+0x1d4>)
 8010c56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	2200      	movs	r2, #0
 8010c5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010c62:	683b      	ldr	r3, [r7, #0]
 8010c64:	431a      	orrs	r2, r3
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8010c6a:	7bfb      	ldrb	r3, [r7, #15]
 8010c6c:	2b28      	cmp	r3, #40	@ 0x28
 8010c6e:	d005      	beq.n	8010c7c <I2C_ITError+0x44>
 8010c70:	7bfb      	ldrb	r3, [r7, #15]
 8010c72:	2b29      	cmp	r3, #41	@ 0x29
 8010c74:	d002      	beq.n	8010c7c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8010c76:	7bfb      	ldrb	r3, [r7, #15]
 8010c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c7a:	d10b      	bne.n	8010c94 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8010c7c:	2103      	movs	r1, #3
 8010c7e:	6878      	ldr	r0, [r7, #4]
 8010c80:	f000 fedc 	bl	8011a3c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	2228      	movs	r2, #40	@ 0x28
 8010c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	4a60      	ldr	r2, [pc, #384]	@ (8010e10 <I2C_ITError+0x1d8>)
 8010c90:	635a      	str	r2, [r3, #52]	@ 0x34
 8010c92:	e030      	b.n	8010cf6 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8010c94:	f248 0103 	movw	r1, #32771	@ 0x8003
 8010c98:	6878      	ldr	r0, [r7, #4]
 8010c9a:	f000 fecf 	bl	8011a3c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8010c9e:	6878      	ldr	r0, [r7, #4]
 8010ca0:	f000 f8e1 	bl	8010e66 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010caa:	b2db      	uxtb	r3, r3
 8010cac:	2b60      	cmp	r3, #96	@ 0x60
 8010cae:	d01f      	beq.n	8010cf0 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	2220      	movs	r2, #32
 8010cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	699b      	ldr	r3, [r3, #24]
 8010cbe:	f003 0320 	and.w	r3, r3, #32
 8010cc2:	2b20      	cmp	r3, #32
 8010cc4:	d114      	bne.n	8010cf0 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	699b      	ldr	r3, [r3, #24]
 8010ccc:	f003 0310 	and.w	r3, r3, #16
 8010cd0:	2b10      	cmp	r3, #16
 8010cd2:	d109      	bne.n	8010ce8 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	2210      	movs	r2, #16
 8010cda:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ce0:	f043 0204 	orr.w	r2, r3, #4
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	2220      	movs	r2, #32
 8010cee:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	2200      	movs	r2, #0
 8010cf4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010cfa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d039      	beq.n	8010d78 <I2C_ITError+0x140>
 8010d04:	68bb      	ldr	r3, [r7, #8]
 8010d06:	2b11      	cmp	r3, #17
 8010d08:	d002      	beq.n	8010d10 <I2C_ITError+0xd8>
 8010d0a:	68bb      	ldr	r3, [r7, #8]
 8010d0c:	2b21      	cmp	r3, #33	@ 0x21
 8010d0e:	d133      	bne.n	8010d78 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010d1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010d1e:	d107      	bne.n	8010d30 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	681a      	ldr	r2, [r3, #0]
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8010d2e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d34:	4618      	mov	r0, r3
 8010d36:	f7f6 ffdd 	bl	8007cf4 <HAL_DMA_GetState>
 8010d3a:	4603      	mov	r3, r0
 8010d3c:	2b01      	cmp	r3, #1
 8010d3e:	d017      	beq.n	8010d70 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d44:	4a33      	ldr	r2, [pc, #204]	@ (8010e14 <I2C_ITError+0x1dc>)
 8010d46:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d54:	4618      	mov	r0, r3
 8010d56:	f7f5 f9eb 	bl	8006130 <HAL_DMA_Abort_IT>
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d04d      	beq.n	8010dfc <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d66:	687a      	ldr	r2, [r7, #4]
 8010d68:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8010d6a:	4610      	mov	r0, r2
 8010d6c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8010d6e:	e045      	b.n	8010dfc <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8010d70:	6878      	ldr	r0, [r7, #4]
 8010d72:	f000 f851 	bl	8010e18 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8010d76:	e041      	b.n	8010dfc <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d039      	beq.n	8010df4 <I2C_ITError+0x1bc>
 8010d80:	68bb      	ldr	r3, [r7, #8]
 8010d82:	2b12      	cmp	r3, #18
 8010d84:	d002      	beq.n	8010d8c <I2C_ITError+0x154>
 8010d86:	68bb      	ldr	r3, [r7, #8]
 8010d88:	2b22      	cmp	r3, #34	@ 0x22
 8010d8a:	d133      	bne.n	8010df4 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010d9a:	d107      	bne.n	8010dac <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	681a      	ldr	r2, [r3, #0]
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8010daa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010db0:	4618      	mov	r0, r3
 8010db2:	f7f6 ff9f 	bl	8007cf4 <HAL_DMA_GetState>
 8010db6:	4603      	mov	r3, r0
 8010db8:	2b01      	cmp	r3, #1
 8010dba:	d017      	beq.n	8010dec <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dc0:	4a14      	ldr	r2, [pc, #80]	@ (8010e14 <I2C_ITError+0x1dc>)
 8010dc2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	2200      	movs	r2, #0
 8010dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dd0:	4618      	mov	r0, r3
 8010dd2:	f7f5 f9ad 	bl	8006130 <HAL_DMA_Abort_IT>
 8010dd6:	4603      	mov	r3, r0
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d011      	beq.n	8010e00 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010de0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010de2:	687a      	ldr	r2, [r7, #4]
 8010de4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8010de6:	4610      	mov	r0, r2
 8010de8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8010dea:	e009      	b.n	8010e00 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8010dec:	6878      	ldr	r0, [r7, #4]
 8010dee:	f000 f813 	bl	8010e18 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8010df2:	e005      	b.n	8010e00 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8010df4:	6878      	ldr	r0, [r7, #4]
 8010df6:	f000 f80f 	bl	8010e18 <I2C_TreatErrorCallback>
  }
}
 8010dfa:	e002      	b.n	8010e02 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8010dfc:	bf00      	nop
 8010dfe:	e000      	b.n	8010e02 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8010e00:	bf00      	nop
}
 8010e02:	bf00      	nop
 8010e04:	3710      	adds	r7, #16
 8010e06:	46bd      	mov	sp, r7
 8010e08:	bd80      	pop	{r7, pc}
 8010e0a:	bf00      	nop
 8010e0c:	ffff0000 	.word	0xffff0000
 8010e10:	0800f79d 	.word	0x0800f79d
 8010e14:	080113f5 	.word	0x080113f5

08010e18 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b082      	sub	sp, #8
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010e26:	b2db      	uxtb	r3, r3
 8010e28:	2b60      	cmp	r3, #96	@ 0x60
 8010e2a:	d10e      	bne.n	8010e4a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	2220      	movs	r2, #32
 8010e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	2200      	movs	r2, #0
 8010e38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	2200      	movs	r2, #0
 8010e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8010e42:	6878      	ldr	r0, [r7, #4]
 8010e44:	f7fe fa11 	bl	800f26a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8010e48:	e009      	b.n	8010e5e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	2200      	movs	r2, #0
 8010e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8010e58:	6878      	ldr	r0, [r7, #4]
 8010e5a:	f7fe f9fc 	bl	800f256 <HAL_I2C_ErrorCallback>
}
 8010e5e:	bf00      	nop
 8010e60:	3708      	adds	r7, #8
 8010e62:	46bd      	mov	sp, r7
 8010e64:	bd80      	pop	{r7, pc}

08010e66 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8010e66:	b480      	push	{r7}
 8010e68:	b083      	sub	sp, #12
 8010e6a:	af00      	add	r7, sp, #0
 8010e6c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	699b      	ldr	r3, [r3, #24]
 8010e74:	f003 0302 	and.w	r3, r3, #2
 8010e78:	2b02      	cmp	r3, #2
 8010e7a:	d103      	bne.n	8010e84 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	2200      	movs	r2, #0
 8010e82:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	699b      	ldr	r3, [r3, #24]
 8010e8a:	f003 0301 	and.w	r3, r3, #1
 8010e8e:	2b01      	cmp	r3, #1
 8010e90:	d007      	beq.n	8010ea2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	699a      	ldr	r2, [r3, #24]
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	f042 0201 	orr.w	r2, r2, #1
 8010ea0:	619a      	str	r2, [r3, #24]
  }
}
 8010ea2:	bf00      	nop
 8010ea4:	370c      	adds	r7, #12
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eac:	4770      	bx	lr

08010eae <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010eae:	b580      	push	{r7, lr}
 8010eb0:	b084      	sub	sp, #16
 8010eb2:	af00      	add	r7, sp, #0
 8010eb4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010eba:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	681a      	ldr	r2, [r3, #0]
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8010eca:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010ed0:	b29b      	uxth	r3, r3
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d104      	bne.n	8010ee0 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8010ed6:	2120      	movs	r1, #32
 8010ed8:	68f8      	ldr	r0, [r7, #12]
 8010eda:	f000 fd2b 	bl	8011934 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8010ede:	e02d      	b.n	8010f3c <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ee4:	68fa      	ldr	r2, [r7, #12]
 8010ee6:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8010ee8:	441a      	add	r2, r3
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010ef2:	b29b      	uxth	r3, r3
 8010ef4:	2bff      	cmp	r3, #255	@ 0xff
 8010ef6:	d903      	bls.n	8010f00 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	22ff      	movs	r2, #255	@ 0xff
 8010efc:	851a      	strh	r2, [r3, #40]	@ 0x28
 8010efe:	e004      	b.n	8010f0a <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010f04:	b29a      	uxth	r2, r3
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f12:	4619      	mov	r1, r3
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	3328      	adds	r3, #40	@ 0x28
 8010f1a:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8010f20:	f7f4 fb7e 	bl	8005620 <HAL_DMA_Start_IT>
 8010f24:	4603      	mov	r3, r0
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d004      	beq.n	8010f34 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8010f2a:	2110      	movs	r1, #16
 8010f2c:	68f8      	ldr	r0, [r7, #12]
 8010f2e:	f7ff fe83 	bl	8010c38 <I2C_ITError>
}
 8010f32:	e003      	b.n	8010f3c <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8010f34:	2140      	movs	r1, #64	@ 0x40
 8010f36:	68f8      	ldr	r0, [r7, #12]
 8010f38:	f000 fcfc 	bl	8011934 <I2C_Enable_IRQ>
}
 8010f3c:	bf00      	nop
 8010f3e:	3710      	adds	r7, #16
 8010f40:	46bd      	mov	sp, r7
 8010f42:	bd80      	pop	{r7, pc}

08010f44 <I2C_DMASlaveTransmitCplt>:
  * @brief  DMA I2C slave transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b084      	sub	sp, #16
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpoptions = hi2c->XferOptions;
 8010f52:	68fb      	ldr	r3, [r7, #12]
 8010f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f56:	60bb      	str	r3, [r7, #8]

  if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8010f58:	68bb      	ldr	r3, [r7, #8]
 8010f5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010f5e:	d002      	beq.n	8010f66 <I2C_DMASlaveTransmitCplt+0x22>
 8010f60:	68bb      	ldr	r3, [r7, #8]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d10a      	bne.n	8010f7c <I2C_DMASlaveTransmitCplt+0x38>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	681a      	ldr	r2, [r3, #0]
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8010f74:	601a      	str	r2, [r3, #0]

    /* Last Byte is Transmitted */
    /* Call I2C Slave Sequential complete process */
    I2C_ITSlaveSeqCplt(hi2c);
 8010f76:	68f8      	ldr	r0, [r7, #12]
 8010f78:	f7ff fa85 	bl	8010486 <I2C_ITSlaveSeqCplt>
  {
    /* No specific action, Master fully manage the generation of STOP condition */
    /* Mean that this generation can arrive at any time, at the end or during DMA process */
    /* So STOP condition should be manage through Interrupt treatment */
  }
}
 8010f7c:	bf00      	nop
 8010f7e:	3710      	adds	r7, #16
 8010f80:	46bd      	mov	sp, r7
 8010f82:	bd80      	pop	{r7, pc}

08010f84 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b084      	sub	sp, #16
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f90:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	681a      	ldr	r2, [r3, #0]
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8010fa0:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010fa6:	b29b      	uxth	r3, r3
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d104      	bne.n	8010fb6 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8010fac:	2120      	movs	r1, #32
 8010fae:	68f8      	ldr	r0, [r7, #12]
 8010fb0:	f000 fcc0 	bl	8011934 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8010fb4:	e02d      	b.n	8011012 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fba:	68fa      	ldr	r2, [r7, #12]
 8010fbc:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8010fbe:	441a      	add	r2, r3
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010fc8:	b29b      	uxth	r3, r3
 8010fca:	2bff      	cmp	r3, #255	@ 0xff
 8010fcc:	d903      	bls.n	8010fd6 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8010fce:	68fb      	ldr	r3, [r7, #12]
 8010fd0:	22ff      	movs	r2, #255	@ 0xff
 8010fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8010fd4:	e004      	b.n	8010fe0 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8010fda:	b29a      	uxth	r2, r3
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	3324      	adds	r3, #36	@ 0x24
 8010fea:	4619      	mov	r1, r3
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ff0:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8010ff6:	f7f4 fb13 	bl	8005620 <HAL_DMA_Start_IT>
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d004      	beq.n	801100a <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8011000:	2110      	movs	r1, #16
 8011002:	68f8      	ldr	r0, [r7, #12]
 8011004:	f7ff fe18 	bl	8010c38 <I2C_ITError>
}
 8011008:	e003      	b.n	8011012 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 801100a:	2140      	movs	r1, #64	@ 0x40
 801100c:	68f8      	ldr	r0, [r7, #12]
 801100e:	f000 fc91 	bl	8011934 <I2C_Enable_IRQ>
}
 8011012:	bf00      	nop
 8011014:	3710      	adds	r7, #16
 8011016:	46bd      	mov	sp, r7
 8011018:	bd80      	pop	{r7, pc}
	...

0801101c <I2C_DMASlaveReceiveCplt>:
  * @brief  DMA I2C slave receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b084      	sub	sp, #16
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011028:	60fb      	str	r3, [r7, #12]
  uint32_t tmpoptions = hi2c->XferOptions;
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801102e:	60bb      	str	r3, [r7, #8]

  if ((I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U) && \
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	4a42      	ldr	r2, [pc, #264]	@ (8011140 <I2C_DMASlaveReceiveCplt+0x124>)
 8011038:	4293      	cmp	r3, r2
 801103a:	d059      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	4a40      	ldr	r2, [pc, #256]	@ (8011144 <I2C_DMASlaveReceiveCplt+0x128>)
 8011044:	4293      	cmp	r3, r2
 8011046:	d053      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	4a3e      	ldr	r2, [pc, #248]	@ (8011148 <I2C_DMASlaveReceiveCplt+0x12c>)
 8011050:	4293      	cmp	r3, r2
 8011052:	d04d      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	4a3c      	ldr	r2, [pc, #240]	@ (801114c <I2C_DMASlaveReceiveCplt+0x130>)
 801105c:	4293      	cmp	r3, r2
 801105e:	d047      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	4a3a      	ldr	r2, [pc, #232]	@ (8011150 <I2C_DMASlaveReceiveCplt+0x134>)
 8011068:	4293      	cmp	r3, r2
 801106a:	d041      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 801106c:	68fb      	ldr	r3, [r7, #12]
 801106e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	4a38      	ldr	r2, [pc, #224]	@ (8011154 <I2C_DMASlaveReceiveCplt+0x138>)
 8011074:	4293      	cmp	r3, r2
 8011076:	d03b      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	4a36      	ldr	r2, [pc, #216]	@ (8011158 <I2C_DMASlaveReceiveCplt+0x13c>)
 8011080:	4293      	cmp	r3, r2
 8011082:	d035      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	4a34      	ldr	r2, [pc, #208]	@ (801115c <I2C_DMASlaveReceiveCplt+0x140>)
 801108c:	4293      	cmp	r3, r2
 801108e:	d02f      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	4a32      	ldr	r2, [pc, #200]	@ (8011160 <I2C_DMASlaveReceiveCplt+0x144>)
 8011098:	4293      	cmp	r3, r2
 801109a:	d029      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	4a30      	ldr	r2, [pc, #192]	@ (8011164 <I2C_DMASlaveReceiveCplt+0x148>)
 80110a4:	4293      	cmp	r3, r2
 80110a6:	d023      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	4a2e      	ldr	r2, [pc, #184]	@ (8011168 <I2C_DMASlaveReceiveCplt+0x14c>)
 80110b0:	4293      	cmp	r3, r2
 80110b2:	d01d      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	4a2c      	ldr	r2, [pc, #176]	@ (801116c <I2C_DMASlaveReceiveCplt+0x150>)
 80110bc:	4293      	cmp	r3, r2
 80110be:	d017      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	4a2a      	ldr	r2, [pc, #168]	@ (8011170 <I2C_DMASlaveReceiveCplt+0x154>)
 80110c8:	4293      	cmp	r3, r2
 80110ca:	d011      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	4a28      	ldr	r2, [pc, #160]	@ (8011174 <I2C_DMASlaveReceiveCplt+0x158>)
 80110d4:	4293      	cmp	r3, r2
 80110d6:	d00b      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	4a26      	ldr	r2, [pc, #152]	@ (8011178 <I2C_DMASlaveReceiveCplt+0x15c>)
 80110e0:	4293      	cmp	r3, r2
 80110e2:	d005      	beq.n	80110f0 <I2C_DMASlaveReceiveCplt+0xd4>
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	4a24      	ldr	r2, [pc, #144]	@ (801117c <I2C_DMASlaveReceiveCplt+0x160>)
 80110ec:	4293      	cmp	r3, r2
 80110ee:	d109      	bne.n	8011104 <I2C_DMASlaveReceiveCplt+0xe8>
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	685b      	ldr	r3, [r3, #4]
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	bf0c      	ite	eq
 80110fc:	2301      	moveq	r3, #1
 80110fe:	2300      	movne	r3, #0
 8011100:	b2db      	uxtb	r3, r3
 8011102:	e008      	b.n	8011116 <I2C_DMASlaveReceiveCplt+0xfa>
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	685b      	ldr	r3, [r3, #4]
 801110c:	2b00      	cmp	r3, #0
 801110e:	bf0c      	ite	eq
 8011110:	2301      	moveq	r3, #1
 8011112:	2300      	movne	r3, #0
 8011114:	b2db      	uxtb	r3, r3
 8011116:	2b00      	cmp	r3, #0
 8011118:	d00e      	beq.n	8011138 <I2C_DMASlaveReceiveCplt+0x11c>
 801111a:	68bb      	ldr	r3, [r7, #8]
 801111c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8011120:	d00a      	beq.n	8011138 <I2C_DMASlaveReceiveCplt+0x11c>
      (tmpoptions != I2C_NO_OPTION_FRAME))
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	681a      	ldr	r2, [r3, #0]
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011130:	601a      	str	r2, [r3, #0]

    /* Call I2C Slave Sequential complete process */
    I2C_ITSlaveSeqCplt(hi2c);
 8011132:	68f8      	ldr	r0, [r7, #12]
 8011134:	f7ff f9a7 	bl	8010486 <I2C_ITSlaveSeqCplt>
  {
    /* No specific action, Master fully manage the generation of STOP condition */
    /* Mean that this generation can arrive at any time, at the end or during DMA process */
    /* So STOP condition should be manage through Interrupt treatment */
  }
}
 8011138:	bf00      	nop
 801113a:	3710      	adds	r7, #16
 801113c:	46bd      	mov	sp, r7
 801113e:	bd80      	pop	{r7, pc}
 8011140:	40020010 	.word	0x40020010
 8011144:	40020028 	.word	0x40020028
 8011148:	40020040 	.word	0x40020040
 801114c:	40020058 	.word	0x40020058
 8011150:	40020070 	.word	0x40020070
 8011154:	40020088 	.word	0x40020088
 8011158:	400200a0 	.word	0x400200a0
 801115c:	400200b8 	.word	0x400200b8
 8011160:	40020410 	.word	0x40020410
 8011164:	40020428 	.word	0x40020428
 8011168:	40020440 	.word	0x40020440
 801116c:	40020458 	.word	0x40020458
 8011170:	40020470 	.word	0x40020470
 8011174:	40020488 	.word	0x40020488
 8011178:	400204a0 	.word	0x400204a0
 801117c:	400204b8 	.word	0x400204b8

08011180 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b084      	sub	sp, #16
 8011184:	af00      	add	r7, sp, #0
 8011186:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8011188:	2300      	movs	r3, #0
 801118a:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011190:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8011192:	68bb      	ldr	r3, [r7, #8]
 8011194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011196:	2b00      	cmp	r3, #0
 8011198:	d076      	beq.n	8011288 <I2C_DMAError+0x108>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 801119a:	68bb      	ldr	r3, [r7, #8]
 801119c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	4a71      	ldr	r2, [pc, #452]	@ (8011368 <I2C_DMAError+0x1e8>)
 80111a2:	4293      	cmp	r3, r2
 80111a4:	d059      	beq.n	801125a <I2C_DMAError+0xda>
 80111a6:	68bb      	ldr	r3, [r7, #8]
 80111a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	4a6f      	ldr	r2, [pc, #444]	@ (801136c <I2C_DMAError+0x1ec>)
 80111ae:	4293      	cmp	r3, r2
 80111b0:	d053      	beq.n	801125a <I2C_DMAError+0xda>
 80111b2:	68bb      	ldr	r3, [r7, #8]
 80111b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	4a6d      	ldr	r2, [pc, #436]	@ (8011370 <I2C_DMAError+0x1f0>)
 80111ba:	4293      	cmp	r3, r2
 80111bc:	d04d      	beq.n	801125a <I2C_DMAError+0xda>
 80111be:	68bb      	ldr	r3, [r7, #8]
 80111c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111c2:	681b      	ldr	r3, [r3, #0]
 80111c4:	4a6b      	ldr	r2, [pc, #428]	@ (8011374 <I2C_DMAError+0x1f4>)
 80111c6:	4293      	cmp	r3, r2
 80111c8:	d047      	beq.n	801125a <I2C_DMAError+0xda>
 80111ca:	68bb      	ldr	r3, [r7, #8]
 80111cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	4a69      	ldr	r2, [pc, #420]	@ (8011378 <I2C_DMAError+0x1f8>)
 80111d2:	4293      	cmp	r3, r2
 80111d4:	d041      	beq.n	801125a <I2C_DMAError+0xda>
 80111d6:	68bb      	ldr	r3, [r7, #8]
 80111d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	4a67      	ldr	r2, [pc, #412]	@ (801137c <I2C_DMAError+0x1fc>)
 80111de:	4293      	cmp	r3, r2
 80111e0:	d03b      	beq.n	801125a <I2C_DMAError+0xda>
 80111e2:	68bb      	ldr	r3, [r7, #8]
 80111e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	4a65      	ldr	r2, [pc, #404]	@ (8011380 <I2C_DMAError+0x200>)
 80111ea:	4293      	cmp	r3, r2
 80111ec:	d035      	beq.n	801125a <I2C_DMAError+0xda>
 80111ee:	68bb      	ldr	r3, [r7, #8]
 80111f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	4a63      	ldr	r2, [pc, #396]	@ (8011384 <I2C_DMAError+0x204>)
 80111f6:	4293      	cmp	r3, r2
 80111f8:	d02f      	beq.n	801125a <I2C_DMAError+0xda>
 80111fa:	68bb      	ldr	r3, [r7, #8]
 80111fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	4a61      	ldr	r2, [pc, #388]	@ (8011388 <I2C_DMAError+0x208>)
 8011202:	4293      	cmp	r3, r2
 8011204:	d029      	beq.n	801125a <I2C_DMAError+0xda>
 8011206:	68bb      	ldr	r3, [r7, #8]
 8011208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	4a5f      	ldr	r2, [pc, #380]	@ (801138c <I2C_DMAError+0x20c>)
 801120e:	4293      	cmp	r3, r2
 8011210:	d023      	beq.n	801125a <I2C_DMAError+0xda>
 8011212:	68bb      	ldr	r3, [r7, #8]
 8011214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	4a5d      	ldr	r2, [pc, #372]	@ (8011390 <I2C_DMAError+0x210>)
 801121a:	4293      	cmp	r3, r2
 801121c:	d01d      	beq.n	801125a <I2C_DMAError+0xda>
 801121e:	68bb      	ldr	r3, [r7, #8]
 8011220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	4a5b      	ldr	r2, [pc, #364]	@ (8011394 <I2C_DMAError+0x214>)
 8011226:	4293      	cmp	r3, r2
 8011228:	d017      	beq.n	801125a <I2C_DMAError+0xda>
 801122a:	68bb      	ldr	r3, [r7, #8]
 801122c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	4a59      	ldr	r2, [pc, #356]	@ (8011398 <I2C_DMAError+0x218>)
 8011232:	4293      	cmp	r3, r2
 8011234:	d011      	beq.n	801125a <I2C_DMAError+0xda>
 8011236:	68bb      	ldr	r3, [r7, #8]
 8011238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	4a57      	ldr	r2, [pc, #348]	@ (801139c <I2C_DMAError+0x21c>)
 801123e:	4293      	cmp	r3, r2
 8011240:	d00b      	beq.n	801125a <I2C_DMAError+0xda>
 8011242:	68bb      	ldr	r3, [r7, #8]
 8011244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	4a55      	ldr	r2, [pc, #340]	@ (80113a0 <I2C_DMAError+0x220>)
 801124a:	4293      	cmp	r3, r2
 801124c:	d005      	beq.n	801125a <I2C_DMAError+0xda>
 801124e:	68bb      	ldr	r3, [r7, #8]
 8011250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	4a53      	ldr	r2, [pc, #332]	@ (80113a4 <I2C_DMAError+0x224>)
 8011256:	4293      	cmp	r3, r2
 8011258:	d109      	bne.n	801126e <I2C_DMAError+0xee>
 801125a:	68bb      	ldr	r3, [r7, #8]
 801125c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	685b      	ldr	r3, [r3, #4]
 8011262:	2b00      	cmp	r3, #0
 8011264:	bf0c      	ite	eq
 8011266:	2301      	moveq	r3, #1
 8011268:	2300      	movne	r3, #0
 801126a:	b2db      	uxtb	r3, r3
 801126c:	e008      	b.n	8011280 <I2C_DMAError+0x100>
 801126e:	68bb      	ldr	r3, [r7, #8]
 8011270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	685b      	ldr	r3, [r3, #4]
 8011276:	2b00      	cmp	r3, #0
 8011278:	bf0c      	ite	eq
 801127a:	2301      	moveq	r3, #1
 801127c:	2300      	movne	r3, #0
 801127e:	b2db      	uxtb	r3, r3
 8011280:	2b00      	cmp	r3, #0
 8011282:	d001      	beq.n	8011288 <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 8011284:	2301      	movs	r3, #1
 8011286:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8011288:	68bb      	ldr	r3, [r7, #8]
 801128a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801128c:	2b00      	cmp	r3, #0
 801128e:	f000 8098 	beq.w	80113c2 <I2C_DMAError+0x242>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8011292:	68bb      	ldr	r3, [r7, #8]
 8011294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	4a33      	ldr	r2, [pc, #204]	@ (8011368 <I2C_DMAError+0x1e8>)
 801129a:	4293      	cmp	r3, r2
 801129c:	d059      	beq.n	8011352 <I2C_DMAError+0x1d2>
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	4a31      	ldr	r2, [pc, #196]	@ (801136c <I2C_DMAError+0x1ec>)
 80112a6:	4293      	cmp	r3, r2
 80112a8:	d053      	beq.n	8011352 <I2C_DMAError+0x1d2>
 80112aa:	68bb      	ldr	r3, [r7, #8]
 80112ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	4a2f      	ldr	r2, [pc, #188]	@ (8011370 <I2C_DMAError+0x1f0>)
 80112b2:	4293      	cmp	r3, r2
 80112b4:	d04d      	beq.n	8011352 <I2C_DMAError+0x1d2>
 80112b6:	68bb      	ldr	r3, [r7, #8]
 80112b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	4a2d      	ldr	r2, [pc, #180]	@ (8011374 <I2C_DMAError+0x1f4>)
 80112be:	4293      	cmp	r3, r2
 80112c0:	d047      	beq.n	8011352 <I2C_DMAError+0x1d2>
 80112c2:	68bb      	ldr	r3, [r7, #8]
 80112c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	4a2b      	ldr	r2, [pc, #172]	@ (8011378 <I2C_DMAError+0x1f8>)
 80112ca:	4293      	cmp	r3, r2
 80112cc:	d041      	beq.n	8011352 <I2C_DMAError+0x1d2>
 80112ce:	68bb      	ldr	r3, [r7, #8]
 80112d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	4a29      	ldr	r2, [pc, #164]	@ (801137c <I2C_DMAError+0x1fc>)
 80112d6:	4293      	cmp	r3, r2
 80112d8:	d03b      	beq.n	8011352 <I2C_DMAError+0x1d2>
 80112da:	68bb      	ldr	r3, [r7, #8]
 80112dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	4a27      	ldr	r2, [pc, #156]	@ (8011380 <I2C_DMAError+0x200>)
 80112e2:	4293      	cmp	r3, r2
 80112e4:	d035      	beq.n	8011352 <I2C_DMAError+0x1d2>
 80112e6:	68bb      	ldr	r3, [r7, #8]
 80112e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	4a25      	ldr	r2, [pc, #148]	@ (8011384 <I2C_DMAError+0x204>)
 80112ee:	4293      	cmp	r3, r2
 80112f0:	d02f      	beq.n	8011352 <I2C_DMAError+0x1d2>
 80112f2:	68bb      	ldr	r3, [r7, #8]
 80112f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	4a23      	ldr	r2, [pc, #140]	@ (8011388 <I2C_DMAError+0x208>)
 80112fa:	4293      	cmp	r3, r2
 80112fc:	d029      	beq.n	8011352 <I2C_DMAError+0x1d2>
 80112fe:	68bb      	ldr	r3, [r7, #8]
 8011300:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	4a21      	ldr	r2, [pc, #132]	@ (801138c <I2C_DMAError+0x20c>)
 8011306:	4293      	cmp	r3, r2
 8011308:	d023      	beq.n	8011352 <I2C_DMAError+0x1d2>
 801130a:	68bb      	ldr	r3, [r7, #8]
 801130c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	4a1f      	ldr	r2, [pc, #124]	@ (8011390 <I2C_DMAError+0x210>)
 8011312:	4293      	cmp	r3, r2
 8011314:	d01d      	beq.n	8011352 <I2C_DMAError+0x1d2>
 8011316:	68bb      	ldr	r3, [r7, #8]
 8011318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	4a1d      	ldr	r2, [pc, #116]	@ (8011394 <I2C_DMAError+0x214>)
 801131e:	4293      	cmp	r3, r2
 8011320:	d017      	beq.n	8011352 <I2C_DMAError+0x1d2>
 8011322:	68bb      	ldr	r3, [r7, #8]
 8011324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	4a1b      	ldr	r2, [pc, #108]	@ (8011398 <I2C_DMAError+0x218>)
 801132a:	4293      	cmp	r3, r2
 801132c:	d011      	beq.n	8011352 <I2C_DMAError+0x1d2>
 801132e:	68bb      	ldr	r3, [r7, #8]
 8011330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	4a19      	ldr	r2, [pc, #100]	@ (801139c <I2C_DMAError+0x21c>)
 8011336:	4293      	cmp	r3, r2
 8011338:	d00b      	beq.n	8011352 <I2C_DMAError+0x1d2>
 801133a:	68bb      	ldr	r3, [r7, #8]
 801133c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	4a17      	ldr	r2, [pc, #92]	@ (80113a0 <I2C_DMAError+0x220>)
 8011342:	4293      	cmp	r3, r2
 8011344:	d005      	beq.n	8011352 <I2C_DMAError+0x1d2>
 8011346:	68bb      	ldr	r3, [r7, #8]
 8011348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	4a15      	ldr	r2, [pc, #84]	@ (80113a4 <I2C_DMAError+0x224>)
 801134e:	4293      	cmp	r3, r2
 8011350:	d12a      	bne.n	80113a8 <I2C_DMAError+0x228>
 8011352:	68bb      	ldr	r3, [r7, #8]
 8011354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	685b      	ldr	r3, [r3, #4]
 801135a:	2b00      	cmp	r3, #0
 801135c:	bf0c      	ite	eq
 801135e:	2301      	moveq	r3, #1
 8011360:	2300      	movne	r3, #0
 8011362:	b2db      	uxtb	r3, r3
 8011364:	e029      	b.n	80113ba <I2C_DMAError+0x23a>
 8011366:	bf00      	nop
 8011368:	40020010 	.word	0x40020010
 801136c:	40020028 	.word	0x40020028
 8011370:	40020040 	.word	0x40020040
 8011374:	40020058 	.word	0x40020058
 8011378:	40020070 	.word	0x40020070
 801137c:	40020088 	.word	0x40020088
 8011380:	400200a0 	.word	0x400200a0
 8011384:	400200b8 	.word	0x400200b8
 8011388:	40020410 	.word	0x40020410
 801138c:	40020428 	.word	0x40020428
 8011390:	40020440 	.word	0x40020440
 8011394:	40020458 	.word	0x40020458
 8011398:	40020470 	.word	0x40020470
 801139c:	40020488 	.word	0x40020488
 80113a0:	400204a0 	.word	0x400204a0
 80113a4:	400204b8 	.word	0x400204b8
 80113a8:	68bb      	ldr	r3, [r7, #8]
 80113aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	685b      	ldr	r3, [r3, #4]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	bf0c      	ite	eq
 80113b4:	2301      	moveq	r3, #1
 80113b6:	2300      	movne	r3, #0
 80113b8:	b2db      	uxtb	r3, r3
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d001      	beq.n	80113c2 <I2C_DMAError+0x242>
    {
      treatdmaerror = 1U;
 80113be:	2301      	movs	r3, #1
 80113c0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 80113c2:	6878      	ldr	r0, [r7, #4]
 80113c4:	f7f6 fca4 	bl	8007d10 <HAL_DMA_GetError>
 80113c8:	4603      	mov	r3, r0
 80113ca:	2b02      	cmp	r3, #2
 80113cc:	d00e      	beq.n	80113ec <I2C_DMAError+0x26c>
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d00b      	beq.n	80113ec <I2C_DMAError+0x26c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80113d4:	68bb      	ldr	r3, [r7, #8]
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	685a      	ldr	r2, [r3, #4]
 80113da:	68bb      	ldr	r3, [r7, #8]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80113e2:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80113e4:	2110      	movs	r1, #16
 80113e6:	68b8      	ldr	r0, [r7, #8]
 80113e8:	f7ff fc26 	bl	8010c38 <I2C_ITError>
  }
}
 80113ec:	bf00      	nop
 80113ee:	3710      	adds	r7, #16
 80113f0:	46bd      	mov	sp, r7
 80113f2:	bd80      	pop	{r7, pc}

080113f4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80113f4:	b580      	push	{r7, lr}
 80113f6:	b084      	sub	sp, #16
 80113f8:	af00      	add	r7, sp, #0
 80113fa:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011400:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011406:	2b00      	cmp	r3, #0
 8011408:	d003      	beq.n	8011412 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801140e:	2200      	movs	r2, #0
 8011410:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011416:	2b00      	cmp	r3, #0
 8011418:	d003      	beq.n	8011422 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801141e:	2200      	movs	r2, #0
 8011420:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8011422:	68f8      	ldr	r0, [r7, #12]
 8011424:	f7ff fcf8 	bl	8010e18 <I2C_TreatErrorCallback>
}
 8011428:	bf00      	nop
 801142a:	3710      	adds	r7, #16
 801142c:	46bd      	mov	sp, r7
 801142e:	bd80      	pop	{r7, pc}

08011430 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8011430:	b580      	push	{r7, lr}
 8011432:	b084      	sub	sp, #16
 8011434:	af00      	add	r7, sp, #0
 8011436:	60f8      	str	r0, [r7, #12]
 8011438:	60b9      	str	r1, [r7, #8]
 801143a:	603b      	str	r3, [r7, #0]
 801143c:	4613      	mov	r3, r2
 801143e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8011440:	e03b      	b.n	80114ba <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8011442:	69ba      	ldr	r2, [r7, #24]
 8011444:	6839      	ldr	r1, [r7, #0]
 8011446:	68f8      	ldr	r0, [r7, #12]
 8011448:	f000 f962 	bl	8011710 <I2C_IsErrorOccurred>
 801144c:	4603      	mov	r3, r0
 801144e:	2b00      	cmp	r3, #0
 8011450:	d001      	beq.n	8011456 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8011452:	2301      	movs	r3, #1
 8011454:	e041      	b.n	80114da <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011456:	683b      	ldr	r3, [r7, #0]
 8011458:	f1b3 3fff 	cmp.w	r3, #4294967295
 801145c:	d02d      	beq.n	80114ba <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801145e:	f7f2 fb1d 	bl	8003a9c <HAL_GetTick>
 8011462:	4602      	mov	r2, r0
 8011464:	69bb      	ldr	r3, [r7, #24]
 8011466:	1ad3      	subs	r3, r2, r3
 8011468:	683a      	ldr	r2, [r7, #0]
 801146a:	429a      	cmp	r2, r3
 801146c:	d302      	bcc.n	8011474 <I2C_WaitOnFlagUntilTimeout+0x44>
 801146e:	683b      	ldr	r3, [r7, #0]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d122      	bne.n	80114ba <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	699a      	ldr	r2, [r3, #24]
 801147a:	68bb      	ldr	r3, [r7, #8]
 801147c:	4013      	ands	r3, r2
 801147e:	68ba      	ldr	r2, [r7, #8]
 8011480:	429a      	cmp	r2, r3
 8011482:	bf0c      	ite	eq
 8011484:	2301      	moveq	r3, #1
 8011486:	2300      	movne	r3, #0
 8011488:	b2db      	uxtb	r3, r3
 801148a:	461a      	mov	r2, r3
 801148c:	79fb      	ldrb	r3, [r7, #7]
 801148e:	429a      	cmp	r2, r3
 8011490:	d113      	bne.n	80114ba <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011496:	f043 0220 	orr.w	r2, r3, #32
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	2220      	movs	r2, #32
 80114a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	2200      	movs	r2, #0
 80114aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	2200      	movs	r2, #0
 80114b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80114b6:	2301      	movs	r3, #1
 80114b8:	e00f      	b.n	80114da <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	699a      	ldr	r2, [r3, #24]
 80114c0:	68bb      	ldr	r3, [r7, #8]
 80114c2:	4013      	ands	r3, r2
 80114c4:	68ba      	ldr	r2, [r7, #8]
 80114c6:	429a      	cmp	r2, r3
 80114c8:	bf0c      	ite	eq
 80114ca:	2301      	moveq	r3, #1
 80114cc:	2300      	movne	r3, #0
 80114ce:	b2db      	uxtb	r3, r3
 80114d0:	461a      	mov	r2, r3
 80114d2:	79fb      	ldrb	r3, [r7, #7]
 80114d4:	429a      	cmp	r2, r3
 80114d6:	d0b4      	beq.n	8011442 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80114d8:	2300      	movs	r3, #0
}
 80114da:	4618      	mov	r0, r3
 80114dc:	3710      	adds	r7, #16
 80114de:	46bd      	mov	sp, r7
 80114e0:	bd80      	pop	{r7, pc}

080114e2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80114e2:	b580      	push	{r7, lr}
 80114e4:	b084      	sub	sp, #16
 80114e6:	af00      	add	r7, sp, #0
 80114e8:	60f8      	str	r0, [r7, #12]
 80114ea:	60b9      	str	r1, [r7, #8]
 80114ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80114ee:	e033      	b.n	8011558 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80114f0:	687a      	ldr	r2, [r7, #4]
 80114f2:	68b9      	ldr	r1, [r7, #8]
 80114f4:	68f8      	ldr	r0, [r7, #12]
 80114f6:	f000 f90b 	bl	8011710 <I2C_IsErrorOccurred>
 80114fa:	4603      	mov	r3, r0
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d001      	beq.n	8011504 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8011500:	2301      	movs	r3, #1
 8011502:	e031      	b.n	8011568 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011504:	68bb      	ldr	r3, [r7, #8]
 8011506:	f1b3 3fff 	cmp.w	r3, #4294967295
 801150a:	d025      	beq.n	8011558 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801150c:	f7f2 fac6 	bl	8003a9c <HAL_GetTick>
 8011510:	4602      	mov	r2, r0
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	1ad3      	subs	r3, r2, r3
 8011516:	68ba      	ldr	r2, [r7, #8]
 8011518:	429a      	cmp	r2, r3
 801151a:	d302      	bcc.n	8011522 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 801151c:	68bb      	ldr	r3, [r7, #8]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d11a      	bne.n	8011558 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	699b      	ldr	r3, [r3, #24]
 8011528:	f003 0302 	and.w	r3, r3, #2
 801152c:	2b02      	cmp	r3, #2
 801152e:	d013      	beq.n	8011558 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011534:	f043 0220 	orr.w	r2, r3, #32
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	2220      	movs	r2, #32
 8011540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	2200      	movs	r2, #0
 8011548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	2200      	movs	r2, #0
 8011550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8011554:	2301      	movs	r3, #1
 8011556:	e007      	b.n	8011568 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	699b      	ldr	r3, [r3, #24]
 801155e:	f003 0302 	and.w	r3, r3, #2
 8011562:	2b02      	cmp	r3, #2
 8011564:	d1c4      	bne.n	80114f0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8011566:	2300      	movs	r3, #0
}
 8011568:	4618      	mov	r0, r3
 801156a:	3710      	adds	r7, #16
 801156c:	46bd      	mov	sp, r7
 801156e:	bd80      	pop	{r7, pc}

08011570 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8011570:	b580      	push	{r7, lr}
 8011572:	b084      	sub	sp, #16
 8011574:	af00      	add	r7, sp, #0
 8011576:	60f8      	str	r0, [r7, #12]
 8011578:	60b9      	str	r1, [r7, #8]
 801157a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801157c:	e02f      	b.n	80115de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801157e:	687a      	ldr	r2, [r7, #4]
 8011580:	68b9      	ldr	r1, [r7, #8]
 8011582:	68f8      	ldr	r0, [r7, #12]
 8011584:	f000 f8c4 	bl	8011710 <I2C_IsErrorOccurred>
 8011588:	4603      	mov	r3, r0
 801158a:	2b00      	cmp	r3, #0
 801158c:	d001      	beq.n	8011592 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801158e:	2301      	movs	r3, #1
 8011590:	e02d      	b.n	80115ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011592:	f7f2 fa83 	bl	8003a9c <HAL_GetTick>
 8011596:	4602      	mov	r2, r0
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	1ad3      	subs	r3, r2, r3
 801159c:	68ba      	ldr	r2, [r7, #8]
 801159e:	429a      	cmp	r2, r3
 80115a0:	d302      	bcc.n	80115a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80115a2:	68bb      	ldr	r3, [r7, #8]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d11a      	bne.n	80115de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	699b      	ldr	r3, [r3, #24]
 80115ae:	f003 0320 	and.w	r3, r3, #32
 80115b2:	2b20      	cmp	r3, #32
 80115b4:	d013      	beq.n	80115de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80115ba:	f043 0220 	orr.w	r2, r3, #32
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	2220      	movs	r2, #32
 80115c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	2200      	movs	r2, #0
 80115ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	2200      	movs	r2, #0
 80115d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80115da:	2301      	movs	r3, #1
 80115dc:	e007      	b.n	80115ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	699b      	ldr	r3, [r3, #24]
 80115e4:	f003 0320 	and.w	r3, r3, #32
 80115e8:	2b20      	cmp	r3, #32
 80115ea:	d1c8      	bne.n	801157e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80115ec:	2300      	movs	r3, #0
}
 80115ee:	4618      	mov	r0, r3
 80115f0:	3710      	adds	r7, #16
 80115f2:	46bd      	mov	sp, r7
 80115f4:	bd80      	pop	{r7, pc}
	...

080115f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80115f8:	b580      	push	{r7, lr}
 80115fa:	b086      	sub	sp, #24
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	60f8      	str	r0, [r7, #12]
 8011600:	60b9      	str	r1, [r7, #8]
 8011602:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011604:	2300      	movs	r3, #0
 8011606:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8011608:	e071      	b.n	80116ee <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801160a:	687a      	ldr	r2, [r7, #4]
 801160c:	68b9      	ldr	r1, [r7, #8]
 801160e:	68f8      	ldr	r0, [r7, #12]
 8011610:	f000 f87e 	bl	8011710 <I2C_IsErrorOccurred>
 8011614:	4603      	mov	r3, r0
 8011616:	2b00      	cmp	r3, #0
 8011618:	d001      	beq.n	801161e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 801161a:	2301      	movs	r3, #1
 801161c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	699b      	ldr	r3, [r3, #24]
 8011624:	f003 0320 	and.w	r3, r3, #32
 8011628:	2b20      	cmp	r3, #32
 801162a:	d13b      	bne.n	80116a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 801162c:	7dfb      	ldrb	r3, [r7, #23]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d138      	bne.n	80116a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8011632:	68fb      	ldr	r3, [r7, #12]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	699b      	ldr	r3, [r3, #24]
 8011638:	f003 0304 	and.w	r3, r3, #4
 801163c:	2b04      	cmp	r3, #4
 801163e:	d105      	bne.n	801164c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011644:	2b00      	cmp	r3, #0
 8011646:	d001      	beq.n	801164c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8011648:	2300      	movs	r3, #0
 801164a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	699b      	ldr	r3, [r3, #24]
 8011652:	f003 0310 	and.w	r3, r3, #16
 8011656:	2b10      	cmp	r3, #16
 8011658:	d121      	bne.n	801169e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801165a:	68fb      	ldr	r3, [r7, #12]
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	2210      	movs	r2, #16
 8011660:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	2204      	movs	r2, #4
 8011666:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	2220      	movs	r2, #32
 801166e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	6859      	ldr	r1, [r3, #4]
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	681a      	ldr	r2, [r3, #0]
 801167a:	4b24      	ldr	r3, [pc, #144]	@ (801170c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 801167c:	400b      	ands	r3, r1
 801167e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	2220      	movs	r2, #32
 8011684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	2200      	movs	r2, #0
 801168c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	2200      	movs	r2, #0
 8011694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8011698:	2301      	movs	r3, #1
 801169a:	75fb      	strb	r3, [r7, #23]
 801169c:	e002      	b.n	80116a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	2200      	movs	r2, #0
 80116a2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80116a4:	f7f2 f9fa 	bl	8003a9c <HAL_GetTick>
 80116a8:	4602      	mov	r2, r0
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	1ad3      	subs	r3, r2, r3
 80116ae:	68ba      	ldr	r2, [r7, #8]
 80116b0:	429a      	cmp	r2, r3
 80116b2:	d302      	bcc.n	80116ba <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80116b4:	68bb      	ldr	r3, [r7, #8]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d119      	bne.n	80116ee <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80116ba:	7dfb      	ldrb	r3, [r7, #23]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d116      	bne.n	80116ee <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	699b      	ldr	r3, [r3, #24]
 80116c6:	f003 0304 	and.w	r3, r3, #4
 80116ca:	2b04      	cmp	r3, #4
 80116cc:	d00f      	beq.n	80116ee <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80116d2:	f043 0220 	orr.w	r2, r3, #32
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	2220      	movs	r2, #32
 80116de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	2200      	movs	r2, #0
 80116e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80116ea:	2301      	movs	r3, #1
 80116ec:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	699b      	ldr	r3, [r3, #24]
 80116f4:	f003 0304 	and.w	r3, r3, #4
 80116f8:	2b04      	cmp	r3, #4
 80116fa:	d002      	beq.n	8011702 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80116fc:	7dfb      	ldrb	r3, [r7, #23]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d083      	beq.n	801160a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8011702:	7dfb      	ldrb	r3, [r7, #23]
}
 8011704:	4618      	mov	r0, r3
 8011706:	3718      	adds	r7, #24
 8011708:	46bd      	mov	sp, r7
 801170a:	bd80      	pop	{r7, pc}
 801170c:	fe00e800 	.word	0xfe00e800

08011710 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8011710:	b580      	push	{r7, lr}
 8011712:	b08a      	sub	sp, #40	@ 0x28
 8011714:	af00      	add	r7, sp, #0
 8011716:	60f8      	str	r0, [r7, #12]
 8011718:	60b9      	str	r1, [r7, #8]
 801171a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801171c:	2300      	movs	r3, #0
 801171e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	699b      	ldr	r3, [r3, #24]
 8011728:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801172a:	2300      	movs	r3, #0
 801172c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8011732:	69bb      	ldr	r3, [r7, #24]
 8011734:	f003 0310 	and.w	r3, r3, #16
 8011738:	2b00      	cmp	r3, #0
 801173a:	d068      	beq.n	801180e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	2210      	movs	r2, #16
 8011742:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8011744:	e049      	b.n	80117da <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8011746:	68bb      	ldr	r3, [r7, #8]
 8011748:	f1b3 3fff 	cmp.w	r3, #4294967295
 801174c:	d045      	beq.n	80117da <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 801174e:	f7f2 f9a5 	bl	8003a9c <HAL_GetTick>
 8011752:	4602      	mov	r2, r0
 8011754:	69fb      	ldr	r3, [r7, #28]
 8011756:	1ad3      	subs	r3, r2, r3
 8011758:	68ba      	ldr	r2, [r7, #8]
 801175a:	429a      	cmp	r2, r3
 801175c:	d302      	bcc.n	8011764 <I2C_IsErrorOccurred+0x54>
 801175e:	68bb      	ldr	r3, [r7, #8]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d13a      	bne.n	80117da <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	685b      	ldr	r3, [r3, #4]
 801176a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801176e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011776:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	699b      	ldr	r3, [r3, #24]
 801177e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011782:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011786:	d121      	bne.n	80117cc <I2C_IsErrorOccurred+0xbc>
 8011788:	697b      	ldr	r3, [r7, #20]
 801178a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801178e:	d01d      	beq.n	80117cc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8011790:	7cfb      	ldrb	r3, [r7, #19]
 8011792:	2b20      	cmp	r3, #32
 8011794:	d01a      	beq.n	80117cc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	685a      	ldr	r2, [r3, #4]
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80117a4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80117a6:	f7f2 f979 	bl	8003a9c <HAL_GetTick>
 80117aa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80117ac:	e00e      	b.n	80117cc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80117ae:	f7f2 f975 	bl	8003a9c <HAL_GetTick>
 80117b2:	4602      	mov	r2, r0
 80117b4:	69fb      	ldr	r3, [r7, #28]
 80117b6:	1ad3      	subs	r3, r2, r3
 80117b8:	2b19      	cmp	r3, #25
 80117ba:	d907      	bls.n	80117cc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80117bc:	6a3b      	ldr	r3, [r7, #32]
 80117be:	f043 0320 	orr.w	r3, r3, #32
 80117c2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80117c4:	2301      	movs	r3, #1
 80117c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80117ca:	e006      	b.n	80117da <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	681b      	ldr	r3, [r3, #0]
 80117d0:	699b      	ldr	r3, [r3, #24]
 80117d2:	f003 0320 	and.w	r3, r3, #32
 80117d6:	2b20      	cmp	r3, #32
 80117d8:	d1e9      	bne.n	80117ae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	699b      	ldr	r3, [r3, #24]
 80117e0:	f003 0320 	and.w	r3, r3, #32
 80117e4:	2b20      	cmp	r3, #32
 80117e6:	d003      	beq.n	80117f0 <I2C_IsErrorOccurred+0xe0>
 80117e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d0aa      	beq.n	8011746 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80117f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d103      	bne.n	8011800 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	2220      	movs	r2, #32
 80117fe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8011800:	6a3b      	ldr	r3, [r7, #32]
 8011802:	f043 0304 	orr.w	r3, r3, #4
 8011806:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8011808:	2301      	movs	r3, #1
 801180a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	699b      	ldr	r3, [r3, #24]
 8011814:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8011816:	69bb      	ldr	r3, [r7, #24]
 8011818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801181c:	2b00      	cmp	r3, #0
 801181e:	d00b      	beq.n	8011838 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8011820:	6a3b      	ldr	r3, [r7, #32]
 8011822:	f043 0301 	orr.w	r3, r3, #1
 8011826:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011830:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011832:	2301      	movs	r3, #1
 8011834:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8011838:	69bb      	ldr	r3, [r7, #24]
 801183a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801183e:	2b00      	cmp	r3, #0
 8011840:	d00b      	beq.n	801185a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8011842:	6a3b      	ldr	r3, [r7, #32]
 8011844:	f043 0308 	orr.w	r3, r3, #8
 8011848:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8011852:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011854:	2301      	movs	r3, #1
 8011856:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 801185a:	69bb      	ldr	r3, [r7, #24]
 801185c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011860:	2b00      	cmp	r3, #0
 8011862:	d00b      	beq.n	801187c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8011864:	6a3b      	ldr	r3, [r7, #32]
 8011866:	f043 0302 	orr.w	r3, r3, #2
 801186a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011874:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011876:	2301      	movs	r3, #1
 8011878:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 801187c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011880:	2b00      	cmp	r3, #0
 8011882:	d01c      	beq.n	80118be <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8011884:	68f8      	ldr	r0, [r7, #12]
 8011886:	f7ff faee 	bl	8010e66 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	6859      	ldr	r1, [r3, #4]
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	681a      	ldr	r2, [r3, #0]
 8011894:	4b0d      	ldr	r3, [pc, #52]	@ (80118cc <I2C_IsErrorOccurred+0x1bc>)
 8011896:	400b      	ands	r3, r1
 8011898:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801189e:	6a3b      	ldr	r3, [r7, #32]
 80118a0:	431a      	orrs	r2, r3
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	2220      	movs	r2, #32
 80118aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	2200      	movs	r2, #0
 80118b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	2200      	movs	r2, #0
 80118ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80118be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80118c2:	4618      	mov	r0, r3
 80118c4:	3728      	adds	r7, #40	@ 0x28
 80118c6:	46bd      	mov	sp, r7
 80118c8:	bd80      	pop	{r7, pc}
 80118ca:	bf00      	nop
 80118cc:	fe00e800 	.word	0xfe00e800

080118d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80118d0:	b480      	push	{r7}
 80118d2:	b087      	sub	sp, #28
 80118d4:	af00      	add	r7, sp, #0
 80118d6:	60f8      	str	r0, [r7, #12]
 80118d8:	607b      	str	r3, [r7, #4]
 80118da:	460b      	mov	r3, r1
 80118dc:	817b      	strh	r3, [r7, #10]
 80118de:	4613      	mov	r3, r2
 80118e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80118e2:	897b      	ldrh	r3, [r7, #10]
 80118e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80118e8:	7a7b      	ldrb	r3, [r7, #9]
 80118ea:	041b      	lsls	r3, r3, #16
 80118ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80118f0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80118f6:	6a3b      	ldr	r3, [r7, #32]
 80118f8:	4313      	orrs	r3, r2
 80118fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80118fe:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	685a      	ldr	r2, [r3, #4]
 8011906:	6a3b      	ldr	r3, [r7, #32]
 8011908:	0d5b      	lsrs	r3, r3, #21
 801190a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 801190e:	4b08      	ldr	r3, [pc, #32]	@ (8011930 <I2C_TransferConfig+0x60>)
 8011910:	430b      	orrs	r3, r1
 8011912:	43db      	mvns	r3, r3
 8011914:	ea02 0103 	and.w	r1, r2, r3
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	697a      	ldr	r2, [r7, #20]
 801191e:	430a      	orrs	r2, r1
 8011920:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8011922:	bf00      	nop
 8011924:	371c      	adds	r7, #28
 8011926:	46bd      	mov	sp, r7
 8011928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192c:	4770      	bx	lr
 801192e:	bf00      	nop
 8011930:	03ff63ff 	.word	0x03ff63ff

08011934 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8011934:	b480      	push	{r7}
 8011936:	b085      	sub	sp, #20
 8011938:	af00      	add	r7, sp, #0
 801193a:	6078      	str	r0, [r7, #4]
 801193c:	460b      	mov	r3, r1
 801193e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8011940:	2300      	movs	r3, #0
 8011942:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011948:	4a39      	ldr	r2, [pc, #228]	@ (8011a30 <I2C_Enable_IRQ+0xfc>)
 801194a:	4293      	cmp	r3, r2
 801194c:	d032      	beq.n	80119b4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8011952:	4a38      	ldr	r2, [pc, #224]	@ (8011a34 <I2C_Enable_IRQ+0x100>)
 8011954:	4293      	cmp	r3, r2
 8011956:	d02d      	beq.n	80119b4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 801195c:	4a36      	ldr	r2, [pc, #216]	@ (8011a38 <I2C_Enable_IRQ+0x104>)
 801195e:	4293      	cmp	r3, r2
 8011960:	d028      	beq.n	80119b4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8011962:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011966:	2b00      	cmp	r3, #0
 8011968:	da03      	bge.n	8011972 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8011970:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8011972:	887b      	ldrh	r3, [r7, #2]
 8011974:	f003 0301 	and.w	r3, r3, #1
 8011978:	2b00      	cmp	r3, #0
 801197a:	d003      	beq.n	8011984 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8011982:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8011984:	887b      	ldrh	r3, [r7, #2]
 8011986:	f003 0302 	and.w	r3, r3, #2
 801198a:	2b00      	cmp	r3, #0
 801198c:	d003      	beq.n	8011996 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8011994:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8011996:	887b      	ldrh	r3, [r7, #2]
 8011998:	2b10      	cmp	r3, #16
 801199a:	d103      	bne.n	80119a4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80119a2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80119a4:	887b      	ldrh	r3, [r7, #2]
 80119a6:	2b20      	cmp	r3, #32
 80119a8:	d133      	bne.n	8011a12 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80119aa:	68fb      	ldr	r3, [r7, #12]
 80119ac:	f043 0320 	orr.w	r3, r3, #32
 80119b0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80119b2:	e02e      	b.n	8011a12 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80119b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	da03      	bge.n	80119c4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80119c2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80119c4:	887b      	ldrh	r3, [r7, #2]
 80119c6:	f003 0301 	and.w	r3, r3, #1
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d003      	beq.n	80119d6 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80119d4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80119d6:	887b      	ldrh	r3, [r7, #2]
 80119d8:	f003 0302 	and.w	r3, r3, #2
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d003      	beq.n	80119e8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80119e6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80119e8:	887b      	ldrh	r3, [r7, #2]
 80119ea:	2b10      	cmp	r3, #16
 80119ec:	d103      	bne.n	80119f6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80119f4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80119f6:	887b      	ldrh	r3, [r7, #2]
 80119f8:	2b20      	cmp	r3, #32
 80119fa:	d103      	bne.n	8011a04 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011a02:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8011a04:	887b      	ldrh	r3, [r7, #2]
 8011a06:	2b40      	cmp	r3, #64	@ 0x40
 8011a08:	d103      	bne.n	8011a12 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a10:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	6819      	ldr	r1, [r3, #0]
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	68fa      	ldr	r2, [r7, #12]
 8011a1e:	430a      	orrs	r2, r1
 8011a20:	601a      	str	r2, [r3, #0]
}
 8011a22:	bf00      	nop
 8011a24:	3714      	adds	r7, #20
 8011a26:	46bd      	mov	sp, r7
 8011a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a2c:	4770      	bx	lr
 8011a2e:	bf00      	nop
 8011a30:	0800f9a5 	.word	0x0800f9a5
 8011a34:	0800fded 	.word	0x0800fded
 8011a38:	0800fb8d 	.word	0x0800fb8d

08011a3c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8011a3c:	b480      	push	{r7}
 8011a3e:	b085      	sub	sp, #20
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	6078      	str	r0, [r7, #4]
 8011a44:	460b      	mov	r3, r1
 8011a46:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8011a48:	2300      	movs	r3, #0
 8011a4a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8011a4c:	887b      	ldrh	r3, [r7, #2]
 8011a4e:	f003 0301 	and.w	r3, r3, #1
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d00f      	beq.n	8011a76 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8011a5c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011a64:	b2db      	uxtb	r3, r3
 8011a66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8011a6a:	2b28      	cmp	r3, #40	@ 0x28
 8011a6c:	d003      	beq.n	8011a76 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8011a74:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8011a76:	887b      	ldrh	r3, [r7, #2]
 8011a78:	f003 0302 	and.w	r3, r3, #2
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d00f      	beq.n	8011aa0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8011a86:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011a8e:	b2db      	uxtb	r3, r3
 8011a90:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8011a94:	2b28      	cmp	r3, #40	@ 0x28
 8011a96:	d003      	beq.n	8011aa0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8011a98:	68fb      	ldr	r3, [r7, #12]
 8011a9a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8011a9e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8011aa0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	da03      	bge.n	8011ab0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8011aa8:	68fb      	ldr	r3, [r7, #12]
 8011aaa:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8011aae:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8011ab0:	887b      	ldrh	r3, [r7, #2]
 8011ab2:	2b10      	cmp	r3, #16
 8011ab4:	d103      	bne.n	8011abe <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8011abc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8011abe:	887b      	ldrh	r3, [r7, #2]
 8011ac0:	2b20      	cmp	r3, #32
 8011ac2:	d103      	bne.n	8011acc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	f043 0320 	orr.w	r3, r3, #32
 8011aca:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8011acc:	887b      	ldrh	r3, [r7, #2]
 8011ace:	2b40      	cmp	r3, #64	@ 0x40
 8011ad0:	d103      	bne.n	8011ada <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011ad8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	6819      	ldr	r1, [r3, #0]
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	43da      	mvns	r2, r3
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	400a      	ands	r2, r1
 8011aea:	601a      	str	r2, [r3, #0]
}
 8011aec:	bf00      	nop
 8011aee:	3714      	adds	r7, #20
 8011af0:	46bd      	mov	sp, r7
 8011af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af6:	4770      	bx	lr

08011af8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8011af8:	b480      	push	{r7}
 8011afa:	b083      	sub	sp, #12
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b04:	2baa      	cmp	r3, #170	@ 0xaa
 8011b06:	d103      	bne.n	8011b10 <I2C_ConvertOtherXferOptions+0x18>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8011b0e:	e008      	b.n	8011b22 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b14:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 8011b18:	d103      	bne.n	8011b22 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8011b20:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8011b22:	bf00      	nop
 8011b24:	370c      	adds	r7, #12
 8011b26:	46bd      	mov	sp, r7
 8011b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b2c:	4770      	bx	lr

08011b2e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8011b2e:	b480      	push	{r7}
 8011b30:	b083      	sub	sp, #12
 8011b32:	af00      	add	r7, sp, #0
 8011b34:	6078      	str	r0, [r7, #4]
 8011b36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011b3e:	b2db      	uxtb	r3, r3
 8011b40:	2b20      	cmp	r3, #32
 8011b42:	d138      	bne.n	8011bb6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011b4a:	2b01      	cmp	r3, #1
 8011b4c:	d101      	bne.n	8011b52 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8011b4e:	2302      	movs	r3, #2
 8011b50:	e032      	b.n	8011bb8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	2201      	movs	r2, #1
 8011b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	2224      	movs	r2, #36	@ 0x24
 8011b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	681a      	ldr	r2, [r3, #0]
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	f022 0201 	bic.w	r2, r2, #1
 8011b70:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	681a      	ldr	r2, [r3, #0]
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8011b80:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	6819      	ldr	r1, [r3, #0]
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	683a      	ldr	r2, [r7, #0]
 8011b8e:	430a      	orrs	r2, r1
 8011b90:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	681a      	ldr	r2, [r3, #0]
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	f042 0201 	orr.w	r2, r2, #1
 8011ba0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	2220      	movs	r2, #32
 8011ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	2200      	movs	r2, #0
 8011bae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011bb2:	2300      	movs	r3, #0
 8011bb4:	e000      	b.n	8011bb8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011bb6:	2302      	movs	r3, #2
  }
}
 8011bb8:	4618      	mov	r0, r3
 8011bba:	370c      	adds	r7, #12
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc2:	4770      	bx	lr

08011bc4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8011bc4:	b480      	push	{r7}
 8011bc6:	b085      	sub	sp, #20
 8011bc8:	af00      	add	r7, sp, #0
 8011bca:	6078      	str	r0, [r7, #4]
 8011bcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011bd4:	b2db      	uxtb	r3, r3
 8011bd6:	2b20      	cmp	r3, #32
 8011bd8:	d139      	bne.n	8011c4e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011be0:	2b01      	cmp	r3, #1
 8011be2:	d101      	bne.n	8011be8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8011be4:	2302      	movs	r3, #2
 8011be6:	e033      	b.n	8011c50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	2201      	movs	r2, #1
 8011bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	2224      	movs	r2, #36	@ 0x24
 8011bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	681a      	ldr	r2, [r3, #0]
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	681b      	ldr	r3, [r3, #0]
 8011c02:	f022 0201 	bic.w	r2, r2, #1
 8011c06:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8011c16:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8011c18:	683b      	ldr	r3, [r7, #0]
 8011c1a:	021b      	lsls	r3, r3, #8
 8011c1c:	68fa      	ldr	r2, [r7, #12]
 8011c1e:	4313      	orrs	r3, r2
 8011c20:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	68fa      	ldr	r2, [r7, #12]
 8011c28:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	681a      	ldr	r2, [r3, #0]
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	f042 0201 	orr.w	r2, r2, #1
 8011c38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	2220      	movs	r2, #32
 8011c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	2200      	movs	r2, #0
 8011c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	e000      	b.n	8011c50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8011c4e:	2302      	movs	r3, #2
  }
}
 8011c50:	4618      	mov	r0, r3
 8011c52:	3714      	adds	r7, #20
 8011c54:	46bd      	mov	sp, r7
 8011c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c5a:	4770      	bx	lr

08011c5c <HAL_I2CEx_EnableWakeUp>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2Cx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c)
{
 8011c5c:	b480      	push	{r7}
 8011c5e:	b083      	sub	sp, #12
 8011c60:	af00      	add	r7, sp, #0
 8011c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011c6a:	b2db      	uxtb	r3, r3
 8011c6c:	2b20      	cmp	r3, #32
 8011c6e:	d130      	bne.n	8011cd2 <HAL_I2CEx_EnableWakeUp+0x76>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011c76:	2b01      	cmp	r3, #1
 8011c78:	d101      	bne.n	8011c7e <HAL_I2CEx_EnableWakeUp+0x22>
 8011c7a:	2302      	movs	r3, #2
 8011c7c:	e02a      	b.n	8011cd4 <HAL_I2CEx_EnableWakeUp+0x78>
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	2201      	movs	r2, #1
 8011c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	2224      	movs	r2, #36	@ 0x24
 8011c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	681b      	ldr	r3, [r3, #0]
 8011c92:	681a      	ldr	r2, [r3, #0]
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	f022 0201 	bic.w	r2, r2, #1
 8011c9c:	601a      	str	r2, [r3, #0]

    /* Enable wakeup from stop mode */
    hi2c->Instance->CR1 |= I2C_CR1_WUPEN;
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	681a      	ldr	r2, [r3, #0]
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8011cac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	681a      	ldr	r2, [r3, #0]
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	f042 0201 	orr.w	r2, r2, #1
 8011cbc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	2220      	movs	r2, #32
 8011cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	2200      	movs	r2, #0
 8011cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011cce:	2300      	movs	r3, #0
 8011cd0:	e000      	b.n	8011cd4 <HAL_I2CEx_EnableWakeUp+0x78>
  }
  else
  {
    return HAL_BUSY;
 8011cd2:	2302      	movs	r3, #2
  }
}
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	370c      	adds	r7, #12
 8011cd8:	46bd      	mov	sp, r7
 8011cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cde:	4770      	bx	lr

08011ce0 <HAL_I2CEx_DisableWakeUp>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2Cx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c)
{
 8011ce0:	b480      	push	{r7}
 8011ce2:	b083      	sub	sp, #12
 8011ce4:	af00      	add	r7, sp, #0
 8011ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011cee:	b2db      	uxtb	r3, r3
 8011cf0:	2b20      	cmp	r3, #32
 8011cf2:	d130      	bne.n	8011d56 <HAL_I2CEx_DisableWakeUp+0x76>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011cfa:	2b01      	cmp	r3, #1
 8011cfc:	d101      	bne.n	8011d02 <HAL_I2CEx_DisableWakeUp+0x22>
 8011cfe:	2302      	movs	r3, #2
 8011d00:	e02a      	b.n	8011d58 <HAL_I2CEx_DisableWakeUp+0x78>
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	2201      	movs	r2, #1
 8011d06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	2224      	movs	r2, #36	@ 0x24
 8011d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	681a      	ldr	r2, [r3, #0]
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	f022 0201 	bic.w	r2, r2, #1
 8011d20:	601a      	str	r2, [r3, #0]

    /* Enable wakeup from stop mode */
    hi2c->Instance->CR1 &= ~(I2C_CR1_WUPEN);
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	681a      	ldr	r2, [r3, #0]
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8011d30:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	681b      	ldr	r3, [r3, #0]
 8011d36:	681a      	ldr	r2, [r3, #0]
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	f042 0201 	orr.w	r2, r2, #1
 8011d40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	2220      	movs	r2, #32
 8011d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011d52:	2300      	movs	r3, #0
 8011d54:	e000      	b.n	8011d58 <HAL_I2CEx_DisableWakeUp+0x78>
  }
  else
  {
    return HAL_BUSY;
 8011d56:	2302      	movs	r3, #2
  }
}
 8011d58:	4618      	mov	r0, r3
 8011d5a:	370c      	adds	r7, #12
 8011d5c:	46bd      	mov	sp, r7
 8011d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d62:	4770      	bx	lr

08011d64 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8011d64:	b480      	push	{r7}
 8011d66:	b085      	sub	sp, #20
 8011d68:	af00      	add	r7, sp, #0
 8011d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8011da4 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8011d6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8011d72:	4a0c      	ldr	r2, [pc, #48]	@ (8011da4 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8011d74:	f043 0302 	orr.w	r3, r3, #2
 8011d78:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8011d7c:	4b09      	ldr	r3, [pc, #36]	@ (8011da4 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8011d7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8011d82:	f003 0302 	and.w	r3, r3, #2
 8011d86:	60fb      	str	r3, [r7, #12]
 8011d88:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8011d8a:	4b07      	ldr	r3, [pc, #28]	@ (8011da8 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8011d8c:	685a      	ldr	r2, [r3, #4]
 8011d8e:	4906      	ldr	r1, [pc, #24]	@ (8011da8 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	4313      	orrs	r3, r2
 8011d94:	604b      	str	r3, [r1, #4]
}
 8011d96:	bf00      	nop
 8011d98:	3714      	adds	r7, #20
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da0:	4770      	bx	lr
 8011da2:	bf00      	nop
 8011da4:	58024400 	.word	0x58024400
 8011da8:	58000400 	.word	0x58000400

08011dac <HAL_I2CEx_DisableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be disabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus)
{
 8011dac:	b480      	push	{r7}
 8011dae:	b085      	sub	sp, #20
 8011db0:	af00      	add	r7, sp, #0
 8011db2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011db4:	4b0d      	ldr	r3, [pc, #52]	@ (8011dec <HAL_I2CEx_DisableFastModePlus+0x40>)
 8011db6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8011dba:	4a0c      	ldr	r2, [pc, #48]	@ (8011dec <HAL_I2CEx_DisableFastModePlus+0x40>)
 8011dbc:	f043 0302 	orr.w	r3, r3, #2
 8011dc0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8011dc4:	4b09      	ldr	r3, [pc, #36]	@ (8011dec <HAL_I2CEx_DisableFastModePlus+0x40>)
 8011dc6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8011dca:	f003 0302 	and.w	r3, r3, #2
 8011dce:	60fb      	str	r3, [r7, #12]
 8011dd0:	68fb      	ldr	r3, [r7, #12]

  /* Disable fast mode plus driving capability for selected pin */
  CLEAR_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8011dd2:	4b07      	ldr	r3, [pc, #28]	@ (8011df0 <HAL_I2CEx_DisableFastModePlus+0x44>)
 8011dd4:	685a      	ldr	r2, [r3, #4]
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	43db      	mvns	r3, r3
 8011dda:	4905      	ldr	r1, [pc, #20]	@ (8011df0 <HAL_I2CEx_DisableFastModePlus+0x44>)
 8011ddc:	4013      	ands	r3, r2
 8011dde:	604b      	str	r3, [r1, #4]
}
 8011de0:	bf00      	nop
 8011de2:	3714      	adds	r7, #20
 8011de4:	46bd      	mov	sp, r7
 8011de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dea:	4770      	bx	lr
 8011dec:	58024400 	.word	0x58024400
 8011df0:	58000400 	.word	0x58000400

08011df4 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8011df4:	b580      	push	{r7, lr}
 8011df6:	b084      	sub	sp, #16
 8011df8:	af00      	add	r7, sp, #0
 8011dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8011dfc:	f7f1 fe4e 	bl	8003a9c <HAL_GetTick>
 8011e00:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d101      	bne.n	8011e0c <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8011e08:	2301      	movs	r3, #1
 8011e0a:	e03b      	b.n	8011e84 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	2200      	movs	r2, #0
 8011e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	2202      	movs	r2, #2
 8011e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	68da      	ldr	r2, [r3, #12]
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	f022 0201 	bic.w	r2, r2, #1
 8011e2a:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8011e2c:	e00f      	b.n	8011e4e <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8011e2e:	f7f1 fe35 	bl	8003a9c <HAL_GetTick>
 8011e32:	4602      	mov	r2, r0
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	1ad3      	subs	r3, r2, r3
 8011e38:	2b05      	cmp	r3, #5
 8011e3a:	d908      	bls.n	8011e4e <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	2240      	movs	r2, #64	@ 0x40
 8011e40:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	2203      	movs	r2, #3
 8011e46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	e01a      	b.n	8011e84 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	68db      	ldr	r3, [r3, #12]
 8011e54:	f003 0301 	and.w	r3, r3, #1
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d1e8      	bne.n	8011e2e <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8011e5c:	6878      	ldr	r0, [r7, #4]
 8011e5e:	f001 f899 	bl	8012f94 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	2200      	movs	r2, #0
 8011e66:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	2200      	movs	r2, #0
 8011e6c:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	2200      	movs	r2, #0
 8011e72:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	2200      	movs	r2, #0
 8011e78:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	2201      	movs	r2, #1
 8011e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011e82:	2300      	movs	r3, #0
}
 8011e84:	4618      	mov	r0, r3
 8011e86:	3710      	adds	r7, #16
 8011e88:	46bd      	mov	sp, r7
 8011e8a:	bd80      	pop	{r7, pc}

08011e8c <HAL_MDMA_DeInit>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_DeInit(MDMA_HandleTypeDef *hmdma)
{
 8011e8c:	b480      	push	{r7}
 8011e8e:	b083      	sub	sp, #12
 8011e90:	af00      	add	r7, sp, #0
 8011e92:	6078      	str	r0, [r7, #4]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d101      	bne.n	8011e9e <HAL_MDMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8011e9a:	2301      	movs	r3, #1
 8011e9c:	e048      	b.n	8011f30 <HAL_MDMA_DeInit+0xa4>
  }

  /* Disable the selected MDMA Channelx */
  __HAL_MDMA_DISABLE(hmdma);
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	68da      	ldr	r2, [r3, #12]
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	f022 0201 	bic.w	r2, r2, #1
 8011eac:	60da      	str	r2, [r3, #12]

  /* Reset MDMA Channel control register */
  hmdma->Instance->CCR  = 0;
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	2200      	movs	r2, #0
 8011eb4:	60da      	str	r2, [r3, #12]
  hmdma->Instance->CTCR = 0;
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	2200      	movs	r2, #0
 8011ebc:	611a      	str	r2, [r3, #16]
  hmdma->Instance->CBNDTR = 0;
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	2200      	movs	r2, #0
 8011ec4:	615a      	str	r2, [r3, #20]
  hmdma->Instance->CSAR = 0;
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	2200      	movs	r2, #0
 8011ecc:	619a      	str	r2, [r3, #24]
  hmdma->Instance->CDAR = 0;
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	61da      	str	r2, [r3, #28]
  hmdma->Instance->CBRUR = 0;
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	2200      	movs	r2, #0
 8011edc:	621a      	str	r2, [r3, #32]
  hmdma->Instance->CLAR = 0;
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma->Instance->CTBR = 0;
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	2200      	movs	r2, #0
 8011eec:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma->Instance->CMAR = 0;
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	2200      	movs	r2, #0
 8011ef4:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma->Instance->CMDR = 0;
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	2200      	movs	r2, #0
 8011efc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Clear all flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	221f      	movs	r2, #31
 8011f04:	605a      	str	r2, [r3, #4]

  /* Reset the  MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	2200      	movs	r2, #0
 8011f0a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	2200      	movs	r2, #0
 8011f10:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	2200      	movs	r2, #0
 8011f16:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	2200      	movs	r2, #0
 8011f1c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_RESET;
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	2200      	movs	r2, #0
 8011f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	2200      	movs	r2, #0
 8011f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8011f2e:	2300      	movs	r3, #0
}
 8011f30:	4618      	mov	r0, r3
 8011f32:	370c      	adds	r7, #12
 8011f34:	46bd      	mov	sp, r7
 8011f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f3a:	4770      	bx	lr

08011f3c <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 8011f3c:	b480      	push	{r7}
 8011f3e:	b087      	sub	sp, #28
 8011f40:	af00      	add	r7, sp, #0
 8011f42:	60f8      	str	r0, [r7, #12]
 8011f44:	60b9      	str	r1, [r7, #8]
 8011f46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8011f48:	2300      	movs	r3, #0
 8011f4a:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d101      	bne.n	8011f56 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8011f52:	2301      	movs	r3, #1
 8011f54:	e03e      	b.n	8011fd4 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011f5c:	2b01      	cmp	r3, #1
 8011f5e:	d101      	bne.n	8011f64 <HAL_MDMA_ConfigPostRequestMask+0x28>
 8011f60:	2302      	movs	r3, #2
 8011f62:	e037      	b.n	8011fd4 <HAL_MDMA_ConfigPostRequestMask+0x98>
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	2201      	movs	r2, #1
 8011f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011f72:	b2db      	uxtb	r3, r3
 8011f74:	2b01      	cmp	r3, #1
 8011f76:	d126      	bne.n	8011fc6 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	691b      	ldr	r3, [r3, #16]
 8011f7e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d11c      	bne.n	8011fc0 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	68ba      	ldr	r2, [r7, #8]
 8011f8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	681b      	ldr	r3, [r3, #0]
 8011f92:	687a      	ldr	r2, [r7, #4]
 8011f94:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 8011f96:	68bb      	ldr	r3, [r7, #8]
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d108      	bne.n	8011fae <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	691a      	ldr	r2, [r3, #16]
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8011faa:	611a      	str	r2, [r3, #16]
 8011fac:	e00d      	b.n	8011fca <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	691a      	ldr	r2, [r3, #16]
 8011fb4:	68fb      	ldr	r3, [r7, #12]
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8011fbc:	611a      	str	r2, [r3, #16]
 8011fbe:	e004      	b.n	8011fca <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 8011fc0:	2301      	movs	r3, #1
 8011fc2:	75fb      	strb	r3, [r7, #23]
 8011fc4:	e001      	b.n	8011fca <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8011fc6:	2301      	movs	r3, #1
 8011fc8:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	2200      	movs	r2, #0
 8011fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8011fd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	371c      	adds	r7, #28
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fde:	4770      	bx	lr

08011fe0 <HAL_MDMA_RegisterCallback>:
  * @param  CallbackID:           User Callback identifier
  * @param  pCallback:            pointer to callbacsk function.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_RegisterCallback(MDMA_HandleTypeDef *hmdma, HAL_MDMA_CallbackIDTypeDef CallbackID, void (* pCallback)(MDMA_HandleTypeDef *_hmdma))
{
 8011fe0:	b480      	push	{r7}
 8011fe2:	b087      	sub	sp, #28
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	60f8      	str	r0, [r7, #12]
 8011fe8:	460b      	mov	r3, r1
 8011fea:	607a      	str	r2, [r7, #4]
 8011fec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8011fee:	2300      	movs	r3, #0
 8011ff0:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d101      	bne.n	8011ffc <HAL_MDMA_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8011ff8:	2301      	movs	r3, #1
 8011ffa:	e044      	b.n	8012086 <HAL_MDMA_RegisterCallback+0xa6>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012002:	2b01      	cmp	r3, #1
 8012004:	d101      	bne.n	801200a <HAL_MDMA_RegisterCallback+0x2a>
 8012006:	2302      	movs	r3, #2
 8012008:	e03d      	b.n	8012086 <HAL_MDMA_RegisterCallback+0xa6>
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	2201      	movs	r2, #1
 801200e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012018:	b2db      	uxtb	r3, r3
 801201a:	2b01      	cmp	r3, #1
 801201c:	d12a      	bne.n	8012074 <HAL_MDMA_RegisterCallback+0x94>
  {
    switch (CallbackID)
 801201e:	7afb      	ldrb	r3, [r7, #11]
 8012020:	2b05      	cmp	r3, #5
 8012022:	d82a      	bhi.n	801207a <HAL_MDMA_RegisterCallback+0x9a>
 8012024:	a201      	add	r2, pc, #4	@ (adr r2, 801202c <HAL_MDMA_RegisterCallback+0x4c>)
 8012026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801202a:	bf00      	nop
 801202c:	08012045 	.word	0x08012045
 8012030:	0801204d 	.word	0x0801204d
 8012034:	08012055 	.word	0x08012055
 8012038:	0801205d 	.word	0x0801205d
 801203c:	08012065 	.word	0x08012065
 8012040:	0801206d 	.word	0x0801206d
    {
    case  HAL_MDMA_XFER_CPLT_CB_ID:
      hmdma->XferCpltCallback = pCallback;
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	687a      	ldr	r2, [r7, #4]
 8012048:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 801204a:	e017      	b.n	801207c <HAL_MDMA_RegisterCallback+0x9c>

    case  HAL_MDMA_XFER_BUFFERCPLT_CB_ID:
      hmdma->XferBufferCpltCallback = pCallback;
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	687a      	ldr	r2, [r7, #4]
 8012050:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8012052:	e013      	b.n	801207c <HAL_MDMA_RegisterCallback+0x9c>

    case  HAL_MDMA_XFER_BLOCKCPLT_CB_ID:
      hmdma->XferBlockCpltCallback = pCallback;
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	687a      	ldr	r2, [r7, #4]
 8012058:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 801205a:	e00f      	b.n	801207c <HAL_MDMA_RegisterCallback+0x9c>

    case  HAL_MDMA_XFER_REPBLOCKCPLT_CB_ID:
      hmdma->XferRepeatBlockCpltCallback = pCallback;
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	687a      	ldr	r2, [r7, #4]
 8012060:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8012062:	e00b      	b.n	801207c <HAL_MDMA_RegisterCallback+0x9c>

    case  HAL_MDMA_XFER_ERROR_CB_ID:
      hmdma->XferErrorCallback = pCallback;
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	687a      	ldr	r2, [r7, #4]
 8012068:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801206a:	e007      	b.n	801207c <HAL_MDMA_RegisterCallback+0x9c>

    case  HAL_MDMA_XFER_ABORT_CB_ID:
      hmdma->XferAbortCallback = pCallback;
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	687a      	ldr	r2, [r7, #4]
 8012070:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8012072:	e003      	b.n	801207c <HAL_MDMA_RegisterCallback+0x9c>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8012074:	2301      	movs	r3, #1
 8012076:	75fb      	strb	r3, [r7, #23]
 8012078:	e000      	b.n	801207c <HAL_MDMA_RegisterCallback+0x9c>
      break;
 801207a:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	2200      	movs	r2, #0
 8012080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8012084:	7dfb      	ldrb	r3, [r7, #23]
}
 8012086:	4618      	mov	r0, r3
 8012088:	371c      	adds	r7, #28
 801208a:	46bd      	mov	sp, r7
 801208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012090:	4770      	bx	lr
 8012092:	bf00      	nop

08012094 <HAL_MDMA_UnRegisterCallback>:
  * @param  CallbackID:           User Callback identifier
  *                               a HAL_MDMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_UnRegisterCallback(MDMA_HandleTypeDef *hmdma, HAL_MDMA_CallbackIDTypeDef CallbackID)
{
 8012094:	b480      	push	{r7}
 8012096:	b085      	sub	sp, #20
 8012098:	af00      	add	r7, sp, #0
 801209a:	6078      	str	r0, [r7, #4]
 801209c:	460b      	mov	r3, r1
 801209e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80120a0:	2300      	movs	r3, #0
 80120a2:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d101      	bne.n	80120ae <HAL_MDMA_UnRegisterCallback+0x1a>
  {
    return HAL_ERROR;
 80120aa:	2301      	movs	r3, #1
 80120ac:	e059      	b.n	8012162 <HAL_MDMA_UnRegisterCallback+0xce>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80120b4:	2b01      	cmp	r3, #1
 80120b6:	d101      	bne.n	80120bc <HAL_MDMA_UnRegisterCallback+0x28>
 80120b8:	2302      	movs	r3, #2
 80120ba:	e052      	b.n	8012162 <HAL_MDMA_UnRegisterCallback+0xce>
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	2201      	movs	r2, #1
 80120c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80120ca:	b2db      	uxtb	r3, r3
 80120cc:	2b01      	cmp	r3, #1
 80120ce:	d141      	bne.n	8012154 <HAL_MDMA_UnRegisterCallback+0xc0>
  {
    switch (CallbackID)
 80120d0:	78fb      	ldrb	r3, [r7, #3]
 80120d2:	2b06      	cmp	r3, #6
 80120d4:	d83b      	bhi.n	801214e <HAL_MDMA_UnRegisterCallback+0xba>
 80120d6:	a201      	add	r2, pc, #4	@ (adr r2, 80120dc <HAL_MDMA_UnRegisterCallback+0x48>)
 80120d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120dc:	080120f9 	.word	0x080120f9
 80120e0:	08012101 	.word	0x08012101
 80120e4:	08012109 	.word	0x08012109
 80120e8:	08012111 	.word	0x08012111
 80120ec:	08012119 	.word	0x08012119
 80120f0:	08012121 	.word	0x08012121
 80120f4:	08012129 	.word	0x08012129
    {
    case  HAL_MDMA_XFER_CPLT_CB_ID:
      hmdma->XferCpltCallback = NULL;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2200      	movs	r2, #0
 80120fc:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 80120fe:	e02b      	b.n	8012158 <HAL_MDMA_UnRegisterCallback+0xc4>

    case  HAL_MDMA_XFER_BUFFERCPLT_CB_ID:
      hmdma->XferBufferCpltCallback = NULL;
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	2200      	movs	r2, #0
 8012104:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8012106:	e027      	b.n	8012158 <HAL_MDMA_UnRegisterCallback+0xc4>

    case  HAL_MDMA_XFER_BLOCKCPLT_CB_ID:
      hmdma->XferBlockCpltCallback = NULL;
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	2200      	movs	r2, #0
 801210c:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 801210e:	e023      	b.n	8012158 <HAL_MDMA_UnRegisterCallback+0xc4>

    case  HAL_MDMA_XFER_REPBLOCKCPLT_CB_ID:
      hmdma->XferRepeatBlockCpltCallback = NULL;
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	2200      	movs	r2, #0
 8012114:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8012116:	e01f      	b.n	8012158 <HAL_MDMA_UnRegisterCallback+0xc4>

    case  HAL_MDMA_XFER_ERROR_CB_ID:
      hmdma->XferErrorCallback = NULL;
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	2200      	movs	r2, #0
 801211c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801211e:	e01b      	b.n	8012158 <HAL_MDMA_UnRegisterCallback+0xc4>

    case  HAL_MDMA_XFER_ABORT_CB_ID:
      hmdma->XferAbortCallback = NULL;
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	2200      	movs	r2, #0
 8012124:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8012126:	e017      	b.n	8012158 <HAL_MDMA_UnRegisterCallback+0xc4>

    case   HAL_MDMA_XFER_ALL_CB_ID:
      hmdma->XferCpltCallback = NULL;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	2200      	movs	r2, #0
 801212c:	645a      	str	r2, [r3, #68]	@ 0x44
      hmdma->XferBufferCpltCallback = NULL;
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	2200      	movs	r2, #0
 8012132:	649a      	str	r2, [r3, #72]	@ 0x48
      hmdma->XferBlockCpltCallback = NULL;
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2200      	movs	r2, #0
 8012138:	64da      	str	r2, [r3, #76]	@ 0x4c
      hmdma->XferRepeatBlockCpltCallback = NULL;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	2200      	movs	r2, #0
 801213e:	651a      	str	r2, [r3, #80]	@ 0x50
      hmdma->XferErrorCallback = NULL;
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	2200      	movs	r2, #0
 8012144:	655a      	str	r2, [r3, #84]	@ 0x54
      hmdma->XferAbortCallback = NULL;
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	2200      	movs	r2, #0
 801214a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 801214c:	e004      	b.n	8012158 <HAL_MDMA_UnRegisterCallback+0xc4>

    default:
      status = HAL_ERROR;
 801214e:	2301      	movs	r3, #1
 8012150:	73fb      	strb	r3, [r7, #15]
      break;
 8012152:	e001      	b.n	8012158 <HAL_MDMA_UnRegisterCallback+0xc4>
    }
  }
  else
  {
    status = HAL_ERROR;
 8012154:	2301      	movs	r3, #1
 8012156:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	2200      	movs	r2, #0
 801215c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8012160:	7bfb      	ldrb	r3, [r7, #15]
}
 8012162:	4618      	mov	r0, r3
 8012164:	3714      	adds	r7, #20
 8012166:	46bd      	mov	sp, r7
 8012168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801216c:	4770      	bx	lr
 801216e:	bf00      	nop

08012170 <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 8012170:	b480      	push	{r7}
 8012172:	b085      	sub	sp, #20
 8012174:	af00      	add	r7, sp, #0
 8012176:	6078      	str	r0, [r7, #4]
 8012178:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d002      	beq.n	8012186 <HAL_MDMA_LinkedList_CreateNode+0x16>
 8012180:	683b      	ldr	r3, [r7, #0]
 8012182:	2b00      	cmp	r3, #0
 8012184:	d101      	bne.n	801218a <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 8012186:	2301      	movs	r3, #1
 8012188:	e0c8      	b.n	801231c <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	2200      	movs	r2, #0
 801218e:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	2200      	movs	r2, #0
 8012194:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	2200      	movs	r2, #0
 801219a:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	2200      	movs	r2, #0
 80121a0:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	2200      	movs	r2, #0
 80121a6:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 80121a8:	683b      	ldr	r3, [r7, #0]
 80121aa:	691a      	ldr	r2, [r3, #16]
 80121ac:	683b      	ldr	r3, [r7, #0]
 80121ae:	695b      	ldr	r3, [r3, #20]
 80121b0:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 80121b2:	683b      	ldr	r3, [r7, #0]
 80121b4:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 80121b6:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 80121b8:	683b      	ldr	r3, [r7, #0]
 80121ba:	69db      	ldr	r3, [r3, #28]
 80121bc:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 80121c2:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 80121c4:	683b      	ldr	r3, [r7, #0]
 80121c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80121c8:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 80121ca:	683b      	ldr	r3, [r7, #0]
 80121cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 80121ce:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80121d0:	683b      	ldr	r3, [r7, #0]
 80121d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80121d4:	3b01      	subs	r3, #1
 80121d6:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 80121d8:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 80121da:	683b      	ldr	r3, [r7, #0]
 80121dc:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80121de:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 80121e4:	683b      	ldr	r3, [r7, #0]
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80121ec:	d105      	bne.n	80121fa <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 80121fa:	683b      	ldr	r3, [r7, #0]
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012202:	d003      	beq.n	801220c <HAL_MDMA_LinkedList_CreateNode+0x9c>
 8012204:	683b      	ldr	r3, [r7, #0]
 8012206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012208:	2b00      	cmp	r3, #0
 801220a:	d005      	beq.n	8012218 <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 8012218:	683b      	ldr	r3, [r7, #0]
 801221a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801221c:	3b01      	subs	r3, #1
 801221e:	051a      	lsls	r2, r3, #20
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012228:	2b00      	cmp	r3, #0
 801222a:	da0e      	bge.n	801224a <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	685b      	ldr	r3, [r3, #4]
 8012230:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801223c:	425b      	negs	r3, r3
 801223e:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	b29a      	uxth	r2, r3
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	611a      	str	r2, [r3, #16]
 8012248:	e004      	b.n	8012254 <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 801224a:	683b      	ldr	r3, [r7, #0]
 801224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801224e:	b29a      	uxth	r2, r3
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 8012254:	683b      	ldr	r3, [r7, #0]
 8012256:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012258:	2b00      	cmp	r3, #0
 801225a:	da11      	bge.n	8012280 <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	685b      	ldr	r3, [r3, #4]
 8012260:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 8012268:	683b      	ldr	r3, [r7, #0]
 801226a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801226c:	425b      	negs	r3, r3
 801226e:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	691a      	ldr	r2, [r3, #16]
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	041b      	lsls	r3, r3, #16
 8012278:	431a      	orrs	r2, r3
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	611a      	str	r2, [r3, #16]
 801227e:	e007      	b.n	8012290 <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	691a      	ldr	r2, [r3, #16]
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012288:	041b      	lsls	r3, r3, #16
 801228a:	431a      	orrs	r2, r3
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	685a      	ldr	r2, [r3, #4]
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012298:	431a      	orrs	r2, r3
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 80122a6:	683b      	ldr	r3, [r7, #0]
 80122a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 80122ae:	683b      	ldr	r3, [r7, #0]
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80122b6:	d00c      	beq.n	80122d2 <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 80122b8:	683b      	ldr	r3, [r7, #0]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	b2da      	uxtb	r2, r3
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 80122c2:	683b      	ldr	r3, [r7, #0]
 80122c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 80122ca:	683b      	ldr	r3, [r7, #0]
 80122cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 80122d2:	683b      	ldr	r3, [r7, #0]
 80122d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80122d6:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80122da:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80122e2:	d002      	beq.n	80122ea <HAL_MDMA_LinkedList_CreateNode+0x17a>
 80122e4:	68bb      	ldr	r3, [r7, #8]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d105      	bne.n	80122f6 <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	699b      	ldr	r3, [r3, #24]
 80122ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 80122f6:	683b      	ldr	r3, [r7, #0]
 80122f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122fa:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80122fe:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8012300:	68bb      	ldr	r3, [r7, #8]
 8012302:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012306:	d002      	beq.n	801230e <HAL_MDMA_LinkedList_CreateNode+0x19e>
 8012308:	68bb      	ldr	r3, [r7, #8]
 801230a:	2b00      	cmp	r3, #0
 801230c:	d105      	bne.n	801231a <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	699b      	ldr	r3, [r3, #24]
 8012312:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 801231a:	2300      	movs	r3, #0
}
 801231c:	4618      	mov	r0, r3
 801231e:	3714      	adds	r7, #20
 8012320:	46bd      	mov	sp, r7
 8012322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012326:	4770      	bx	lr

08012328 <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, const MDMA_LinkNodeTypeDef *pPrevNode)
{
 8012328:	b480      	push	{r7}
 801232a:	b089      	sub	sp, #36	@ 0x24
 801232c:	af00      	add	r7, sp, #0
 801232e:	60f8      	str	r0, [r7, #12]
 8012330:	60b9      	str	r1, [r7, #8]
 8012332:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 8012334:	2300      	movs	r3, #0
 8012336:	61bb      	str	r3, [r7, #24]
 8012338:	2300      	movs	r3, #0
 801233a:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801233c:	2300      	movs	r3, #0
 801233e:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	2b00      	cmp	r3, #0
 8012344:	d002      	beq.n	801234c <HAL_MDMA_LinkedList_AddNode+0x24>
 8012346:	68bb      	ldr	r3, [r7, #8]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d101      	bne.n	8012350 <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 801234c:	2301      	movs	r3, #1
 801234e:	e0a9      	b.n	80124a4 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012356:	2b01      	cmp	r3, #1
 8012358:	d101      	bne.n	801235e <HAL_MDMA_LinkedList_AddNode+0x36>
 801235a:	2302      	movs	r3, #2
 801235c:	e0a2      	b.n	80124a4 <HAL_MDMA_LinkedList_AddNode+0x17c>
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	2201      	movs	r2, #1
 8012362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801236c:	b2db      	uxtb	r3, r3
 801236e:	2b01      	cmp	r3, #1
 8012370:	f040 8093 	bne.w	801249a <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8012374:	68fb      	ldr	r3, [r7, #12]
 8012376:	2202      	movs	r2, #2
 8012378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012380:	2b00      	cmp	r3, #0
 8012382:	d116      	bne.n	80123b2 <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	2b00      	cmp	r3, #0
 8012388:	d110      	bne.n	80123ac <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 801238a:	68fb      	ldr	r3, [r7, #12]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	68ba      	ldr	r2, [r7, #8]
 8012390:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	68ba      	ldr	r2, [r7, #8]
 8012396:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	2200      	movs	r2, #0
 801239c:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	68ba      	ldr	r2, [r7, #8]
 80123a2:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	2201      	movs	r2, #1
 80123a8:	665a      	str	r2, [r3, #100]	@ 0x64
 80123aa:	e06c      	b.n	8012486 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 80123ac:	2301      	movs	r3, #1
 80123ae:	74fb      	strb	r3, [r7, #19]
 80123b0:	e069      	b.n	8012486 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 80123b2:	68fb      	ldr	r3, [r7, #12]
 80123b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80123b6:	68ba      	ldr	r2, [r7, #8]
 80123b8:	429a      	cmp	r2, r3
 80123ba:	d062      	beq.n	8012482 <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80123c0:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 80123c2:	e00c      	b.n	80123de <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 80123c4:	69fb      	ldr	r3, [r7, #28]
 80123c6:	695a      	ldr	r2, [r3, #20]
 80123c8:	68bb      	ldr	r3, [r7, #8]
 80123ca:	429a      	cmp	r2, r3
 80123cc:	d101      	bne.n	80123d2 <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 80123ce:	2301      	movs	r3, #1
 80123d0:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 80123d2:	69fb      	ldr	r3, [r7, #28]
 80123d4:	695b      	ldr	r3, [r3, #20]
 80123d6:	61fb      	str	r3, [r7, #28]
        counter++;
 80123d8:	69bb      	ldr	r3, [r7, #24]
 80123da:	3301      	adds	r3, #1
 80123dc:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80123e2:	69ba      	ldr	r2, [r7, #24]
 80123e4:	429a      	cmp	r2, r3
 80123e6:	d202      	bcs.n	80123ee <HAL_MDMA_LinkedList_AddNode+0xc6>
 80123e8:	7cfb      	ldrb	r3, [r7, #19]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d0ea      	beq.n	80123c4 <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 80123ee:	7cfb      	ldrb	r3, [r7, #19]
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d148      	bne.n	8012486 <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80123f8:	687a      	ldr	r2, [r7, #4]
 80123fa:	429a      	cmp	r2, r3
 80123fc:	d002      	beq.n	8012404 <HAL_MDMA_LinkedList_AddNode+0xdc>
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d111      	bne.n	8012428 <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012408:	695a      	ldr	r2, [r3, #20]
 801240a:	68bb      	ldr	r3, [r7, #8]
 801240c:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012412:	68ba      	ldr	r2, [r7, #8]
 8012414:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	68ba      	ldr	r2, [r7, #8]
 801241a:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012420:	1c5a      	adds	r2, r3, #1
 8012422:	68fb      	ldr	r3, [r7, #12]
 8012424:	665a      	str	r2, [r3, #100]	@ 0x64
 8012426:	e02e      	b.n	8012486 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 8012428:	68fb      	ldr	r3, [r7, #12]
 801242a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801242c:	61fb      	str	r3, [r7, #28]
          counter = 0;
 801242e:	2300      	movs	r3, #0
 8012430:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8012432:	e018      	b.n	8012466 <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 8012434:	69bb      	ldr	r3, [r7, #24]
 8012436:	3301      	adds	r3, #1
 8012438:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 801243a:	69fa      	ldr	r2, [r7, #28]
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	429a      	cmp	r2, r3
 8012440:	d10e      	bne.n	8012460 <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 8012442:	69fb      	ldr	r3, [r7, #28]
 8012444:	695a      	ldr	r2, [r3, #20]
 8012446:	68bb      	ldr	r3, [r7, #8]
 8012448:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 801244a:	68ba      	ldr	r2, [r7, #8]
 801244c:	69fb      	ldr	r3, [r7, #28]
 801244e:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 8012450:	68fb      	ldr	r3, [r7, #12]
 8012452:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012454:	1c5a      	adds	r2, r3, #1
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 801245a:	2301      	movs	r3, #1
 801245c:	617b      	str	r3, [r7, #20]
 801245e:	e002      	b.n	8012466 <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8012460:	69fb      	ldr	r3, [r7, #28]
 8012462:	695b      	ldr	r3, [r3, #20]
 8012464:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8012466:	68fb      	ldr	r3, [r7, #12]
 8012468:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801246a:	69ba      	ldr	r2, [r7, #24]
 801246c:	429a      	cmp	r2, r3
 801246e:	d202      	bcs.n	8012476 <HAL_MDMA_LinkedList_AddNode+0x14e>
 8012470:	697b      	ldr	r3, [r7, #20]
 8012472:	2b00      	cmp	r3, #0
 8012474:	d0de      	beq.n	8012434 <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 8012476:	697b      	ldr	r3, [r7, #20]
 8012478:	2b00      	cmp	r3, #0
 801247a:	d104      	bne.n	8012486 <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 801247c:	2301      	movs	r3, #1
 801247e:	74fb      	strb	r3, [r7, #19]
 8012480:	e001      	b.n	8012486 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 8012482:	2301      	movs	r3, #1
 8012484:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8012486:	68fb      	ldr	r3, [r7, #12]
 8012488:	2200      	movs	r2, #0
 801248a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	2201      	movs	r2, #1
 8012492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 8012496:	7cfb      	ldrb	r3, [r7, #19]
 8012498:	e004      	b.n	80124a4 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 801249a:	68fb      	ldr	r3, [r7, #12]
 801249c:	2200      	movs	r2, #0
 801249e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 80124a2:	2302      	movs	r3, #2
  }
}
 80124a4:	4618      	mov	r0, r3
 80124a6:	3724      	adds	r7, #36	@ 0x24
 80124a8:	46bd      	mov	sp, r7
 80124aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ae:	4770      	bx	lr

080124b0 <HAL_MDMA_LinkedList_RemoveNode>:
  *                 to be removed from the list.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_RemoveNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNode)
{
 80124b0:	b480      	push	{r7}
 80124b2:	b087      	sub	sp, #28
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
 80124b8:	6039      	str	r1, [r7, #0]
  MDMA_LinkNodeTypeDef *ptmpNode;
  uint32_t counter = 0, nodeDeleted = 0;
 80124ba:	2300      	movs	r3, #0
 80124bc:	613b      	str	r3, [r7, #16]
 80124be:	2300      	movs	r3, #0
 80124c0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80124c2:	2300      	movs	r3, #0
 80124c4:	72fb      	strb	r3, [r7, #11]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNode == NULL))
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d002      	beq.n	80124d2 <HAL_MDMA_LinkedList_RemoveNode+0x22>
 80124cc:	683b      	ldr	r3, [r7, #0]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d101      	bne.n	80124d6 <HAL_MDMA_LinkedList_RemoveNode+0x26>
  {
    return HAL_ERROR;
 80124d2:	2301      	movs	r3, #1
 80124d4:	e099      	b.n	801260a <HAL_MDMA_LinkedList_RemoveNode+0x15a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80124dc:	2b01      	cmp	r3, #1
 80124de:	d101      	bne.n	80124e4 <HAL_MDMA_LinkedList_RemoveNode+0x34>
 80124e0:	2302      	movs	r3, #2
 80124e2:	e092      	b.n	801260a <HAL_MDMA_LinkedList_RemoveNode+0x15a>
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	2201      	movs	r2, #1
 80124e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80124f2:	b2db      	uxtb	r3, r3
 80124f4:	2b01      	cmp	r3, #1
 80124f6:	f040 8083 	bne.w	8012600 <HAL_MDMA_LinkedList_RemoveNode+0x150>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	2202      	movs	r2, #2
 80124fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012506:	2b00      	cmp	r3, #0
 8012508:	d007      	beq.n	801251a <HAL_MDMA_LinkedList_RemoveNode+0x6a>
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801250e:	2b00      	cmp	r3, #0
 8012510:	d003      	beq.n	801251a <HAL_MDMA_LinkedList_RemoveNode+0x6a>
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012516:	2b00      	cmp	r3, #0
 8012518:	d102      	bne.n	8012520 <HAL_MDMA_LinkedList_RemoveNode+0x70>
    {
      hal_status = HAL_ERROR;
 801251a:	2301      	movs	r3, #1
 801251c:	72fb      	strb	r3, [r7, #11]
 801251e:	e065      	b.n	80125ec <HAL_MDMA_LinkedList_RemoveNode+0x13c>
    }
    else if(hmdma->FirstLinkedListNodeAddress == pNode) /* Deleting first node */
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012524:	683a      	ldr	r2, [r7, #0]
 8012526:	429a      	cmp	r2, r3
 8012528:	d130      	bne.n	801258c <HAL_MDMA_LinkedList_RemoveNode+0xdc>
    {
      /* Delete 1st node */
      if(hmdma->LastLinkedListNodeAddress == pNode)
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801252e:	683a      	ldr	r2, [r7, #0]
 8012530:	429a      	cmp	r2, r3
 8012532:	d10d      	bne.n	8012550 <HAL_MDMA_LinkedList_RemoveNode+0xa0>
      {
        /*if the last node is at the same time the first one (1 single node after the init node 0)
        then update the last node too */

        hmdma->FirstLinkedListNodeAddress = 0;
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	2200      	movs	r2, #0
 8012538:	65da      	str	r2, [r3, #92]	@ 0x5c
        hmdma->LastLinkedListNodeAddress  = 0;
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	2200      	movs	r2, #0
 801253e:	661a      	str	r2, [r3, #96]	@ 0x60
        hmdma->LinkedListNodeCounter = 0;
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	2200      	movs	r2, #0
 8012544:	665a      	str	r2, [r3, #100]	@ 0x64

        hmdma->Instance->CLAR = 0;
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	2200      	movs	r2, #0
 801254c:	625a      	str	r2, [r3, #36]	@ 0x24
 801254e:	e04d      	b.n	80125ec <HAL_MDMA_LinkedList_RemoveNode+0x13c>
      }
      else
      {
        if((uint32_t)hmdma->FirstLinkedListNodeAddress == hmdma->LastLinkedListNodeAddress->CLAR)
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012554:	461a      	mov	r2, r3
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801255a:	695b      	ldr	r3, [r3, #20]
 801255c:	429a      	cmp	r2, r3
 801255e:	d104      	bne.n	801256a <HAL_MDMA_LinkedList_RemoveNode+0xba>
        {
          /* if last node is looping to first (circular list) one update the last node connection */
          hmdma->LastLinkedListNodeAddress->CLAR = pNode->CLAR;
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012564:	683a      	ldr	r2, [r7, #0]
 8012566:	6952      	ldr	r2, [r2, #20]
 8012568:	615a      	str	r2, [r3, #20]
        }

        /* if deleting the first node after the initialization
        connect the next node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = pNode->CLAR;
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	683a      	ldr	r2, [r7, #0]
 8012570:	6952      	ldr	r2, [r2, #20]
 8012572:	625a      	str	r2, [r3, #36]	@ 0x24
        hmdma->FirstLinkedListNodeAddress = (MDMA_LinkNodeTypeDef *)hmdma->Instance->CLAR;
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801257a:	461a      	mov	r2, r3
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Update the Handle node counter */
        hmdma->LinkedListNodeCounter--;
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012584:	1e5a      	subs	r2, r3, #1
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	665a      	str	r2, [r3, #100]	@ 0x64
 801258a:	e02f      	b.n	80125ec <HAL_MDMA_LinkedList_RemoveNode+0x13c>
      }
    }
    else /* Deleting any other node */
    {
      /*Deleted node is not the first one : find it  */
      ptmpNode = hmdma->FirstLinkedListNodeAddress;
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012590:	617b      	str	r3, [r7, #20]
      while((counter < hmdma->LinkedListNodeCounter) && (nodeDeleted == 0U))
 8012592:	e01e      	b.n	80125d2 <HAL_MDMA_LinkedList_RemoveNode+0x122>
      {
        counter++;
 8012594:	693b      	ldr	r3, [r7, #16]
 8012596:	3301      	adds	r3, #1
 8012598:	613b      	str	r3, [r7, #16]
        if(ptmpNode->CLAR == ((uint32_t)pNode))
 801259a:	697b      	ldr	r3, [r7, #20]
 801259c:	695a      	ldr	r2, [r3, #20]
 801259e:	683b      	ldr	r3, [r7, #0]
 80125a0:	429a      	cmp	r2, r3
 80125a2:	d113      	bne.n	80125cc <HAL_MDMA_LinkedList_RemoveNode+0x11c>
        {
          /* if deleting the last node */
          if(pNode == hmdma->LastLinkedListNodeAddress)
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80125a8:	683a      	ldr	r2, [r7, #0]
 80125aa:	429a      	cmp	r2, r3
 80125ac:	d102      	bne.n	80125b4 <HAL_MDMA_LinkedList_RemoveNode+0x104>
          {
            /*Update the linked list last node address in the handle*/
            hmdma->LastLinkedListNodeAddress = ptmpNode;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	697a      	ldr	r2, [r7, #20]
 80125b2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          /* update the next node link after deleting pMDMA_LinkedListNode */
          ptmpNode->CLAR = pNode->CLAR;
 80125b4:	683b      	ldr	r3, [r7, #0]
 80125b6:	695a      	ldr	r2, [r3, #20]
 80125b8:	697b      	ldr	r3, [r7, #20]
 80125ba:	615a      	str	r2, [r3, #20]
          nodeDeleted = 1;
 80125bc:	2301      	movs	r3, #1
 80125be:	60fb      	str	r3, [r7, #12]
          /* Update the Handle node counter */
          hmdma->LinkedListNodeCounter--;
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80125c4:	1e5a      	subs	r2, r3, #1
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	665a      	str	r2, [r3, #100]	@ 0x64
 80125ca:	e002      	b.n	80125d2 <HAL_MDMA_LinkedList_RemoveNode+0x122>
        }
        else
        {
          ptmpNode = (MDMA_LinkNodeTypeDef *)ptmpNode->CLAR;
 80125cc:	697b      	ldr	r3, [r7, #20]
 80125ce:	695b      	ldr	r3, [r3, #20]
 80125d0:	617b      	str	r3, [r7, #20]
      while((counter < hmdma->LinkedListNodeCounter) && (nodeDeleted == 0U))
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80125d6:	693a      	ldr	r2, [r7, #16]
 80125d8:	429a      	cmp	r2, r3
 80125da:	d202      	bcs.n	80125e2 <HAL_MDMA_LinkedList_RemoveNode+0x132>
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d0d8      	beq.n	8012594 <HAL_MDMA_LinkedList_RemoveNode+0xe4>
        }
      }

      if(nodeDeleted == 0U)
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d101      	bne.n	80125ec <HAL_MDMA_LinkedList_RemoveNode+0x13c>
      {
        /* last node reashed without finding the node to delete : return error */
        hal_status = HAL_ERROR;
 80125e8:	2301      	movs	r3, #1
 80125ea:	72fb      	strb	r3, [r7, #11]
      }
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	2200      	movs	r2, #0
 80125f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	2201      	movs	r2, #1
 80125f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 80125fc:	7afb      	ldrb	r3, [r7, #11]
 80125fe:	e004      	b.n	801260a <HAL_MDMA_LinkedList_RemoveNode+0x15a>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	2200      	movs	r2, #0
 8012604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8012608:	2302      	movs	r3, #2
  }
}
 801260a:	4618      	mov	r0, r3
 801260c:	371c      	adds	r7, #28
 801260e:	46bd      	mov	sp, r7
 8012610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012614:	4770      	bx	lr

08012616 <HAL_MDMA_LinkedList_EnableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 8012616:	b480      	push	{r7}
 8012618:	b085      	sub	sp, #20
 801261a:	af00      	add	r7, sp, #0
 801261c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801261e:	2300      	movs	r3, #0
 8012620:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	2b00      	cmp	r3, #0
 8012626:	d101      	bne.n	801262c <HAL_MDMA_LinkedList_EnableCircularMode+0x16>
  {
    return HAL_ERROR;
 8012628:	2301      	movs	r3, #1
 801262a:	e031      	b.n	8012690 <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012632:	2b01      	cmp	r3, #1
 8012634:	d101      	bne.n	801263a <HAL_MDMA_LinkedList_EnableCircularMode+0x24>
 8012636:	2302      	movs	r3, #2
 8012638:	e02a      	b.n	8012690 <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	2201      	movs	r2, #1
 801263e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012648:	b2db      	uxtb	r3, r3
 801264a:	2b01      	cmp	r3, #1
 801264c:	d117      	bne.n	801267e <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	2202      	movs	r2, #2
 8012652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801265a:	2b00      	cmp	r3, #0
 801265c:	d007      	beq.n	801266e <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012662:	2b00      	cmp	r3, #0
 8012664:	d003      	beq.n	801266e <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801266a:	2b00      	cmp	r3, #0
 801266c:	d102      	bne.n	8012674 <HAL_MDMA_LinkedList_EnableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 801266e:	2301      	movs	r3, #1
 8012670:	73fb      	strb	r3, [r7, #15]
 8012672:	e004      	b.n	801267e <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
    }
    else
    {
      /* to enable circular mode Last Node should be connected to first node */
      hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801267c:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	2200      	movs	r2, #0
 8012682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	2201      	movs	r2, #1
 801268a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 801268e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012690:	4618      	mov	r0, r3
 8012692:	3714      	adds	r7, #20
 8012694:	46bd      	mov	sp, r7
 8012696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801269a:	4770      	bx	lr

0801269c <HAL_MDMA_LinkedList_DisableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_DisableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 801269c:	b480      	push	{r7}
 801269e:	b085      	sub	sp, #20
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80126a4:	2300      	movs	r3, #0
 80126a6:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d101      	bne.n	80126b2 <HAL_MDMA_LinkedList_DisableCircularMode+0x16>
  {
    return HAL_ERROR;
 80126ae:	2301      	movs	r3, #1
 80126b0:	e030      	b.n	8012714 <HAL_MDMA_LinkedList_DisableCircularMode+0x78>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80126b8:	2b01      	cmp	r3, #1
 80126ba:	d101      	bne.n	80126c0 <HAL_MDMA_LinkedList_DisableCircularMode+0x24>
 80126bc:	2302      	movs	r3, #2
 80126be:	e029      	b.n	8012714 <HAL_MDMA_LinkedList_DisableCircularMode+0x78>
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	2201      	movs	r2, #1
 80126c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80126ce:	b2db      	uxtb	r3, r3
 80126d0:	2b01      	cmp	r3, #1
 80126d2:	d116      	bne.n	8012702 <HAL_MDMA_LinkedList_DisableCircularMode+0x66>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	2202      	movs	r2, #2
 80126d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d007      	beq.n	80126f4 <HAL_MDMA_LinkedList_DisableCircularMode+0x58>
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	d003      	beq.n	80126f4 <HAL_MDMA_LinkedList_DisableCircularMode+0x58>
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d102      	bne.n	80126fa <HAL_MDMA_LinkedList_DisableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 80126f4:	2301      	movs	r3, #1
 80126f6:	73fb      	strb	r3, [r7, #15]
 80126f8:	e003      	b.n	8012702 <HAL_MDMA_LinkedList_DisableCircularMode+0x66>
    }
    else
    {
      /* to disable circular mode Last Node should be connected to NULL */
      hmdma->LastLinkedListNodeAddress->CLAR = 0;
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80126fe:	2200      	movs	r2, #0
 8012700:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	2200      	movs	r2, #0
 8012706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	2201      	movs	r2, #1
 801270e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 8012712:	7bfb      	ldrb	r3, [r7, #15]
}
 8012714:	4618      	mov	r0, r3
 8012716:	3714      	adds	r7, #20
 8012718:	46bd      	mov	sp, r7
 801271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801271e:	4770      	bx	lr

08012720 <HAL_MDMA_Start>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b086      	sub	sp, #24
 8012724:	af02      	add	r7, sp, #8
 8012726:	60f8      	str	r0, [r7, #12]
 8012728:	60b9      	str	r1, [r7, #8]
 801272a:	607a      	str	r2, [r7, #4]
 801272c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 801272e:	68fb      	ldr	r3, [r7, #12]
 8012730:	2b00      	cmp	r3, #0
 8012732:	d101      	bne.n	8012738 <HAL_MDMA_Start+0x18>
  {
    return HAL_ERROR;
 8012734:	2301      	movs	r3, #1
 8012736:	e044      	b.n	80127c2 <HAL_MDMA_Start+0xa2>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801273e:	2b01      	cmp	r3, #1
 8012740:	d101      	bne.n	8012746 <HAL_MDMA_Start+0x26>
 8012742:	2302      	movs	r3, #2
 8012744:	e03d      	b.n	80127c2 <HAL_MDMA_Start+0xa2>
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	2201      	movs	r2, #1
 801274a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012754:	b2db      	uxtb	r3, r3
 8012756:	2b01      	cmp	r3, #1
 8012758:	d12c      	bne.n	80127b4 <HAL_MDMA_Start+0x94>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	2202      	movs	r2, #2
 801275e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	2200      	movs	r2, #0
 8012766:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	68da      	ldr	r2, [r3, #12]
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	f022 0201 	bic.w	r2, r2, #1
 8012776:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 8012778:	69bb      	ldr	r3, [r7, #24]
 801277a:	9300      	str	r3, [sp, #0]
 801277c:	683b      	ldr	r3, [r7, #0]
 801277e:	687a      	ldr	r2, [r7, #4]
 8012780:	68b9      	ldr	r1, [r7, #8]
 8012782:	68f8      	ldr	r0, [r7, #12]
 8012784:	f000 fb96 	bl	8012eb4 <MDMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	68da      	ldr	r2, [r3, #12]
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	f042 0201 	orr.w	r2, r2, #1
 8012796:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	685b      	ldr	r3, [r3, #4]
 801279c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80127a0:	d10e      	bne.n	80127c0 <HAL_MDMA_Start+0xa0>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	68da      	ldr	r2, [r3, #12]
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80127b0:	60da      	str	r2, [r3, #12]
 80127b2:	e005      	b.n	80127c0 <HAL_MDMA_Start+0xa0>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 80127b4:	68fb      	ldr	r3, [r7, #12]
 80127b6:	2200      	movs	r2, #0
 80127b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 80127bc:	2302      	movs	r3, #2
 80127be:	e000      	b.n	80127c2 <HAL_MDMA_Start+0xa2>
  }

  return HAL_OK;
 80127c0:	2300      	movs	r3, #0
}
 80127c2:	4618      	mov	r0, r3
 80127c4:	3710      	adds	r7, #16
 80127c6:	46bd      	mov	sp, r7
 80127c8:	bd80      	pop	{r7, pc}

080127ca <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 80127ca:	b580      	push	{r7, lr}
 80127cc:	b086      	sub	sp, #24
 80127ce:	af02      	add	r7, sp, #8
 80127d0:	60f8      	str	r0, [r7, #12]
 80127d2:	60b9      	str	r1, [r7, #8]
 80127d4:	607a      	str	r2, [r7, #4]
 80127d6:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d101      	bne.n	80127e2 <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 80127de:	2301      	movs	r3, #1
 80127e0:	e070      	b.n	80128c4 <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80127e8:	2b01      	cmp	r3, #1
 80127ea:	d101      	bne.n	80127f0 <HAL_MDMA_Start_IT+0x26>
 80127ec:	2302      	movs	r3, #2
 80127ee:	e069      	b.n	80128c4 <HAL_MDMA_Start_IT+0xfa>
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	2201      	movs	r2, #1
 80127f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80127fe:	b2db      	uxtb	r3, r3
 8012800:	2b01      	cmp	r3, #1
 8012802:	d158      	bne.n	80128b6 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	2202      	movs	r2, #2
 8012808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	2200      	movs	r2, #0
 8012810:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	68da      	ldr	r2, [r3, #12]
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	681b      	ldr	r3, [r3, #0]
 801281c:	f022 0201 	bic.w	r2, r2, #1
 8012820:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 8012822:	69bb      	ldr	r3, [r7, #24]
 8012824:	9300      	str	r3, [sp, #0]
 8012826:	683b      	ldr	r3, [r7, #0]
 8012828:	687a      	ldr	r2, [r7, #4]
 801282a:	68b9      	ldr	r1, [r7, #8]
 801282c:	68f8      	ldr	r0, [r7, #12]
 801282e:	f000 fb41 	bl	8012eb4 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	681b      	ldr	r3, [r3, #0]
 8012836:	68da      	ldr	r2, [r3, #12]
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	f042 0206 	orr.w	r2, r2, #6
 8012840:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 8012842:	68fb      	ldr	r3, [r7, #12]
 8012844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012846:	2b00      	cmp	r3, #0
 8012848:	d007      	beq.n	801285a <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	681b      	ldr	r3, [r3, #0]
 801284e:	68da      	ldr	r2, [r3, #12]
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	f042 0210 	orr.w	r2, r2, #16
 8012858:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801285e:	2b00      	cmp	r3, #0
 8012860:	d007      	beq.n	8012872 <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	68da      	ldr	r2, [r3, #12]
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	f042 0208 	orr.w	r2, r2, #8
 8012870:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012876:	2b00      	cmp	r3, #0
 8012878:	d007      	beq.n	801288a <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 801287a:	68fb      	ldr	r3, [r7, #12]
 801287c:	681b      	ldr	r3, [r3, #0]
 801287e:	68da      	ldr	r2, [r3, #12]
 8012880:	68fb      	ldr	r3, [r7, #12]
 8012882:	681b      	ldr	r3, [r3, #0]
 8012884:	f042 0220 	orr.w	r2, r2, #32
 8012888:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	68da      	ldr	r2, [r3, #12]
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	f042 0201 	orr.w	r2, r2, #1
 8012898:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 801289a:	68fb      	ldr	r3, [r7, #12]
 801289c:	685b      	ldr	r3, [r3, #4]
 801289e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128a2:	d10e      	bne.n	80128c2 <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	68da      	ldr	r2, [r3, #12]
 80128aa:	68fb      	ldr	r3, [r7, #12]
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80128b2:	60da      	str	r2, [r3, #12]
 80128b4:	e005      	b.n	80128c2 <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	2200      	movs	r2, #0
 80128ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 80128be:	2302      	movs	r3, #2
 80128c0:	e000      	b.n	80128c4 <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 80128c2:	2300      	movs	r3, #0
}
 80128c4:	4618      	mov	r0, r3
 80128c6:	3710      	adds	r7, #16
 80128c8:	46bd      	mov	sp, r7
 80128ca:	bd80      	pop	{r7, pc}

080128cc <HAL_MDMA_Abort>:
  *        and the Channel will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort(MDMA_HandleTypeDef *hmdma)
{
 80128cc:	b580      	push	{r7, lr}
 80128ce:	b084      	sub	sp, #16
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart =  HAL_GetTick();
 80128d4:	f7f1 f8e2 	bl	8003a9c <HAL_GetTick>
 80128d8:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d101      	bne.n	80128e4 <HAL_MDMA_Abort+0x18>
  {
    return HAL_ERROR;
 80128e0:	2301      	movs	r3, #1
 80128e2:	e04a      	b.n	801297a <HAL_MDMA_Abort+0xae>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80128ea:	b2db      	uxtb	r3, r3
 80128ec:	2b02      	cmp	r3, #2
 80128ee:	d008      	beq.n	8012902 <HAL_MDMA_Abort+0x36>
  {
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	2280      	movs	r2, #128	@ 0x80
 80128f4:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	2200      	movs	r2, #0
 80128fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80128fe:	2301      	movs	r3, #1
 8012900:	e03b      	b.n	801297a <HAL_MDMA_Abort+0xae>
  }
  else
  {
    /* Disable all the transfer interrupts */
    __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	68da      	ldr	r2, [r3, #12]
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8012910:	60da      	str	r2, [r3, #12]

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	68da      	ldr	r2, [r3, #12]
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	681b      	ldr	r3, [r3, #0]
 801291c:	f022 0201 	bic.w	r2, r2, #1
 8012920:	60da      	str	r2, [r3, #12]

    /* Check if the MDMA Channel is effectively disabled */
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8012922:	e016      	b.n	8012952 <HAL_MDMA_Abort+0x86>
    {
      /* Check for the Timeout */
      if( (HAL_GetTick()  - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8012924:	f7f1 f8ba 	bl	8003a9c <HAL_GetTick>
 8012928:	4602      	mov	r2, r0
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	1ad3      	subs	r3, r2, r3
 801292e:	2b05      	cmp	r3, #5
 8012930:	d90f      	bls.n	8012952 <HAL_MDMA_Abort+0x86>
      {
        /* Update error code */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_TIMEOUT;
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012936:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	2200      	movs	r2, #0
 8012942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the MDMA state */
        hmdma->State = HAL_MDMA_STATE_ERROR;
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	2203      	movs	r2, #3
 801294a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        return HAL_ERROR;
 801294e:	2301      	movs	r3, #1
 8012950:	e013      	b.n	801297a <HAL_MDMA_Abort+0xae>
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	68db      	ldr	r3, [r3, #12]
 8012958:	f003 0301 	and.w	r3, r3, #1
 801295c:	2b00      	cmp	r3, #0
 801295e:	d1e1      	bne.n	8012924 <HAL_MDMA_Abort+0x58>
      }
    }

    /* Clear all interrupt flags */
    __HAL_MDMA_CLEAR_FLAG(hmdma, (MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BT | MDMA_FLAG_BRT | MDMA_FLAG_BFTC));
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	221f      	movs	r2, #31
 8012966:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	2200      	movs	r2, #0
 801296c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Change the MDMA state*/
    hmdma->State = HAL_MDMA_STATE_READY;
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	2201      	movs	r2, #1
 8012974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

  return HAL_OK;
 8012978:	2300      	movs	r3, #0
}
 801297a:	4618      	mov	r0, r3
 801297c:	3710      	adds	r7, #16
 801297e:	46bd      	mov	sp, r7
 8012980:	bd80      	pop	{r7, pc}

08012982 <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 8012982:	b480      	push	{r7}
 8012984:	b083      	sub	sp, #12
 8012986:	af00      	add	r7, sp, #0
 8012988:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d101      	bne.n	8012994 <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8012990:	2301      	movs	r3, #1
 8012992:	e017      	b.n	80129c4 <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801299a:	b2db      	uxtb	r3, r3
 801299c:	2b02      	cmp	r3, #2
 801299e:	d004      	beq.n	80129aa <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	2280      	movs	r2, #128	@ 0x80
 80129a4:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 80129a6:	2301      	movs	r3, #1
 80129a8:	e00c      	b.n	80129c4 <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	2204      	movs	r2, #4
 80129ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	68da      	ldr	r2, [r3, #12]
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	681b      	ldr	r3, [r3, #0]
 80129bc:	f022 0201 	bic.w	r2, r2, #1
 80129c0:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 80129c2:	2300      	movs	r3, #0
}
 80129c4:	4618      	mov	r0, r3
 80129c6:	370c      	adds	r7, #12
 80129c8:	46bd      	mov	sp, r7
 80129ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129ce:	4770      	bx	lr

080129d0 <HAL_MDMA_PollForTransfer>:
  * @param  CompleteLevel: Specifies the MDMA level complete.
  * @param  Timeout:       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_PollForTransfer(MDMA_HandleTypeDef *hmdma, HAL_MDMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	b088      	sub	sp, #32
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	60f8      	str	r0, [r7, #12]
 80129d8:	460b      	mov	r3, r1
 80129da:	607a      	str	r2, [r7, #4]
 80129dc:	72fb      	strb	r3, [r7, #11]

  /* Check the parameters */
  assert_param(IS_MDMA_LEVEL_COMPLETE(CompleteLevel));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d101      	bne.n	80129e8 <HAL_MDMA_PollForTransfer+0x18>
  {
    return HAL_ERROR;
 80129e4:	2301      	movs	r3, #1
 80129e6:	e0b9      	b.n	8012b5c <HAL_MDMA_PollForTransfer+0x18c>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80129ee:	b2db      	uxtb	r3, r3
 80129f0:	2b02      	cmp	r3, #2
 80129f2:	d004      	beq.n	80129fe <HAL_MDMA_PollForTransfer+0x2e>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	2280      	movs	r2, #128	@ 0x80
 80129f8:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 80129fa:	2301      	movs	r3, #1
 80129fc:	e0ae      	b.n	8012b5c <HAL_MDMA_PollForTransfer+0x18c>
  }

  /* Get the level transfer complete flag */
  levelFlag = ((CompleteLevel == HAL_MDMA_FULL_TRANSFER)  ? MDMA_FLAG_CTC  : \
 80129fe:	7afb      	ldrb	r3, [r7, #11]
 8012a00:	2b00      	cmp	r3, #0
 8012a02:	d00b      	beq.n	8012a1c <HAL_MDMA_PollForTransfer+0x4c>
               (CompleteLevel == HAL_MDMA_BUFFER_TRANSFER)? MDMA_FLAG_BFTC : \
 8012a04:	7afb      	ldrb	r3, [r7, #11]
 8012a06:	2b01      	cmp	r3, #1
 8012a08:	d006      	beq.n	8012a18 <HAL_MDMA_PollForTransfer+0x48>
               (CompleteLevel == HAL_MDMA_BLOCK_TRANSFER) ? MDMA_FLAG_BT   : \
 8012a0a:	7afb      	ldrb	r3, [r7, #11]
 8012a0c:	2b02      	cmp	r3, #2
 8012a0e:	d101      	bne.n	8012a14 <HAL_MDMA_PollForTransfer+0x44>
 8012a10:	2308      	movs	r3, #8
 8012a12:	e004      	b.n	8012a1e <HAL_MDMA_PollForTransfer+0x4e>
 8012a14:	2304      	movs	r3, #4
 8012a16:	e002      	b.n	8012a1e <HAL_MDMA_PollForTransfer+0x4e>
               (CompleteLevel == HAL_MDMA_BUFFER_TRANSFER)? MDMA_FLAG_BFTC : \
 8012a18:	2310      	movs	r3, #16
 8012a1a:	e000      	b.n	8012a1e <HAL_MDMA_PollForTransfer+0x4e>
  levelFlag = ((CompleteLevel == HAL_MDMA_FULL_TRANSFER)  ? MDMA_FLAG_CTC  : \
 8012a1c:	2302      	movs	r3, #2
 8012a1e:	61fb      	str	r3, [r7, #28]
               MDMA_FLAG_BRT);


  /* Get timeout */
  tickstart = HAL_GetTick();
 8012a20:	f7f1 f83c 	bl	8003a9c <HAL_GetTick>
 8012a24:	61b8      	str	r0, [r7, #24]

  while(__HAL_MDMA_GET_FLAG(hmdma, levelFlag) == 0U)
 8012a26:	e067      	b.n	8012af8 <HAL_MDMA_PollForTransfer+0x128>
  {
    if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	f003 0301 	and.w	r3, r3, #1
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d046      	beq.n	8012ac4 <HAL_MDMA_PollForTransfer+0xf4>
    {
      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	689b      	ldr	r3, [r3, #8]
 8012a3c:	617b      	str	r3, [r7, #20]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8012a3e:	697b      	ldr	r3, [r7, #20]
 8012a40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d106      	bne.n	8012a56 <HAL_MDMA_PollForTransfer+0x86>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012a4c:	f043 0201 	orr.w	r2, r3, #1
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	669a      	str	r2, [r3, #104]	@ 0x68
 8012a54:	e005      	b.n	8012a62 <HAL_MDMA_PollForTransfer+0x92>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8012a56:	68fb      	ldr	r3, [r7, #12]
 8012a58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012a5a:	f043 0202 	orr.w	r2, r3, #2
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8012a62:	697b      	ldr	r3, [r7, #20]
 8012a64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d005      	beq.n	8012a78 <HAL_MDMA_PollForTransfer+0xa8>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012a70:	f043 0204 	orr.w	r2, r3, #4
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8012a78:	697b      	ldr	r3, [r7, #20]
 8012a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d005      	beq.n	8012a8e <HAL_MDMA_PollForTransfer+0xbe>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012a86:	f043 0208 	orr.w	r2, r3, #8
 8012a8a:	68fb      	ldr	r3, [r7, #12]
 8012a8c:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8012a8e:	697b      	ldr	r3, [r7, #20]
 8012a90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d005      	beq.n	8012aa4 <HAL_MDMA_PollForTransfer+0xd4>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8012a98:	68fb      	ldr	r3, [r7, #12]
 8012a9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012a9c:	f043 0210 	orr.w	r2, r3, #16
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8012aa4:	697b      	ldr	r3, [r7, #20]
 8012aa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d005      	beq.n	8012aba <HAL_MDMA_PollForTransfer+0xea>
      {
        /* Update error code : Block Size error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8012aae:	68fb      	ldr	r3, [r7, #12]
 8012ab0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012ab2:	f043 0220 	orr.w	r2, r3, #32
 8012ab6:	68fb      	ldr	r3, [r7, #12]
 8012ab8:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      (void) HAL_MDMA_Abort(hmdma); /* if error then abort the current transfer */
 8012aba:	68f8      	ldr	r0, [r7, #12]
 8012abc:	f7ff ff06 	bl	80128cc <HAL_MDMA_Abort>
          - Clear all transfer flags
          - Unlock
          - Set the State
      */

      return HAL_ERROR;
 8012ac0:	2301      	movs	r3, #1
 8012ac2:	e04b      	b.n	8012b5c <HAL_MDMA_PollForTransfer+0x18c>

    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012aca:	d015      	beq.n	8012af8 <HAL_MDMA_PollForTransfer+0x128>
    {
      if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8012acc:	f7f0 ffe6 	bl	8003a9c <HAL_GetTick>
 8012ad0:	4602      	mov	r2, r0
 8012ad2:	69bb      	ldr	r3, [r7, #24]
 8012ad4:	1ad3      	subs	r3, r2, r3
 8012ad6:	687a      	ldr	r2, [r7, #4]
 8012ad8:	429a      	cmp	r2, r3
 8012ada:	d302      	bcc.n	8012ae2 <HAL_MDMA_PollForTransfer+0x112>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	d10a      	bne.n	8012af8 <HAL_MDMA_PollForTransfer+0x128>
      {
        /* Update error code */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_TIMEOUT;
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012ae6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8012aea:	68fb      	ldr	r3, [r7, #12]
 8012aec:	669a      	str	r2, [r3, #104]	@ 0x68

        (void) HAL_MDMA_Abort(hmdma); /* if timeout then abort the current transfer */
 8012aee:	68f8      	ldr	r0, [r7, #12]
 8012af0:	f7ff feec 	bl	80128cc <HAL_MDMA_Abort>
            - Clear all transfer flags
            - Unlock
            - Set the State
        */

        return HAL_ERROR;
 8012af4:	2301      	movs	r3, #1
 8012af6:	e031      	b.n	8012b5c <HAL_MDMA_PollForTransfer+0x18c>
  while(__HAL_MDMA_GET_FLAG(hmdma, levelFlag) == 0U)
 8012af8:	68fb      	ldr	r3, [r7, #12]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	681a      	ldr	r2, [r3, #0]
 8012afe:	69fb      	ldr	r3, [r7, #28]
 8012b00:	4013      	ands	r3, r2
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d090      	beq.n	8012a28 <HAL_MDMA_PollForTransfer+0x58>
      }
    }
  }

  /* Clear the transfer level flag */
  if(CompleteLevel == HAL_MDMA_BUFFER_TRANSFER)
 8012b06:	7afb      	ldrb	r3, [r7, #11]
 8012b08:	2b01      	cmp	r3, #1
 8012b0a:	d104      	bne.n	8012b16 <HAL_MDMA_PollForTransfer+0x146>
  {
    __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8012b0c:	68fb      	ldr	r3, [r7, #12]
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	2210      	movs	r2, #16
 8012b12:	605a      	str	r2, [r3, #4]
 8012b14:	e021      	b.n	8012b5a <HAL_MDMA_PollForTransfer+0x18a>

  }
  else if(CompleteLevel == HAL_MDMA_BLOCK_TRANSFER)
 8012b16:	7afb      	ldrb	r3, [r7, #11]
 8012b18:	2b02      	cmp	r3, #2
 8012b1a:	d104      	bne.n	8012b26 <HAL_MDMA_PollForTransfer+0x156>
  {
    __HAL_MDMA_CLEAR_FLAG(hmdma, (MDMA_FLAG_BFTC | MDMA_FLAG_BT));
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	2218      	movs	r2, #24
 8012b22:	605a      	str	r2, [r3, #4]
 8012b24:	e019      	b.n	8012b5a <HAL_MDMA_PollForTransfer+0x18a>

  }
  else if(CompleteLevel == HAL_MDMA_REPEAT_BLOCK_TRANSFER)
 8012b26:	7afb      	ldrb	r3, [r7, #11]
 8012b28:	2b03      	cmp	r3, #3
 8012b2a:	d104      	bne.n	8012b36 <HAL_MDMA_PollForTransfer+0x166>
  {
    __HAL_MDMA_CLEAR_FLAG(hmdma, (MDMA_FLAG_BFTC | MDMA_FLAG_BT | MDMA_FLAG_BRT));
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	221c      	movs	r2, #28
 8012b32:	605a      	str	r2, [r3, #4]
 8012b34:	e011      	b.n	8012b5a <HAL_MDMA_PollForTransfer+0x18a>
  }
  else if(CompleteLevel == HAL_MDMA_FULL_TRANSFER)
 8012b36:	7afb      	ldrb	r3, [r7, #11]
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d10c      	bne.n	8012b56 <HAL_MDMA_PollForTransfer+0x186>
  {
    __HAL_MDMA_CLEAR_FLAG(hmdma, (MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC | MDMA_FLAG_CTC));
 8012b3c:	68fb      	ldr	r3, [r7, #12]
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	221e      	movs	r2, #30
 8012b42:	605a      	str	r2, [r3, #4]

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	2200      	movs	r2, #0
 8012b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	2201      	movs	r2, #1
 8012b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8012b54:	e001      	b.n	8012b5a <HAL_MDMA_PollForTransfer+0x18a>
  }
  else
  {
    return HAL_ERROR;
 8012b56:	2301      	movs	r3, #1
 8012b58:	e000      	b.n	8012b5c <HAL_MDMA_PollForTransfer+0x18c>
  }

  return HAL_OK;
 8012b5a:	2300      	movs	r3, #0
}
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	3720      	adds	r7, #32
 8012b60:	46bd      	mov	sp, r7
 8012b62:	bd80      	pop	{r7, pc}

08012b64 <HAL_MDMA_GenerateSWRequest>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_GenerateSWRequest(MDMA_HandleTypeDef *hmdma)
{
 8012b64:	b480      	push	{r7}
 8012b66:	b085      	sub	sp, #20
 8012b68:	af00      	add	r7, sp, #0
 8012b6a:	6078      	str	r0, [r7, #4]
  uint32_t request_mode;

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d101      	bne.n	8012b76 <HAL_MDMA_GenerateSWRequest+0x12>
  {
    return HAL_ERROR;
 8012b72:	2301      	movs	r3, #1
 8012b74:	e02a      	b.n	8012bcc <HAL_MDMA_GenerateSWRequest+0x68>
  }

  /* Get the softawre request mode */
  request_mode = hmdma->Instance->CTCR & MDMA_CTCR_SWRM;
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	691b      	ldr	r3, [r3, #16]
 8012b7c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8012b80:	60fb      	str	r3, [r7, #12]

  if((hmdma->Instance->CCR &  MDMA_CCR_EN) == 0U)
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	681b      	ldr	r3, [r3, #0]
 8012b86:	68db      	ldr	r3, [r3, #12]
 8012b88:	f003 0301 	and.w	r3, r3, #1
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d104      	bne.n	8012b9a <HAL_MDMA_GenerateSWRequest+0x36>
  {
    /* if no Transfer on going (MDMA enable bit not set) return error */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	2280      	movs	r2, #128	@ 0x80
 8012b94:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 8012b96:	2301      	movs	r3, #1
 8012b98:	e018      	b.n	8012bcc <HAL_MDMA_GenerateSWRequest+0x68>
  }
  else if(((hmdma->Instance->CISR &  MDMA_CISR_CRQA) != 0U) || (request_mode == 0U))
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d102      	bne.n	8012bae <HAL_MDMA_GenerateSWRequest+0x4a>
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d105      	bne.n	8012bba <HAL_MDMA_GenerateSWRequest+0x56>
  {
    /* if an MDMA ongoing request has not yet end or if request mode is not SW request return error */
    hmdma->ErrorCode = HAL_MDMA_ERROR_BUSY;
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012bb4:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 8012bb6:	2301      	movs	r3, #1
 8012bb8:	e008      	b.n	8012bcc <HAL_MDMA_GenerateSWRequest+0x68>
  }
  else
  {
    /* Set the SW request bit to activate the request on the Channel */
    hmdma->Instance->CCR |= MDMA_CCR_SWRQ;
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	68da      	ldr	r2, [r3, #12]
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	681b      	ldr	r3, [r3, #0]
 8012bc4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8012bc8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8012bca:	2300      	movs	r3, #0
  }
}
 8012bcc:	4618      	mov	r0, r3
 8012bce:	3714      	adds	r7, #20
 8012bd0:	46bd      	mov	sp, r7
 8012bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bd6:	4770      	bx	lr

08012bd8 <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b086      	sub	sp, #24
 8012bdc:	af00      	add	r7, sp, #0
 8012bde:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8012be0:	2300      	movs	r3, #0
 8012be2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8012be4:	4b91      	ldr	r3, [pc, #580]	@ (8012e2c <HAL_MDMA_IRQHandler+0x254>)
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	4a91      	ldr	r2, [pc, #580]	@ (8012e30 <HAL_MDMA_IRQHandler+0x258>)
 8012bea:	fba2 2303 	umull	r2, r3, r2, r3
 8012bee:	0a9b      	lsrs	r3, r3, #10
 8012bf0:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	461a      	mov	r2, r3
 8012bf8:	4b8e      	ldr	r3, [pc, #568]	@ (8012e34 <HAL_MDMA_IRQHandler+0x25c>)
 8012bfa:	4413      	add	r3, r2
 8012bfc:	099b      	lsrs	r3, r3, #6
 8012bfe:	f003 031f 	and.w	r3, r3, #31
 8012c02:	2201      	movs	r2, #1
 8012c04:	fa02 f303 	lsl.w	r3, r2, r3
 8012c08:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8012c0a:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 8012c0e:	681a      	ldr	r2, [r3, #0]
 8012c10:	693b      	ldr	r3, [r7, #16]
 8012c12:	4013      	ands	r3, r2
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	f000 812d 	beq.w	8012e74 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	681b      	ldr	r3, [r3, #0]
 8012c20:	f003 0301 	and.w	r3, r3, #1
 8012c24:	2b00      	cmp	r3, #0
 8012c26:	d054      	beq.n	8012cd2 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	68db      	ldr	r3, [r3, #12]
 8012c2e:	f003 0302 	and.w	r3, r3, #2
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d04d      	beq.n	8012cd2 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	68da      	ldr	r2, [r3, #12]
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	f022 0202 	bic.w	r2, r2, #2
 8012c44:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	689b      	ldr	r3, [r3, #8]
 8012c4c:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8012c4e:	68fb      	ldr	r3, [r7, #12]
 8012c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d106      	bne.n	8012c66 <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012c5c:	f043 0201 	orr.w	r2, r3, #1
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	669a      	str	r2, [r3, #104]	@ 0x68
 8012c64:	e005      	b.n	8012c72 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012c6a:	f043 0202 	orr.w	r2, r3, #2
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d005      	beq.n	8012c88 <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012c80:	f043 0204 	orr.w	r2, r3, #4
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d005      	beq.n	8012c9e <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012c96:	f043 0208 	orr.w	r2, r3, #8
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8012c9e:	68fb      	ldr	r3, [r7, #12]
 8012ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d005      	beq.n	8012cb4 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012cac:	f043 0210 	orr.w	r2, r3, #16
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d005      	beq.n	8012cca <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012cc2:	f043 0220 	orr.w	r2, r3, #32
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	681b      	ldr	r3, [r3, #0]
 8012cce:	2201      	movs	r2, #1
 8012cd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	681b      	ldr	r3, [r3, #0]
 8012cd8:	f003 0310 	and.w	r3, r3, #16
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	d012      	beq.n	8012d06 <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	68db      	ldr	r3, [r3, #12]
 8012ce6:	f003 0320 	and.w	r3, r3, #32
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	d00b      	beq.n	8012d06 <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	2210      	movs	r2, #16
 8012cf4:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d003      	beq.n	8012d06 <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012d02:	6878      	ldr	r0, [r7, #4]
 8012d04:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	681b      	ldr	r3, [r3, #0]
 8012d0c:	f003 0308 	and.w	r3, r3, #8
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d012      	beq.n	8012d3a <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	681b      	ldr	r3, [r3, #0]
 8012d18:	68db      	ldr	r3, [r3, #12]
 8012d1a:	f003 0310 	and.w	r3, r3, #16
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d00b      	beq.n	8012d3a <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	681b      	ldr	r3, [r3, #0]
 8012d26:	2208      	movs	r2, #8
 8012d28:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d003      	beq.n	8012d3a <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012d36:	6878      	ldr	r0, [r7, #4]
 8012d38:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	681b      	ldr	r3, [r3, #0]
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	f003 0304 	and.w	r3, r3, #4
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d012      	beq.n	8012d6e <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	68db      	ldr	r3, [r3, #12]
 8012d4e:	f003 0308 	and.w	r3, r3, #8
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d00b      	beq.n	8012d6e <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	681b      	ldr	r3, [r3, #0]
 8012d5a:	2204      	movs	r2, #4
 8012d5c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d003      	beq.n	8012d6e <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d6a:	6878      	ldr	r0, [r7, #4]
 8012d6c:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	681b      	ldr	r3, [r3, #0]
 8012d74:	f003 0302 	and.w	r3, r3, #2
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d039      	beq.n	8012df0 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	68db      	ldr	r3, [r3, #12]
 8012d82:	f003 0304 	and.w	r3, r3, #4
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d032      	beq.n	8012df0 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	68da      	ldr	r2, [r3, #12]
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8012d98:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012da0:	b2db      	uxtb	r3, r3
 8012da2:	2b04      	cmp	r3, #4
 8012da4:	d110      	bne.n	8012dc8 <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	2200      	movs	r2, #0
 8012daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	2201      	movs	r2, #1
 8012db2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d05c      	beq.n	8012e78 <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012dc2:	6878      	ldr	r0, [r7, #4]
 8012dc4:	4798      	blx	r3
        }
        return;
 8012dc6:	e057      	b.n	8012e78 <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	2202      	movs	r2, #2
 8012dce:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	2200      	movs	r2, #0
 8012dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	2201      	movs	r2, #1
 8012ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d003      	beq.n	8012df0 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012dec:	6878      	ldr	r0, [r7, #4]
 8012dee:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d040      	beq.n	8012e7a <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	2204      	movs	r2, #4
 8012dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	681b      	ldr	r3, [r3, #0]
 8012e04:	68da      	ldr	r2, [r3, #12]
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	f022 0201 	bic.w	r2, r2, #1
 8012e0e:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8012e10:	68bb      	ldr	r3, [r7, #8]
 8012e12:	3301      	adds	r3, #1
 8012e14:	60bb      	str	r3, [r7, #8]
 8012e16:	697a      	ldr	r2, [r7, #20]
 8012e18:	429a      	cmp	r2, r3
 8012e1a:	d30d      	bcc.n	8012e38 <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	68db      	ldr	r3, [r3, #12]
 8012e22:	f003 0301 	and.w	r3, r3, #1
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d1f2      	bne.n	8012e10 <HAL_MDMA_IRQHandler+0x238>
 8012e2a:	e006      	b.n	8012e3a <HAL_MDMA_IRQHandler+0x262>
 8012e2c:	24000008 	.word	0x24000008
 8012e30:	1b4e81b5 	.word	0x1b4e81b5
 8012e34:	adffffc0 	.word	0xadffffc0
        break;
 8012e38:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	68db      	ldr	r3, [r3, #12]
 8012e48:	f003 0301 	and.w	r3, r3, #1
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d004      	beq.n	8012e5a <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	2203      	movs	r2, #3
 8012e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8012e58:	e003      	b.n	8012e62 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	2201      	movs	r2, #1
 8012e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d007      	beq.n	8012e7a <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012e6e:	6878      	ldr	r0, [r7, #4]
 8012e70:	4798      	blx	r3
 8012e72:	e002      	b.n	8012e7a <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 8012e74:	bf00      	nop
 8012e76:	e000      	b.n	8012e7a <HAL_MDMA_IRQHandler+0x2a2>
        return;
 8012e78:	bf00      	nop
    }
  }
}
 8012e7a:	3718      	adds	r7, #24
 8012e7c:	46bd      	mov	sp, r7
 8012e7e:	bd80      	pop	{r7, pc}

08012e80 <HAL_MDMA_GetState>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL state
  */
HAL_MDMA_StateTypeDef HAL_MDMA_GetState(const MDMA_HandleTypeDef *hmdma)
{
 8012e80:	b480      	push	{r7}
 8012e82:	b083      	sub	sp, #12
 8012e84:	af00      	add	r7, sp, #0
 8012e86:	6078      	str	r0, [r7, #4]
  return hmdma->State;
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012e8e:	b2db      	uxtb	r3, r3
}
 8012e90:	4618      	mov	r0, r3
 8012e92:	370c      	adds	r7, #12
 8012e94:	46bd      	mov	sp, r7
 8012e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e9a:	4770      	bx	lr

08012e9c <HAL_MDMA_GetError>:
  * @param  hmdma : pointer to a MDMA_HandleTypeDef structure that contains
  *              the configuration information for the specified MDMA Channel.
  * @retval MDMA Error Code
  */
uint32_t HAL_MDMA_GetError(const MDMA_HandleTypeDef *hmdma)
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	b083      	sub	sp, #12
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
  return hmdma->ErrorCode;
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
}
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	370c      	adds	r7, #12
 8012eac:	46bd      	mov	sp, r7
 8012eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb2:	4770      	bx	lr

08012eb4 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8012eb4:	b480      	push	{r7}
 8012eb6:	b087      	sub	sp, #28
 8012eb8:	af00      	add	r7, sp, #0
 8012eba:	60f8      	str	r0, [r7, #12]
 8012ebc:	60b9      	str	r1, [r7, #8]
 8012ebe:	607a      	str	r2, [r7, #4]
 8012ec0:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	695a      	ldr	r2, [r3, #20]
 8012ec8:	4b31      	ldr	r3, [pc, #196]	@ (8012f90 <MDMA_SetConfig+0xdc>)
 8012eca:	4013      	ands	r3, r2
 8012ecc:	683a      	ldr	r2, [r7, #0]
 8012ece:	f3c2 0110 	ubfx	r1, r2, #0, #17
 8012ed2:	68fa      	ldr	r2, [r7, #12]
 8012ed4:	6812      	ldr	r2, [r2, #0]
 8012ed6:	430b      	orrs	r3, r1
 8012ed8:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8012eda:	68fb      	ldr	r3, [r7, #12]
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	695b      	ldr	r3, [r3, #20]
 8012ee0:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8012ee4:	6a3b      	ldr	r3, [r7, #32]
 8012ee6:	3b01      	subs	r3, #1
 8012ee8:	051a      	lsls	r2, r3, #20
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	681b      	ldr	r3, [r3, #0]
 8012eee:	430a      	orrs	r2, r1
 8012ef0:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 8012ef2:	68fb      	ldr	r3, [r7, #12]
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	221f      	movs	r2, #31
 8012ef8:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 8012efa:	68fb      	ldr	r3, [r7, #12]
 8012efc:	681b      	ldr	r3, [r3, #0]
 8012efe:	687a      	ldr	r2, [r7, #4]
 8012f00:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	681b      	ldr	r3, [r3, #0]
 8012f06:	68ba      	ldr	r2, [r7, #8]
 8012f08:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 8012f0a:	68bb      	ldr	r3, [r7, #8]
 8012f0c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8012f10:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8012f12:	697b      	ldr	r3, [r7, #20]
 8012f14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012f18:	d002      	beq.n	8012f20 <MDMA_SetConfig+0x6c>
 8012f1a:	697b      	ldr	r3, [r7, #20]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d108      	bne.n	8012f32 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8012f2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8012f30:	e007      	b.n	8012f42 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8012f40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8012f48:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8012f4a:	697b      	ldr	r3, [r7, #20]
 8012f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8012f50:	d002      	beq.n	8012f58 <MDMA_SetConfig+0xa4>
 8012f52:	697b      	ldr	r3, [r7, #20]
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d108      	bne.n	8012f6a <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	681b      	ldr	r3, [r3, #0]
 8012f5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012f5e:	68fb      	ldr	r3, [r7, #12]
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8012f66:	629a      	str	r2, [r3, #40]	@ 0x28
 8012f68:	e007      	b.n	8012f7a <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8012f78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8012f84:	bf00      	nop
 8012f86:	371c      	adds	r7, #28
 8012f88:	46bd      	mov	sp, r7
 8012f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f8e:	4770      	bx	lr
 8012f90:	fffe0000 	.word	0xfffe0000

08012f94 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8012f94:	b480      	push	{r7}
 8012f96:	b085      	sub	sp, #20
 8012f98:	af00      	add	r7, sp, #0
 8012f9a:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	68d9      	ldr	r1, [r3, #12]
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	691a      	ldr	r2, [r3, #16]
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	430a      	orrs	r2, r1
 8012faa:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	695a      	ldr	r2, [r3, #20]
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	699b      	ldr	r3, [r3, #24]
 8012fb4:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8012fba:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	6a1b      	ldr	r3, [r3, #32]
 8012fc0:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8012fc6:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fcc:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8012fd2:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012fd8:	3b01      	subs	r3, #1
 8012fda:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8012fdc:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8012fe8:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8012fea:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	685b      	ldr	r3, [r3, #4]
 8012ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012ff4:	d107      	bne.n	8013006 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	681b      	ldr	r3, [r3, #0]
 8012ffa:	691a      	ldr	r2, [r3, #16]
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	681b      	ldr	r3, [r3, #0]
 8013000:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8013004:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	2200      	movs	r2, #0
 801300c:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013012:	2b00      	cmp	r3, #0
 8013014:	da11      	bge.n	801303a <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	695a      	ldr	r2, [r3, #20]
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8013024:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801302a:	425b      	negs	r3, r3
 801302c:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	68fa      	ldr	r2, [r7, #12]
 8013034:	b292      	uxth	r2, r2
 8013036:	621a      	str	r2, [r3, #32]
 8013038:	e006      	b.n	8013048 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801303e:	461a      	mov	r2, r3
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	b292      	uxth	r2, r2
 8013046:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801304c:	2b00      	cmp	r3, #0
 801304e:	da15      	bge.n	801307c <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	695a      	ldr	r2, [r3, #20]
 8013056:	687b      	ldr	r3, [r7, #4]
 8013058:	681b      	ldr	r3, [r3, #0]
 801305a:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 801305e:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013064:	425b      	negs	r3, r3
 8013066:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	6a19      	ldr	r1, [r3, #32]
 801306e:	68fb      	ldr	r3, [r7, #12]
 8013070:	041a      	lsls	r2, r3, #16
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	681b      	ldr	r3, [r3, #0]
 8013076:	430a      	orrs	r2, r1
 8013078:	621a      	str	r2, [r3, #32]
 801307a:	e009      	b.n	8013090 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	6a19      	ldr	r1, [r3, #32]
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013086:	041a      	lsls	r2, r3, #16
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	430a      	orrs	r2, r1
 801308e:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	685b      	ldr	r3, [r3, #4]
 8013094:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013098:	d006      	beq.n	80130a8 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	685a      	ldr	r2, [r3, #4]
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	681b      	ldr	r3, [r3, #0]
 80130a2:	b2d2      	uxtb	r2, r2
 80130a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80130a6:	e003      	b.n	80130b0 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	2200      	movs	r2, #0
 80130ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	2200      	movs	r2, #0
 80130b6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80130b8:	bf00      	nop
 80130ba:	3714      	adds	r7, #20
 80130bc:	46bd      	mov	sp, r7
 80130be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c2:	4770      	bx	lr

080130c4 <HAL_PWR_DeInit>:
  *         The prototype is kept just to maintain compatibility with other
  *         products.
  * @retval None.
  */
void HAL_PWR_DeInit (void)
{
 80130c4:	b480      	push	{r7}
 80130c6:	af00      	add	r7, sp, #0
}
 80130c8:	bf00      	nop
 80130ca:	46bd      	mov	sp, r7
 80130cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d0:	4770      	bx	lr
	...

080130d4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 80130d4:	b480      	push	{r7}
 80130d6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 80130d8:	4b05      	ldr	r3, [pc, #20]	@ (80130f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	4a04      	ldr	r2, [pc, #16]	@ (80130f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80130de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80130e2:	6013      	str	r3, [r2, #0]
}
 80130e4:	bf00      	nop
 80130e6:	46bd      	mov	sp, r7
 80130e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ec:	4770      	bx	lr
 80130ee:	bf00      	nop
 80130f0:	58024800 	.word	0x58024800

080130f4 <HAL_PWR_DisableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_DisableBkUpAccess (void)
{
 80130f4:	b480      	push	{r7}
 80130f6:	af00      	add	r7, sp, #0
  /* Disable access to RTC and backup registers */
  CLEAR_BIT (PWR->CR1, PWR_CR1_DBP);
 80130f8:	4b05      	ldr	r3, [pc, #20]	@ (8013110 <HAL_PWR_DisableBkUpAccess+0x1c>)
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	4a04      	ldr	r2, [pc, #16]	@ (8013110 <HAL_PWR_DisableBkUpAccess+0x1c>)
 80130fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013102:	6013      	str	r3, [r2, #0]
}
 8013104:	bf00      	nop
 8013106:	46bd      	mov	sp, r7
 8013108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801310c:	4770      	bx	lr
 801310e:	bf00      	nop
 8013110:	58024800 	.word	0x58024800

08013114 <HAL_PWR_ConfigPVD>:
  *         driver. All combination are allowed: wake up only Cortex-M7, wake up
  *         only Cortex-M4 or wake up Cortex-M7 and Cortex-M4.
  * @retval None.
  */
void HAL_PWR_ConfigPVD (const PWR_PVDTypeDef *sConfigPVD)
{
 8013114:	b480      	push	{r7}
 8013116:	b083      	sub	sp, #12
 8013118:	af00      	add	r7, sp, #0
 801311a:	6078      	str	r0, [r7, #4]
  /* Check the PVD configuration parameter */
  if (sConfigPVD == NULL)
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	2b00      	cmp	r3, #0
 8013120:	d069      	beq.n	80131f6 <HAL_PWR_ConfigPVD+0xe2>
  /* Check the parameters */
  assert_param (IS_PWR_PVD_LEVEL (sConfigPVD->PVDLevel));
  assert_param (IS_PWR_PVD_MODE (sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG (PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
 8013122:	4b38      	ldr	r3, [pc, #224]	@ (8013204 <HAL_PWR_ConfigPVD+0xf0>)
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	681b      	ldr	r3, [r3, #0]
 801312e:	4935      	ldr	r1, [pc, #212]	@ (8013204 <HAL_PWR_ConfigPVD+0xf0>)
 8013130:	4313      	orrs	r3, r2
 8013132:	600b      	str	r3, [r1, #0]

  /* Clear previous config */
#if !defined (DUAL_CORE)
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT ();
 8013134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013138:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801313c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013140:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013144:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT ();
 8013148:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801314c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013150:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013154:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013158:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* !defined (DUAL_CORE) */

  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE ();
 801315c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013166:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801316a:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE ();
 801316c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013170:	685b      	ldr	r3, [r3, #4]
 8013172:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013176:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801317a:	6053      	str	r3, [r2, #4]

#if !defined (DUAL_CORE)
  /* Interrupt mode configuration */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	685b      	ldr	r3, [r3, #4]
 8013180:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013184:	2b00      	cmp	r3, #0
 8013186:	d009      	beq.n	801319c <HAL_PWR_ConfigPVD+0x88>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT ();
 8013188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801318c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013190:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013198:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Event mode configuration */
  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	685b      	ldr	r3, [r3, #4]
 80131a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d009      	beq.n	80131bc <HAL_PWR_ConfigPVD+0xa8>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT ();
 80131a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80131ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80131b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80131b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80131b8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }
#endif /* !defined (DUAL_CORE) */

  /* Rising edge configuration */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	685b      	ldr	r3, [r3, #4]
 80131c0:	f003 0301 	and.w	r3, r3, #1
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d007      	beq.n	80131d8 <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE ();
 80131c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80131d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80131d6:	6013      	str	r3, [r2, #0]
  }

  /* Falling edge configuration */
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	685b      	ldr	r3, [r3, #4]
 80131dc:	f003 0302 	and.w	r3, r3, #2
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d009      	beq.n	80131f8 <HAL_PWR_ConfigPVD+0xe4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE ();
 80131e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80131e8:	685b      	ldr	r3, [r3, #4]
 80131ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80131ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80131f2:	6053      	str	r3, [r2, #4]
 80131f4:	e000      	b.n	80131f8 <HAL_PWR_ConfigPVD+0xe4>
    return;
 80131f6:	bf00      	nop
  }
}
 80131f8:	370c      	adds	r7, #12
 80131fa:	46bd      	mov	sp, r7
 80131fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013200:	4770      	bx	lr
 8013202:	bf00      	nop
 8013204:	58024800 	.word	0x58024800

08013208 <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Programmable Voltage Detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD (void)
{
 8013208:	b480      	push	{r7}
 801320a:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  SET_BIT (PWR->CR1, PWR_CR1_PVDEN);
 801320c:	4b05      	ldr	r3, [pc, #20]	@ (8013224 <HAL_PWR_EnablePVD+0x1c>)
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	4a04      	ldr	r2, [pc, #16]	@ (8013224 <HAL_PWR_EnablePVD+0x1c>)
 8013212:	f043 0310 	orr.w	r3, r3, #16
 8013216:	6013      	str	r3, [r2, #0]
}
 8013218:	bf00      	nop
 801321a:	46bd      	mov	sp, r7
 801321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013220:	4770      	bx	lr
 8013222:	bf00      	nop
 8013224:	58024800 	.word	0x58024800

08013228 <HAL_PWR_DisablePVD>:
/**
  * @brief Disable the Programmable Voltage Detector (PVD).
  * @retval None.
  */
void HAL_PWR_DisablePVD (void)
{
 8013228:	b480      	push	{r7}
 801322a:	af00      	add	r7, sp, #0
  /* Disable the power voltage detector */
  CLEAR_BIT (PWR->CR1, PWR_CR1_PVDEN);
 801322c:	4b05      	ldr	r3, [pc, #20]	@ (8013244 <HAL_PWR_DisablePVD+0x1c>)
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	4a04      	ldr	r2, [pc, #16]	@ (8013244 <HAL_PWR_DisablePVD+0x1c>)
 8013232:	f023 0310 	bic.w	r3, r3, #16
 8013236:	6013      	str	r3, [r2, #0]
}
 8013238:	bf00      	nop
 801323a:	46bd      	mov	sp, r7
 801323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013240:	4770      	bx	lr
 8013242:	bf00      	nop
 8013244:	58024800 	.word	0x58024800

08013248 <HAL_PWR_EnableWakeUpPin>:
  *         and PWR_WAKEUP_PIN5_LOW are available only for devices that includes
  *         GPIOI port.
  * @retval None.
  */
void HAL_PWR_EnableWakeUpPin (uint32_t WakeUpPinPolarity)
{
 8013248:	b480      	push	{r7}
 801324a:	b083      	sub	sp, #12
 801324c:	af00      	add	r7, sp, #0
 801324e:	6078      	str	r0, [r7, #4]

  /*
     Enable and Specify the Wake-Up pin polarity and the pull configuration
     for the event detection (rising or falling edge).
  */
  MODIFY_REG (PWR->WKUPEPR, PWR_EWUP_MASK, WakeUpPinPolarity);
 8013250:	4b06      	ldr	r3, [pc, #24]	@ (801326c <HAL_PWR_EnableWakeUpPin+0x24>)
 8013252:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013254:	4b06      	ldr	r3, [pc, #24]	@ (8013270 <HAL_PWR_EnableWakeUpPin+0x28>)
 8013256:	4013      	ands	r3, r2
 8013258:	4904      	ldr	r1, [pc, #16]	@ (801326c <HAL_PWR_EnableWakeUpPin+0x24>)
 801325a:	687a      	ldr	r2, [r7, #4]
 801325c:	4313      	orrs	r3, r2
 801325e:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8013260:	bf00      	nop
 8013262:	370c      	adds	r7, #12
 8013264:	46bd      	mov	sp, r7
 8013266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801326a:	4770      	bx	lr
 801326c:	58024800 	.word	0x58024800
 8013270:	f000c0c0 	.word	0xf000c0c0

08013274 <HAL_PWR_DisableWakeUpPin>:
  *         and PWR_WAKEUP_PIN5_LOW are available only for devices that includes
  *         GPIOI port.
  * @retval None.
  */
void HAL_PWR_DisableWakeUpPin (uint32_t WakeUpPinx)
{
 8013274:	b480      	push	{r7}
 8013276:	b083      	sub	sp, #12
 8013278:	af00      	add	r7, sp, #0
 801327a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_WAKEUP_PIN (WakeUpPinx));

  /* Disable the wake up pin selected */
  CLEAR_BIT (PWR->WKUPEPR, (PWR_WKUPEPR_WKUPEN & WakeUpPinx));
 801327c:	4b07      	ldr	r3, [pc, #28]	@ (801329c <HAL_PWR_DisableWakeUpPin+0x28>)
 801327e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8013286:	43db      	mvns	r3, r3
 8013288:	4904      	ldr	r1, [pc, #16]	@ (801329c <HAL_PWR_DisableWakeUpPin+0x28>)
 801328a:	4013      	ands	r3, r2
 801328c:	628b      	str	r3, [r1, #40]	@ 0x28
}
 801328e:	bf00      	nop
 8013290:	370c      	adds	r7, #12
 8013292:	46bd      	mov	sp, r7
 8013294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013298:	4770      	bx	lr
 801329a:	bf00      	nop
 801329c:	58024800 	.word	0x58024800

080132a0 <HAL_PWR_EnterSLEEPMode>:
  * @note   Ensure to clear pending events before calling this API through
  *         HAL_PWREx_ClearPendingEvent() when the SLEEP entry is WFE.
  * @retval None.
  */
void HAL_PWR_EnterSLEEPMode (uint32_t Regulator, uint8_t SLEEPEntry)
{
 80132a0:	b480      	push	{r7}
 80132a2:	b083      	sub	sp, #12
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	6078      	str	r0, [r7, #4]
 80132a8:	460b      	mov	r3, r1
 80132aa:	70fb      	strb	r3, [r7, #3]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80132ac:	4b08      	ldr	r3, [pc, #32]	@ (80132d0 <HAL_PWR_EnterSLEEPMode+0x30>)
 80132ae:	691b      	ldr	r3, [r3, #16]
 80132b0:	4a07      	ldr	r2, [pc, #28]	@ (80132d0 <HAL_PWR_EnterSLEEPMode+0x30>)
 80132b2:	f023 0304 	bic.w	r3, r3, #4
 80132b6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry */
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80132b8:	78fb      	ldrb	r3, [r7, #3]
 80132ba:	2b01      	cmp	r3, #1
 80132bc:	d101      	bne.n	80132c2 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI ();
 80132be:	bf30      	wfi
  else
  {
    /* Request Wait For Event */
    __WFE ();
  }
}
 80132c0:	e000      	b.n	80132c4 <HAL_PWR_EnterSLEEPMode+0x24>
    __WFE ();
 80132c2:	bf20      	wfe
}
 80132c4:	bf00      	nop
 80132c6:	370c      	adds	r7, #12
 80132c8:	46bd      	mov	sp, r7
 80132ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ce:	4770      	bx	lr
 80132d0:	e000ed00 	.word	0xe000ed00

080132d4 <HAL_PWR_EnterSTOPMode>:
  *         is waking up. By keeping the internal regulator ON during STOP mode,
  *         the consumption is higher although the startup time is reduced.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry)
{
 80132d4:	b480      	push	{r7}
 80132d6:	b083      	sub	sp, #12
 80132d8:	af00      	add	r7, sp, #0
 80132da:	6078      	str	r0, [r7, #4]
 80132dc:	460b      	mov	r3, r1
 80132de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 80132e0:	4b18      	ldr	r3, [pc, #96]	@ (8013344 <HAL_PWR_EnterSTOPMode+0x70>)
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	f023 0201 	bic.w	r2, r3, #1
 80132e8:	4916      	ldr	r1, [pc, #88]	@ (8013344 <HAL_PWR_EnterSTOPMode+0x70>)
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	4313      	orrs	r3, r2
 80132ee:	600b      	str	r3, [r1, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 80132f0:	4b14      	ldr	r3, [pc, #80]	@ (8013344 <HAL_PWR_EnterSTOPMode+0x70>)
 80132f2:	691b      	ldr	r3, [r3, #16]
 80132f4:	4a13      	ldr	r2, [pc, #76]	@ (8013344 <HAL_PWR_EnterSTOPMode+0x70>)
 80132f6:	f023 0305 	bic.w	r3, r3, #5
 80132fa:	6113      	str	r3, [r2, #16]

#if defined (PWR_CPUCR_PDDS_D2)
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 80132fc:	4b11      	ldr	r3, [pc, #68]	@ (8013344 <HAL_PWR_EnterSTOPMode+0x70>)
 80132fe:	691b      	ldr	r3, [r3, #16]
 8013300:	4a10      	ldr	r2, [pc, #64]	@ (8013344 <HAL_PWR_EnterSTOPMode+0x70>)
 8013302:	f023 0302 	bic.w	r3, r3, #2
 8013306:	6113      	str	r3, [r2, #16]
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8013308:	4b0f      	ldr	r3, [pc, #60]	@ (8013348 <HAL_PWR_EnterSTOPMode+0x74>)
 801330a:	691b      	ldr	r3, [r3, #16]
 801330c:	4a0e      	ldr	r2, [pc, #56]	@ (8013348 <HAL_PWR_EnterSTOPMode+0x74>)
 801330e:	f043 0304 	orr.w	r3, r3, #4
 8013312:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8013314:	f3bf 8f4f 	dsb	sy
}
 8013318:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801331a:	f3bf 8f6f 	isb	sy
}
 801331e:	bf00      	nop
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8013320:	78fb      	ldrb	r3, [r7, #3]
 8013322:	2b01      	cmp	r3, #1
 8013324:	d101      	bne.n	801332a <HAL_PWR_EnterSTOPMode+0x56>
  {
    /* Request Wait For Interrupt */
    __WFI ();
 8013326:	bf30      	wfi
 8013328:	e000      	b.n	801332c <HAL_PWR_EnterSTOPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 801332a:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 801332c:	4b06      	ldr	r3, [pc, #24]	@ (8013348 <HAL_PWR_EnterSTOPMode+0x74>)
 801332e:	691b      	ldr	r3, [r3, #16]
 8013330:	4a05      	ldr	r2, [pc, #20]	@ (8013348 <HAL_PWR_EnterSTOPMode+0x74>)
 8013332:	f023 0304 	bic.w	r3, r3, #4
 8013336:	6113      	str	r3, [r2, #16]
}
 8013338:	bf00      	nop
 801333a:	370c      	adds	r7, #12
 801333c:	46bd      	mov	sp, r7
 801333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013342:	4770      	bx	lr
 8013344:	58024800 	.word	0x58024800
 8013348:	e000ed00 	.word	0xe000ed00

0801334c <HAL_PWR_EnterSTANDBYMode>:
  * @note   It is recommended to disable all regulators before entring STANDBY
  *         mode for power consumption saving purpose.
  * @retval None.
  */
void HAL_PWR_EnterSTANDBYMode (void)
{
 801334c:	b480      	push	{r7}
 801334e:	af00      	add	r7, sp, #0
    SET_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
    SET_BIT (PWR->CPU2CR, (PWR_CPU2CR_PDDS_D2 | PWR_CPU2CR_PDDS_D3));
  }
#else /* Single core devices */
  /* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */
  SET_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 8013350:	4b0e      	ldr	r3, [pc, #56]	@ (801338c <HAL_PWR_EnterSTANDBYMode+0x40>)
 8013352:	691b      	ldr	r3, [r3, #16]
 8013354:	4a0d      	ldr	r2, [pc, #52]	@ (801338c <HAL_PWR_EnterSTANDBYMode+0x40>)
 8013356:	f043 0305 	orr.w	r3, r3, #5
 801335a:	6113      	str	r3, [r2, #16]

#if defined (PWR_CPUCR_PDDS_D2)
  /* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */
  SET_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 801335c:	4b0b      	ldr	r3, [pc, #44]	@ (801338c <HAL_PWR_EnterSTANDBYMode+0x40>)
 801335e:	691b      	ldr	r3, [r3, #16]
 8013360:	4a0a      	ldr	r2, [pc, #40]	@ (801338c <HAL_PWR_EnterSTANDBYMode+0x40>)
 8013362:	f043 0302 	orr.w	r3, r3, #2
 8013366:	6113      	str	r3, [r2, #16]
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8013368:	4b09      	ldr	r3, [pc, #36]	@ (8013390 <HAL_PWR_EnterSTANDBYMode+0x44>)
 801336a:	691b      	ldr	r3, [r3, #16]
 801336c:	4a08      	ldr	r2, [pc, #32]	@ (8013390 <HAL_PWR_EnterSTANDBYMode+0x44>)
 801336e:	f043 0304 	orr.w	r3, r3, #4
 8013372:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8013374:	f3bf 8f4f 	dsb	sy
}
 8013378:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801337a:	f3bf 8f6f 	isb	sy
}
 801337e:	bf00      	nop
#if defined (__CC_ARM)
  __force_stores();
#endif /* defined (__CC_ARM) */

  /* Request Wait For Interrupt */
  __WFI ();
 8013380:	bf30      	wfi
}
 8013382:	bf00      	nop
 8013384:	46bd      	mov	sp, r7
 8013386:	f85d 7b04 	ldr.w	r7, [sp], #4
 801338a:	4770      	bx	lr
 801338c:	58024800 	.word	0x58024800
 8013390:	e000ed00 	.word	0xe000ed00

08013394 <HAL_PWR_EnableSleepOnExit>:
  *         Setting this bit is useful when the processor is expected to run
  *         only on interruptions handling.
  * @retval None.
  */
void HAL_PWR_EnableSleepOnExit (void)
{
 8013394:	b480      	push	{r7}
 8013396:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex-Mx System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 8013398:	4b05      	ldr	r3, [pc, #20]	@ (80133b0 <HAL_PWR_EnableSleepOnExit+0x1c>)
 801339a:	691b      	ldr	r3, [r3, #16]
 801339c:	4a04      	ldr	r2, [pc, #16]	@ (80133b0 <HAL_PWR_EnableSleepOnExit+0x1c>)
 801339e:	f043 0302 	orr.w	r3, r3, #2
 80133a2:	6113      	str	r3, [r2, #16]
}
 80133a4:	bf00      	nop
 80133a6:	46bd      	mov	sp, r7
 80133a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ac:	4770      	bx	lr
 80133ae:	bf00      	nop
 80133b0:	e000ed00 	.word	0xe000ed00

080133b4 <HAL_PWR_DisableSleepOnExit>:
  * @note   Clears SLEEPONEXIT bit of SCR register. When this bit is set, the
  *         processor re-enters SLEEP mode when an interruption handling is over.
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit (void)
{
 80133b4:	b480      	push	{r7}
 80133b6:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex-Mx System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 80133b8:	4b05      	ldr	r3, [pc, #20]	@ (80133d0 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80133ba:	691b      	ldr	r3, [r3, #16]
 80133bc:	4a04      	ldr	r2, [pc, #16]	@ (80133d0 <HAL_PWR_DisableSleepOnExit+0x1c>)
 80133be:	f023 0302 	bic.w	r3, r3, #2
 80133c2:	6113      	str	r3, [r2, #16]
}
 80133c4:	bf00      	nop
 80133c6:	46bd      	mov	sp, r7
 80133c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133cc:	4770      	bx	lr
 80133ce:	bf00      	nop
 80133d0:	e000ed00 	.word	0xe000ed00

080133d4 <HAL_PWR_EnableSEVOnPend>:
  *         pending event / interrupt even if it's disabled or has insufficient
  *         priority to cause exception entry wakes up the Cortex-Mx.
  * @retval None.
  */
void HAL_PWR_EnableSEVOnPend (void)
{
 80133d4:	b480      	push	{r7}
 80133d6:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex-Mx System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 80133d8:	4b05      	ldr	r3, [pc, #20]	@ (80133f0 <HAL_PWR_EnableSEVOnPend+0x1c>)
 80133da:	691b      	ldr	r3, [r3, #16]
 80133dc:	4a04      	ldr	r2, [pc, #16]	@ (80133f0 <HAL_PWR_EnableSEVOnPend+0x1c>)
 80133de:	f043 0310 	orr.w	r3, r3, #16
 80133e2:	6113      	str	r3, [r2, #16]
}
 80133e4:	bf00      	nop
 80133e6:	46bd      	mov	sp, r7
 80133e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ec:	4770      	bx	lr
 80133ee:	bf00      	nop
 80133f0:	e000ed00 	.word	0xe000ed00

080133f4 <HAL_PWR_DisableSEVOnPend>:
  * @note   Resets SEVONPEND bit of SCR register. When this bit is reset, only
  *         enabled pending causes exception entry wakes up the Cortex-Mx.
  * @retval None.
  */
void HAL_PWR_DisableSEVOnPend (void)
{
 80133f4:	b480      	push	{r7}
 80133f6:	af00      	add	r7, sp, #0
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 80133f8:	4b05      	ldr	r3, [pc, #20]	@ (8013410 <HAL_PWR_DisableSEVOnPend+0x1c>)
 80133fa:	691b      	ldr	r3, [r3, #16]
 80133fc:	4a04      	ldr	r2, [pc, #16]	@ (8013410 <HAL_PWR_DisableSEVOnPend+0x1c>)
 80133fe:	f023 0310 	bic.w	r3, r3, #16
 8013402:	6113      	str	r3, [r2, #16]
}
 8013404:	bf00      	nop
 8013406:	46bd      	mov	sp, r7
 8013408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801340c:	4770      	bx	lr
 801340e:	bf00      	nop
 8013410:	e000ed00 	.word	0xe000ed00

08013414 <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_AVD_IRQHandler().
  * @retval None.
  */
void HAL_PWR_PVD_IRQHandler (void)
{
 8013414:	b580      	push	{r7, lr}
 8013416:	af00      	add	r7, sp, #0
      HAL_PWR_PVDCallback ();
    }
  }
#else /* Single core devices */
  /* PVD EXTI line interrupt detected */
  if (__HAL_PWR_PVD_EXTI_GET_FLAG () != 0U)
 8013418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801341c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013428:	d10b      	bne.n	8013442 <HAL_PWR_PVD_IRQHandler+0x2e>
  {
    /* Clear PWR EXTI pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG ();
 801342a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801342e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013432:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801343a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback ();
 801343e:	f000 f802 	bl	8013446 <HAL_PWR_PVDCallback>
  }
#endif /* defined (DUAL_CORE) */
}
 8013442:	bf00      	nop
 8013444:	bd80      	pop	{r7, pc}

08013446 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback.
  * @retval None.
  */
__weak void HAL_PWR_PVDCallback (void)
{
 8013446:	b480      	push	{r7}
 8013448:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
  */
}
 801344a:	bf00      	nop
 801344c:	46bd      	mov	sp, r7
 801344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013452:	4770      	bx	lr

08013454 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8013454:	b580      	push	{r7, lr}
 8013456:	b084      	sub	sp, #16
 8013458:	af00      	add	r7, sp, #0
 801345a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 801345c:	4b19      	ldr	r3, [pc, #100]	@ (80134c4 <HAL_PWREx_ConfigSupply+0x70>)
 801345e:	68db      	ldr	r3, [r3, #12]
 8013460:	f003 0304 	and.w	r3, r3, #4
 8013464:	2b04      	cmp	r3, #4
 8013466:	d00a      	beq.n	801347e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8013468:	4b16      	ldr	r3, [pc, #88]	@ (80134c4 <HAL_PWREx_ConfigSupply+0x70>)
 801346a:	68db      	ldr	r3, [r3, #12]
 801346c:	f003 0307 	and.w	r3, r3, #7
 8013470:	687a      	ldr	r2, [r7, #4]
 8013472:	429a      	cmp	r2, r3
 8013474:	d001      	beq.n	801347a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8013476:	2301      	movs	r3, #1
 8013478:	e01f      	b.n	80134ba <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 801347a:	2300      	movs	r3, #0
 801347c:	e01d      	b.n	80134ba <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 801347e:	4b11      	ldr	r3, [pc, #68]	@ (80134c4 <HAL_PWREx_ConfigSupply+0x70>)
 8013480:	68db      	ldr	r3, [r3, #12]
 8013482:	f023 0207 	bic.w	r2, r3, #7
 8013486:	490f      	ldr	r1, [pc, #60]	@ (80134c4 <HAL_PWREx_ConfigSupply+0x70>)
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	4313      	orrs	r3, r2
 801348c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 801348e:	f7f0 fb05 	bl	8003a9c <HAL_GetTick>
 8013492:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8013494:	e009      	b.n	80134aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8013496:	f7f0 fb01 	bl	8003a9c <HAL_GetTick>
 801349a:	4602      	mov	r2, r0
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	1ad3      	subs	r3, r2, r3
 80134a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80134a4:	d901      	bls.n	80134aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80134a6:	2301      	movs	r3, #1
 80134a8:	e007      	b.n	80134ba <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80134aa:	4b06      	ldr	r3, [pc, #24]	@ (80134c4 <HAL_PWREx_ConfigSupply+0x70>)
 80134ac:	685b      	ldr	r3, [r3, #4]
 80134ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80134b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80134b6:	d1ee      	bne.n	8013496 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80134b8:	2300      	movs	r3, #0
}
 80134ba:	4618      	mov	r0, r3
 80134bc:	3710      	adds	r7, #16
 80134be:	46bd      	mov	sp, r7
 80134c0:	bd80      	pop	{r7, pc}
 80134c2:	bf00      	nop
 80134c4:	58024800 	.word	0x58024800

080134c8 <HAL_PWREx_GetSupplyConfig>:
/**
  * @brief Get the power supply configuration.
  * @retval The supply configuration.
  */
uint32_t HAL_PWREx_GetSupplyConfig (void)
{
 80134c8:	b480      	push	{r7}
 80134ca:	af00      	add	r7, sp, #0
  return (PWR->CR3 & PWR_SUPPLY_CONFIG_MASK);
 80134cc:	4b04      	ldr	r3, [pc, #16]	@ (80134e0 <HAL_PWREx_GetSupplyConfig+0x18>)
 80134ce:	68db      	ldr	r3, [r3, #12]
 80134d0:	f003 0307 	and.w	r3, r3, #7
}
 80134d4:	4618      	mov	r0, r3
 80134d6:	46bd      	mov	sp, r7
 80134d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134dc:	4770      	bx	lr
 80134de:	bf00      	nop
 80134e0:	58024800 	.word	0x58024800

080134e4 <HAL_PWREx_ControlVoltageScaling>:
  *         Voltage Scale 0 then first switch to Voltage Scale 1 before entering
  *         low power mode.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling (uint32_t VoltageScaling)
{
 80134e4:	b580      	push	{r7, lr}
 80134e6:	b084      	sub	sp, #16
 80134e8:	af00      	add	r7, sp, #0
 80134ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR_VOLTAGE (VoltageScaling));

  /* Get the voltage scaling  */
  if ((PWR->CSR1 & PWR_CSR1_ACTVOS) == VoltageScaling)
 80134ec:	4b3f      	ldr	r3, [pc, #252]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 80134ee:	685b      	ldr	r3, [r3, #4]
 80134f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80134f4:	687a      	ldr	r2, [r7, #4]
 80134f6:	429a      	cmp	r2, r3
 80134f8:	d101      	bne.n	80134fe <HAL_PWREx_ControlVoltageScaling+0x1a>
  {
    /* Old and new voltage scaling configuration match : nothing to do */
    return HAL_OK;
 80134fa:	2300      	movs	r3, #0
 80134fc:	e072      	b.n	80135e4 <HAL_PWREx_ControlVoltageScaling+0x100>
#if defined (PWR_SRDCR_VOS)
  /* Set the voltage range */
  MODIFY_REG (PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling);
#else
#if defined(SYSCFG_PWRCR_ODEN) /* STM32H74xxx and STM32H75xxx lines */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE0)
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	2b00      	cmp	r3, #0
 8013502:	d129      	bne.n	8013558 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if ((PWR->CR3 & PWR_CR3_LDOEN) == PWR_CR3_LDOEN)
 8013504:	4b39      	ldr	r3, [pc, #228]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 8013506:	68db      	ldr	r3, [r3, #12]
 8013508:	f003 0302 	and.w	r3, r3, #2
 801350c:	2b02      	cmp	r3, #2
 801350e:	d121      	bne.n	8013554 <HAL_PWREx_ControlVoltageScaling+0x70>
    {
      /* Set the voltage range */
      MODIFY_REG (PWR->D3CR, PWR_D3CR_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8013510:	4b36      	ldr	r3, [pc, #216]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 8013512:	699b      	ldr	r3, [r3, #24]
 8013514:	4a35      	ldr	r2, [pc, #212]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 8013516:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801351a:	6193      	str	r3, [r2, #24]

      /* Get tick */
      tickstart = HAL_GetTick ();
 801351c:	f7f0 fabe 	bl	8003a9c <HAL_GetTick>
 8013520:	60f8      	str	r0, [r7, #12]

      /* Wait till voltage level flag is set */
      while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8013522:	e009      	b.n	8013538 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8013524:	f7f0 faba 	bl	8003a9c <HAL_GetTick>
 8013528:	4602      	mov	r2, r0
 801352a:	68fb      	ldr	r3, [r7, #12]
 801352c:	1ad3      	subs	r3, r2, r3
 801352e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013532:	d901      	bls.n	8013538 <HAL_PWREx_ControlVoltageScaling+0x54>
        {
          return HAL_ERROR;
 8013534:	2301      	movs	r3, #1
 8013536:	e055      	b.n	80135e4 <HAL_PWREx_ControlVoltageScaling+0x100>
      while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8013538:	4b2c      	ldr	r3, [pc, #176]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 801353a:	685b      	ldr	r3, [r3, #4]
 801353c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013540:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8013544:	d1ee      	bne.n	8013524 <HAL_PWREx_ControlVoltageScaling+0x40>
        }
      }

      /* Enable the PWR overdrive */
      SET_BIT (SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN);
 8013546:	4b2a      	ldr	r3, [pc, #168]	@ (80135f0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8013548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801354a:	4a29      	ldr	r2, [pc, #164]	@ (80135f0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 801354c:	f043 0301 	orr.w	r3, r3, #1
 8013550:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8013552:	e031      	b.n	80135b8 <HAL_PWREx_ControlVoltageScaling+0xd4>
    }
    else
    {
      /* The voltage scale 0 is only possible when LDO regulator is enabled */
      return HAL_ERROR;
 8013554:	2301      	movs	r3, #1
 8013556:	e045      	b.n	80135e4 <HAL_PWREx_ControlVoltageScaling+0x100>
    }
  }
  else
  {
    if ((PWR->CSR1 & PWR_CSR1_ACTVOS) == PWR_REGULATOR_VOLTAGE_SCALE1)
 8013558:	4b24      	ldr	r3, [pc, #144]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 801355a:	685b      	ldr	r3, [r3, #4]
 801355c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8013560:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8013564:	d120      	bne.n	80135a8 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      if ((SYSCFG->PWRCR & SYSCFG_PWRCR_ODEN) != 0U)
 8013566:	4b22      	ldr	r3, [pc, #136]	@ (80135f0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8013568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801356a:	f003 0301 	and.w	r3, r3, #1
 801356e:	2b00      	cmp	r3, #0
 8013570:	d01a      	beq.n	80135a8 <HAL_PWREx_ControlVoltageScaling+0xc4>
      {
        /* Disable the PWR overdrive */
        CLEAR_BIT(SYSCFG->PWRCR, SYSCFG_PWRCR_ODEN);
 8013572:	4b1f      	ldr	r3, [pc, #124]	@ (80135f0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8013574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013576:	4a1e      	ldr	r2, [pc, #120]	@ (80135f0 <HAL_PWREx_ControlVoltageScaling+0x10c>)
 8013578:	f023 0301 	bic.w	r3, r3, #1
 801357c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Get tick */
        tickstart = HAL_GetTick ();
 801357e:	f7f0 fa8d 	bl	8003a9c <HAL_GetTick>
 8013582:	60f8      	str	r0, [r7, #12]

        /* Wait till voltage level flag is set */
        while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8013584:	e009      	b.n	801359a <HAL_PWREx_ControlVoltageScaling+0xb6>
        {
          if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8013586:	f7f0 fa89 	bl	8003a9c <HAL_GetTick>
 801358a:	4602      	mov	r2, r0
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	1ad3      	subs	r3, r2, r3
 8013590:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013594:	d901      	bls.n	801359a <HAL_PWREx_ControlVoltageScaling+0xb6>
          {
            return HAL_ERROR;
 8013596:	2301      	movs	r3, #1
 8013598:	e024      	b.n	80135e4 <HAL_PWREx_ControlVoltageScaling+0x100>
        while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 801359a:	4b14      	ldr	r3, [pc, #80]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 801359c:	685b      	ldr	r3, [r3, #4]
 801359e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80135a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80135a6:	d1ee      	bne.n	8013586 <HAL_PWREx_ControlVoltageScaling+0xa2>
        }
      }
    }

    /* Set the voltage range */
    MODIFY_REG (PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
 80135a8:	4b10      	ldr	r3, [pc, #64]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 80135aa:	699b      	ldr	r3, [r3, #24]
 80135ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80135b0:	490e      	ldr	r1, [pc, #56]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	4313      	orrs	r3, r2
 80135b6:	618b      	str	r3, [r1, #24]
  MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
#endif /* defined (SYSCFG_PWRCR_ODEN) */
#endif /* defined (PWR_SRDCR_VOS) */

  /* Get tick */
  tickstart = HAL_GetTick ();
 80135b8:	f7f0 fa70 	bl	8003a9c <HAL_GetTick>
 80135bc:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80135be:	e009      	b.n	80135d4 <HAL_PWREx_ControlVoltageScaling+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 80135c0:	f7f0 fa6c 	bl	8003a9c <HAL_GetTick>
 80135c4:	4602      	mov	r2, r0
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	1ad3      	subs	r3, r2, r3
 80135ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80135ce:	d901      	bls.n	80135d4 <HAL_PWREx_ControlVoltageScaling+0xf0>
    {
      return HAL_ERROR;
 80135d0:	2301      	movs	r3, #1
 80135d2:	e007      	b.n	80135e4 <HAL_PWREx_ControlVoltageScaling+0x100>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80135d4:	4b05      	ldr	r3, [pc, #20]	@ (80135ec <HAL_PWREx_ControlVoltageScaling+0x108>)
 80135d6:	685b      	ldr	r3, [r3, #4]
 80135d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80135dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80135e0:	d1ee      	bne.n	80135c0 <HAL_PWREx_ControlVoltageScaling+0xdc>
    }
  }

  return HAL_OK;
 80135e2:	2300      	movs	r3, #0
}
 80135e4:	4618      	mov	r0, r3
 80135e6:	3710      	adds	r7, #16
 80135e8:	46bd      	mov	sp, r7
 80135ea:	bd80      	pop	{r7, pc}
 80135ec:	58024800 	.word	0x58024800
 80135f0:	58000400 	.word	0x58000400

080135f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Get the main internal regulator output voltage. Reflecting the last
  *        VOS value applied to the PMU.
  * @retval The current applied VOS selection.
  */
uint32_t HAL_PWREx_GetVoltageRange (void)
{
 80135f4:	b480      	push	{r7}
 80135f6:	af00      	add	r7, sp, #0
  /* Get the active voltage scaling */
  return (PWR->CSR1 & PWR_CSR1_ACTVOS);
 80135f8:	4b04      	ldr	r3, [pc, #16]	@ (801360c <HAL_PWREx_GetVoltageRange+0x18>)
 80135fa:	685b      	ldr	r3, [r3, #4]
 80135fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8013600:	4618      	mov	r0, r3
 8013602:	46bd      	mov	sp, r7
 8013604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013608:	4770      	bx	lr
 801360a:	bf00      	nop
 801360c:	58024800 	.word	0x58024800

08013610 <HAL_PWREx_ControlStopModeVoltageScaling>:
  * @note   The selected SVOS4 and SVOS5 levels add an additional startup delay
  *         when exiting from system Stop mode.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlStopModeVoltageScaling (uint32_t VoltageScaling)
{
 8013610:	b480      	push	{r7}
 8013612:	b083      	sub	sp, #12
 8013614:	af00      	add	r7, sp, #0
 8013616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_STOP_MODE_REGULATOR_VOLTAGE (VoltageScaling));

  /* Return the stop mode voltage range */
  MODIFY_REG (PWR->CR1, PWR_CR1_SVOS, VoltageScaling);
 8013618:	4b07      	ldr	r3, [pc, #28]	@ (8013638 <HAL_PWREx_ControlStopModeVoltageScaling+0x28>)
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8013620:	4905      	ldr	r1, [pc, #20]	@ (8013638 <HAL_PWREx_ControlStopModeVoltageScaling+0x28>)
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	4313      	orrs	r3, r2
 8013626:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8013628:	2300      	movs	r3, #0
}
 801362a:	4618      	mov	r0, r3
 801362c:	370c      	adds	r7, #12
 801362e:	46bd      	mov	sp, r7
 8013630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013634:	4770      	bx	lr
 8013636:	bf00      	nop
 8013638:	58024800 	.word	0x58024800

0801363c <HAL_PWREx_GetStopModeVoltageRange>:
/**
  * @brief Get the main internal regulator output voltage in STOP mode.
  * @retval The actual applied VOS selection.
  */
uint32_t HAL_PWREx_GetStopModeVoltageRange (void)
{
 801363c:	b480      	push	{r7}
 801363e:	af00      	add	r7, sp, #0
  /* Return the stop voltage scaling */
  return (PWR->CR1 & PWR_CR1_SVOS);
 8013640:	4b04      	ldr	r3, [pc, #16]	@ (8013654 <HAL_PWREx_GetStopModeVoltageRange+0x18>)
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8013648:	4618      	mov	r0, r3
 801364a:	46bd      	mov	sp, r7
 801364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013650:	4770      	bx	lr
 8013652:	bf00      	nop
 8013654:	58024800 	.word	0x58024800

08013658 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8013658:	b480      	push	{r7}
 801365a:	b085      	sub	sp, #20
 801365c:	af00      	add	r7, sp, #0
 801365e:	60f8      	str	r0, [r7, #12]
 8013660:	460b      	mov	r3, r1
 8013662:	607a      	str	r2, [r7, #4]
 8013664:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8013666:	4b20      	ldr	r3, [pc, #128]	@ (80136e8 <HAL_PWREx_EnterSTOPMode+0x90>)
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	f023 0201 	bic.w	r2, r3, #1
 801366e:	491e      	ldr	r1, [pc, #120]	@ (80136e8 <HAL_PWREx_EnterSTOPMode+0x90>)
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	4313      	orrs	r3, r2
 8013674:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	2b00      	cmp	r3, #0
 801367a:	d11e      	bne.n	80136ba <HAL_PWREx_EnterSTOPMode+0x62>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 801367c:	4b1a      	ldr	r3, [pc, #104]	@ (80136e8 <HAL_PWREx_EnterSTOPMode+0x90>)
 801367e:	691b      	ldr	r3, [r3, #16]
 8013680:	4a19      	ldr	r2, [pc, #100]	@ (80136e8 <HAL_PWREx_EnterSTOPMode+0x90>)
 8013682:	f023 0301 	bic.w	r3, r3, #1
 8013686:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8013688:	4b18      	ldr	r3, [pc, #96]	@ (80136ec <HAL_PWREx_EnterSTOPMode+0x94>)
 801368a:	691b      	ldr	r3, [r3, #16]
 801368c:	4a17      	ldr	r2, [pc, #92]	@ (80136ec <HAL_PWREx_EnterSTOPMode+0x94>)
 801368e:	f043 0304 	orr.w	r3, r3, #4
 8013692:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8013694:	f3bf 8f4f 	dsb	sy
}
 8013698:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801369a:	f3bf 8f6f 	isb	sy
}
 801369e:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 80136a0:	7afb      	ldrb	r3, [r7, #11]
 80136a2:	2b01      	cmp	r3, #1
 80136a4:	d101      	bne.n	80136aa <HAL_PWREx_EnterSTOPMode+0x52>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 80136a6:	bf30      	wfi
 80136a8:	e000      	b.n	80136ac <HAL_PWREx_EnterSTOPMode+0x54>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 80136aa:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80136ac:	4b0f      	ldr	r3, [pc, #60]	@ (80136ec <HAL_PWREx_EnterSTOPMode+0x94>)
 80136ae:	691b      	ldr	r3, [r3, #16]
 80136b0:	4a0e      	ldr	r2, [pc, #56]	@ (80136ec <HAL_PWREx_EnterSTOPMode+0x94>)
 80136b2:	f023 0304 	bic.w	r3, r3, #4
 80136b6:	6113      	str	r3, [r2, #16]
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 80136b8:	e00f      	b.n	80136da <HAL_PWREx_EnterSTOPMode+0x82>
  else if (Domain == PWR_D2_DOMAIN)
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	2b01      	cmp	r3, #1
 80136be:	d106      	bne.n	80136ce <HAL_PWREx_EnterSTOPMode+0x76>
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 80136c0:	4b09      	ldr	r3, [pc, #36]	@ (80136e8 <HAL_PWREx_EnterSTOPMode+0x90>)
 80136c2:	691b      	ldr	r3, [r3, #16]
 80136c4:	4a08      	ldr	r2, [pc, #32]	@ (80136e8 <HAL_PWREx_EnterSTOPMode+0x90>)
 80136c6:	f023 0302 	bic.w	r3, r3, #2
 80136ca:	6113      	str	r3, [r2, #16]
}
 80136cc:	e005      	b.n	80136da <HAL_PWREx_EnterSTOPMode+0x82>
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 80136ce:	4b06      	ldr	r3, [pc, #24]	@ (80136e8 <HAL_PWREx_EnterSTOPMode+0x90>)
 80136d0:	691b      	ldr	r3, [r3, #16]
 80136d2:	4a05      	ldr	r2, [pc, #20]	@ (80136e8 <HAL_PWREx_EnterSTOPMode+0x90>)
 80136d4:	f023 0304 	bic.w	r3, r3, #4
 80136d8:	6113      	str	r3, [r2, #16]
}
 80136da:	bf00      	nop
 80136dc:	3714      	adds	r7, #20
 80136de:	46bd      	mov	sp, r7
 80136e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136e4:	4770      	bx	lr
 80136e6:	bf00      	nop
 80136e8:	58024800 	.word	0x58024800
 80136ec:	e000ed00 	.word	0xe000ed00

080136f0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 80136f0:	b480      	push	{r7}
 80136f2:	af00      	add	r7, sp, #0
  {
    __SEV ();
    __WFE ();
  }
#else
  __WFE ();
 80136f4:	bf20      	wfe
#endif /* defined (DUAL_CORE) */
}
 80136f6:	bf00      	nop
 80136f8:	46bd      	mov	sp, r7
 80136fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136fe:	4770      	bx	lr

08013700 <HAL_PWREx_EnterSTANDBYMode>:
  *            @arg PWR_D2_DOMAIN: Enter D2 Domain to DSTANDBY mode.
  *            @arg PWR_D3_DOMAIN: Enter D3/SRD Domain to DSTANDBY mode.
  * @retval None
  */
void HAL_PWREx_EnterSTANDBYMode (uint32_t Domain)
{
 8013700:	b480      	push	{r7}
 8013702:	b083      	sub	sp, #12
 8013704:	af00      	add	r7, sp, #0
 8013706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	2b00      	cmp	r3, #0
 801370c:	d10d      	bne.n	801372a <HAL_PWREx_EnterSTANDBYMode+0x2a>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Allow DSTANDBY mode when D1/CD domain enters Deepsleep */
    SET_BIT (PWR-> CPUCR, PWR_CPUCR_PDDS_D1);
 801370e:	4b12      	ldr	r3, [pc, #72]	@ (8013758 <HAL_PWREx_EnterSTANDBYMode+0x58>)
 8013710:	691b      	ldr	r3, [r3, #16]
 8013712:	4a11      	ldr	r2, [pc, #68]	@ (8013758 <HAL_PWREx_EnterSTANDBYMode+0x58>)
 8013714:	f043 0301 	orr.w	r3, r3, #1
 8013718:	6113      	str	r3, [r2, #16]
    /* Allow DSTANDBY mode when D1/CD domain enters Deepsleep */
    SET_BIT (PWR-> CPU2CR, PWR_CPU2CR_PDDS_D1);
#endif /*DUAL_CORE*/

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 801371a:	4b10      	ldr	r3, [pc, #64]	@ (801375c <HAL_PWREx_EnterSTANDBYMode+0x5c>)
 801371c:	691b      	ldr	r3, [r3, #16]
 801371e:	4a0f      	ldr	r2, [pc, #60]	@ (801375c <HAL_PWREx_EnterSTANDBYMode+0x5c>)
 8013720:	f043 0304 	orr.w	r3, r3, #4
 8013724:	6113      	str	r3, [r2, #16]
#if defined (__CC_ARM)
    __force_stores ();
#endif /* defined (__CC_ARM) */

    /* Request Wait For Interrupt */
    __WFI ();
 8013726:	bf30      	wfi
#if defined (DUAL_CORE)
    /* Allow DSTANDBY mode when D3/SRD domain enters Deepsleep */
    SET_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
#endif /* defined (DUAL_CORE) */
  }
}
 8013728:	e00f      	b.n	801374a <HAL_PWREx_EnterSTANDBYMode+0x4a>
  else if (Domain == PWR_D2_DOMAIN)
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	2b01      	cmp	r3, #1
 801372e:	d106      	bne.n	801373e <HAL_PWREx_EnterSTANDBYMode+0x3e>
    SET_BIT (PWR-> CPUCR, PWR_CPUCR_PDDS_D2);
 8013730:	4b09      	ldr	r3, [pc, #36]	@ (8013758 <HAL_PWREx_EnterSTANDBYMode+0x58>)
 8013732:	691b      	ldr	r3, [r3, #16]
 8013734:	4a08      	ldr	r2, [pc, #32]	@ (8013758 <HAL_PWREx_EnterSTANDBYMode+0x58>)
 8013736:	f043 0302 	orr.w	r3, r3, #2
 801373a:	6113      	str	r3, [r2, #16]
}
 801373c:	e005      	b.n	801374a <HAL_PWREx_EnterSTANDBYMode+0x4a>
    SET_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 801373e:	4b06      	ldr	r3, [pc, #24]	@ (8013758 <HAL_PWREx_EnterSTANDBYMode+0x58>)
 8013740:	691b      	ldr	r3, [r3, #16]
 8013742:	4a05      	ldr	r2, [pc, #20]	@ (8013758 <HAL_PWREx_EnterSTANDBYMode+0x58>)
 8013744:	f043 0304 	orr.w	r3, r3, #4
 8013748:	6113      	str	r3, [r2, #16]
}
 801374a:	bf00      	nop
 801374c:	370c      	adds	r7, #12
 801374e:	46bd      	mov	sp, r7
 8013750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013754:	4770      	bx	lr
 8013756:	bf00      	nop
 8013758:	58024800 	.word	0x58024800
 801375c:	e000ed00 	.word	0xe000ed00

08013760 <HAL_PWREx_ConfigD3Domain>:
  *                                     regardless of the CPU sub-system low
  *                                     power mode.
  * @retval None
  */
void HAL_PWREx_ConfigD3Domain (uint32_t D3State)
{
 8013760:	b480      	push	{r7}
 8013762:	b083      	sub	sp, #12
 8013764:	af00      	add	r7, sp, #0
 8013766:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param (IS_D3_STATE (D3State));

  /* Keep D3/SRD in run mode */
  MODIFY_REG (PWR->CPUCR, PWR_CPUCR_RUN_D3, D3State);
 8013768:	4b06      	ldr	r3, [pc, #24]	@ (8013784 <HAL_PWREx_ConfigD3Domain+0x24>)
 801376a:	691b      	ldr	r3, [r3, #16]
 801376c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8013770:	4904      	ldr	r1, [pc, #16]	@ (8013784 <HAL_PWREx_ConfigD3Domain+0x24>)
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	4313      	orrs	r3, r2
 8013776:	610b      	str	r3, [r1, #16]
}
 8013778:	bf00      	nop
 801377a:	370c      	adds	r7, #12
 801377c:	46bd      	mov	sp, r7
 801377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013782:	4770      	bx	lr
 8013784:	58024800 	.word	0x58024800

08013788 <HAL_PWREx_EnableFlashPowerDown>:
  *         obtain the best trade-off between low-power consumption and restart
  *         time when exiting from DStop mode.
  * @retval None.
  */
void HAL_PWREx_EnableFlashPowerDown (void)
{
 8013788:	b480      	push	{r7}
 801378a:	af00      	add	r7, sp, #0
  /* Enable the Flash Power Down */
  SET_BIT (PWR->CR1, PWR_CR1_FLPS);
 801378c:	4b05      	ldr	r3, [pc, #20]	@ (80137a4 <HAL_PWREx_EnableFlashPowerDown+0x1c>)
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	4a04      	ldr	r2, [pc, #16]	@ (80137a4 <HAL_PWREx_EnableFlashPowerDown+0x1c>)
 8013792:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8013796:	6013      	str	r3, [r2, #0]
}
 8013798:	bf00      	nop
 801379a:	46bd      	mov	sp, r7
 801379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a0:	4770      	bx	lr
 80137a2:	bf00      	nop
 80137a4:	58024800 	.word	0x58024800

080137a8 <HAL_PWREx_DisableFlashPowerDown>:
  *         to obtain the best trade-off between low-power consumption and
  *         restart time when exiting from DStop mode.
  * @retval None.
  */
void HAL_PWREx_DisableFlashPowerDown (void)
{
 80137a8:	b480      	push	{r7}
 80137aa:	af00      	add	r7, sp, #0
  /* Disable the Flash Power Down */
  CLEAR_BIT (PWR->CR1, PWR_CR1_FLPS);
 80137ac:	4b05      	ldr	r3, [pc, #20]	@ (80137c4 <HAL_PWREx_DisableFlashPowerDown+0x1c>)
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	4a04      	ldr	r2, [pc, #16]	@ (80137c4 <HAL_PWREx_DisableFlashPowerDown+0x1c>)
 80137b2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80137b6:	6013      	str	r3, [r2, #0]
}
 80137b8:	bf00      	nop
 80137ba:	46bd      	mov	sp, r7
 80137bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137c0:	4770      	bx	lr
 80137c2:	bf00      	nop
 80137c4:	58024800 	.word	0x58024800

080137c8 <HAL_PWREx_EnableWakeUpPin>:
  *         Cortex-M7, wake up only Cortex-M4 and wake up Cortex-M7 and
  *         Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_EnableWakeUpPin (const PWREx_WakeupPinTypeDef *sPinParams)
{
 80137c8:	b480      	push	{r7}
 80137ca:	b093      	sub	sp, #76	@ 0x4c
 80137cc:	af00      	add	r7, sp, #0
 80137ce:	6078      	str	r0, [r7, #4]
  uint32_t pinConfig;
  uint32_t regMask;
  const uint32_t pullMask = PWR_WKUPEPR_WKUPPUPD1;
 80137d0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80137d4:	647b      	str	r3, [r7, #68]	@ 0x44
  /* Check the parameters */
  assert_param (IS_PWR_WAKEUP_PIN (sPinParams->WakeUpPin));
  assert_param (IS_PWR_WAKEUP_PIN_POLARITY (sPinParams->PinPolarity));
  assert_param (IS_PWR_WAKEUP_PIN_PULL (sPinParams->PinPull));

  pinConfig = sPinParams->WakeUpPin | \
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	681a      	ldr	r2, [r3, #0]
              (sPinParams->PinPolarity << ((POSITION_VAL(sPinParams->WakeUpPin) + PWR_WKUPEPR_WKUPP1_Pos) & 0x1FU)) | \
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	6859      	ldr	r1, [r3, #4]
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80137e4:	693b      	ldr	r3, [r7, #16]
 80137e6:	fa93 f3a3 	rbit	r3, r3
 80137ea:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80137f0:	697b      	ldr	r3, [r7, #20]
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d101      	bne.n	80137fa <HAL_PWREx_EnableWakeUpPin+0x32>
  {
    return 32U;
 80137f6:	2320      	movs	r3, #32
 80137f8:	e003      	b.n	8013802 <HAL_PWREx_EnableWakeUpPin+0x3a>
  }
  return __builtin_clz(value);
 80137fa:	697b      	ldr	r3, [r7, #20]
 80137fc:	fab3 f383 	clz	r3, r3
 8013800:	b2db      	uxtb	r3, r3
 8013802:	3308      	adds	r3, #8
 8013804:	f003 031f 	and.w	r3, r3, #31
 8013808:	fa01 f303 	lsl.w	r3, r1, r3
  pinConfig = sPinParams->WakeUpPin | \
 801380c:	431a      	orrs	r2, r3
              (sPinParams->PinPull << (((POSITION_VAL(sPinParams->WakeUpPin) * PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET) + PWR_WKUPEPR_WKUPPUPD1_Pos) & 0x1FU));
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	6899      	ldr	r1, [r3, #8]
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013818:	69fb      	ldr	r3, [r7, #28]
 801381a:	fa93 f3a3 	rbit	r3, r3
 801381e:	61bb      	str	r3, [r7, #24]
  return result;
 8013820:	69bb      	ldr	r3, [r7, #24]
 8013822:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8013824:	6a3b      	ldr	r3, [r7, #32]
 8013826:	2b00      	cmp	r3, #0
 8013828:	d101      	bne.n	801382e <HAL_PWREx_EnableWakeUpPin+0x66>
    return 32U;
 801382a:	2320      	movs	r3, #32
 801382c:	e003      	b.n	8013836 <HAL_PWREx_EnableWakeUpPin+0x6e>
  return __builtin_clz(value);
 801382e:	6a3b      	ldr	r3, [r7, #32]
 8013830:	fab3 f383 	clz	r3, r3
 8013834:	b2db      	uxtb	r3, r3
 8013836:	3308      	adds	r3, #8
 8013838:	005b      	lsls	r3, r3, #1
 801383a:	f003 031e 	and.w	r3, r3, #30
 801383e:	fa01 f303 	lsl.w	r3, r1, r3
  pinConfig = sPinParams->WakeUpPin | \
 8013842:	4313      	orrs	r3, r2
 8013844:	643b      	str	r3, [r7, #64]	@ 0x40

  regMask   = sPinParams->WakeUpPin | \
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	681a      	ldr	r2, [r3, #0]
              (PWR_WKUPEPR_WKUPP1 << (POSITION_VAL(sPinParams->WakeUpPin) & 0x1FU)) | \
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013852:	fa93 f3a3 	rbit	r3, r3
 8013856:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8013858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801385a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 801385c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801385e:	2b00      	cmp	r3, #0
 8013860:	d101      	bne.n	8013866 <HAL_PWREx_EnableWakeUpPin+0x9e>
    return 32U;
 8013862:	2320      	movs	r3, #32
 8013864:	e003      	b.n	801386e <HAL_PWREx_EnableWakeUpPin+0xa6>
  return __builtin_clz(value);
 8013866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013868:	fab3 f383 	clz	r3, r3
 801386c:	b2db      	uxtb	r3, r3
 801386e:	f003 031f 	and.w	r3, r3, #31
 8013872:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8013876:	fa01 f303 	lsl.w	r3, r1, r3
  regMask   = sPinParams->WakeUpPin | \
 801387a:	431a      	orrs	r2, r3
              (pullMask << ((POSITION_VAL(sPinParams->WakeUpPin) * PWR_WAKEUP_PINS_PULL_SHIFT_OFFSET) & 0x1FU));
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013884:	fa93 f3a3 	rbit	r3, r3
 8013888:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 801388a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801388c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 801388e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013890:	2b00      	cmp	r3, #0
 8013892:	d101      	bne.n	8013898 <HAL_PWREx_EnableWakeUpPin+0xd0>
    return 32U;
 8013894:	2320      	movs	r3, #32
 8013896:	e003      	b.n	80138a0 <HAL_PWREx_EnableWakeUpPin+0xd8>
  return __builtin_clz(value);
 8013898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801389a:	fab3 f383 	clz	r3, r3
 801389e:	b2db      	uxtb	r3, r3
 80138a0:	005b      	lsls	r3, r3, #1
 80138a2:	f003 031e 	and.w	r3, r3, #30
 80138a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80138a8:	fa01 f303 	lsl.w	r3, r1, r3
  regMask   = sPinParams->WakeUpPin | \
 80138ac:	4313      	orrs	r3, r2
 80138ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Enable and Specify the Wake-Up pin polarity and the pull configuration
     for the event detection (rising or falling edge) */
  MODIFY_REG (PWR->WKUPEPR, regMask, pinConfig);
 80138b0:	4b0e      	ldr	r3, [pc, #56]	@ (80138ec <HAL_PWREx_EnableWakeUpPin+0x124>)
 80138b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80138b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80138b6:	43db      	mvns	r3, r3
 80138b8:	401a      	ands	r2, r3
 80138ba:	490c      	ldr	r1, [pc, #48]	@ (80138ec <HAL_PWREx_EnableWakeUpPin+0x124>)
 80138bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80138be:	4313      	orrs	r3, r2
 80138c0:	628b      	str	r3, [r1, #40]	@ 0x28
#ifndef DUAL_CORE
  /* Configure the Wakeup Pin EXTI Line */
  MODIFY_REG (EXTI->IMR2, PWR_EXTI_WAKEUP_PINS_MASK, (sPinParams->WakeUpPin << EXTI_IMR2_IM55_Pos));
 80138c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80138c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80138ca:	f023 52fc 	bic.w	r2, r3, #528482304	@ 0x1f800000
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	681b      	ldr	r3, [r3, #0]
 80138d2:	05db      	lsls	r3, r3, #23
 80138d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80138d8:	4313      	orrs	r3, r2
 80138da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
#endif /* !DUAL_CORE */
}
 80138de:	bf00      	nop
 80138e0:	374c      	adds	r7, #76	@ 0x4c
 80138e2:	46bd      	mov	sp, r7
 80138e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138e8:	4770      	bx	lr
 80138ea:	bf00      	nop
 80138ec:	58024800 	.word	0x58024800

080138f0 <HAL_PWREx_DisableWakeUpPin>:
  * @note   The PWR_WAKEUP_PIN3 and PWR_WAKEUP_PIN5 are available only for
  *         devices that support GPIOI port.
  * @retval None
  */
void HAL_PWREx_DisableWakeUpPin (uint32_t WakeUpPin)
{
 80138f0:	b480      	push	{r7}
 80138f2:	b083      	sub	sp, #12
 80138f4:	af00      	add	r7, sp, #0
 80138f6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param (IS_PWR_WAKEUP_PIN (WakeUpPin));

  /* Disable the WakeUpPin */
  CLEAR_BIT (PWR->WKUPEPR, WakeUpPin);
 80138f8:	4b06      	ldr	r3, [pc, #24]	@ (8013914 <HAL_PWREx_DisableWakeUpPin+0x24>)
 80138fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	43db      	mvns	r3, r3
 8013900:	4904      	ldr	r1, [pc, #16]	@ (8013914 <HAL_PWREx_DisableWakeUpPin+0x24>)
 8013902:	4013      	ands	r3, r2
 8013904:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8013906:	bf00      	nop
 8013908:	370c      	adds	r7, #12
 801390a:	46bd      	mov	sp, r7
 801390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013910:	4770      	bx	lr
 8013912:	bf00      	nop
 8013914:	58024800 	.word	0x58024800

08013918 <HAL_PWREx_GetWakeupFlag>:
  * @note   The PWR_WAKEUP_FLAG3 and PWR_WAKEUP_FLAG5 are available only for
  *         devices that support GPIOI port.
  * @retval The Wake-Up pin flag.
  */
uint32_t HAL_PWREx_GetWakeupFlag (uint32_t WakeUpFlag)
{
 8013918:	b480      	push	{r7}
 801391a:	b083      	sub	sp, #12
 801391c:	af00      	add	r7, sp, #0
 801391e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_WAKEUP_FLAG (WakeUpFlag));

  /* Return the wake up pin flag */
  return (PWR->WKUPFR & WakeUpFlag);
 8013920:	4b04      	ldr	r3, [pc, #16]	@ (8013934 <HAL_PWREx_GetWakeupFlag+0x1c>)
 8013922:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	4013      	ands	r3, r2
}
 8013928:	4618      	mov	r0, r3
 801392a:	370c      	adds	r7, #12
 801392c:	46bd      	mov	sp, r7
 801392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013932:	4770      	bx	lr
 8013934:	58024800 	.word	0x58024800

08013938 <HAL_PWREx_ClearWakeupFlag>:
  * @note   The PWR_WAKEUP_FLAG3 and PWR_WAKEUP_FLAG5 are available only for
  *         devices that support GPIOI port.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ClearWakeupFlag (uint32_t WakeUpFlag)
{
 8013938:	b480      	push	{r7}
 801393a:	b083      	sub	sp, #12
 801393c:	af00      	add	r7, sp, #0
 801393e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param (IS_PWR_WAKEUP_FLAG (WakeUpFlag));

  /* Clear the wake up event received from wake up pin x */
  SET_BIT (PWR->WKUPCR, WakeUpFlag);
 8013940:	4b0a      	ldr	r3, [pc, #40]	@ (801396c <HAL_PWREx_ClearWakeupFlag+0x34>)
 8013942:	6a1a      	ldr	r2, [r3, #32]
 8013944:	4909      	ldr	r1, [pc, #36]	@ (801396c <HAL_PWREx_ClearWakeupFlag+0x34>)
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	4313      	orrs	r3, r2
 801394a:	620b      	str	r3, [r1, #32]

  /* Check if the wake up event is well cleared */
  if ((PWR->WKUPFR & WakeUpFlag) != 0U)
 801394c:	4b07      	ldr	r3, [pc, #28]	@ (801396c <HAL_PWREx_ClearWakeupFlag+0x34>)
 801394e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013950:	687b      	ldr	r3, [r7, #4]
 8013952:	4013      	ands	r3, r2
 8013954:	2b00      	cmp	r3, #0
 8013956:	d001      	beq.n	801395c <HAL_PWREx_ClearWakeupFlag+0x24>
  {
    return HAL_ERROR;
 8013958:	2301      	movs	r3, #1
 801395a:	e000      	b.n	801395e <HAL_PWREx_ClearWakeupFlag+0x26>
  }

  return HAL_OK;
 801395c:	2300      	movs	r3, #0
}
 801395e:	4618      	mov	r0, r3
 8013960:	370c      	adds	r7, #12
 8013962:	46bd      	mov	sp, r7
 8013964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013968:	4770      	bx	lr
 801396a:	bf00      	nop
 801396c:	58024800 	.word	0x58024800

08013970 <HAL_PWREx_WAKEUP_PIN_IRQHandler>:
  * @brief This function handles the PWR WAKEUP PIN interrupt request.
  * @note   This API should be called under the WAKEUP_PIN_IRQHandler().
  * @retval None.
  */
void HAL_PWREx_WAKEUP_PIN_IRQHandler (void)
{
 8013970:	b580      	push	{r7, lr}
 8013972:	af00      	add	r7, sp, #0
  /* Wakeup pin EXTI line interrupt detected */
  if (READ_BIT(PWR->WKUPFR, PWR_WKUPFR_WKUPF1) != 0U)
 8013974:	4b2a      	ldr	r3, [pc, #168]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 8013976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013978:	f003 0301 	and.w	r3, r3, #1
 801397c:	2b00      	cmp	r3, #0
 801397e:	d008      	beq.n	8013992 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0x22>
  {
    /* Clear PWR WKUPF1 flag */
    __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP1);
 8013980:	4b27      	ldr	r3, [pc, #156]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 8013982:	6a1b      	ldr	r3, [r3, #32]
 8013984:	4a26      	ldr	r2, [pc, #152]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 8013986:	f043 0301 	orr.w	r3, r3, #1
 801398a:	6213      	str	r3, [r2, #32]

    /* PWR WKUP1 interrupt user callback */
    HAL_PWREx_WKUP1_Callback ();
 801398c:	f000 f84a 	bl	8013a24 <HAL_PWREx_WKUP1_Callback>
    __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP6);

    /* PWR WKUP6 interrupt user callback */
    HAL_PWREx_WKUP6_Callback ();
  }
}
 8013990:	e043      	b.n	8013a1a <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xaa>
  else if (READ_BIT (PWR->WKUPFR, PWR_WKUPFR_WKUPF2) != 0U)
 8013992:	4b23      	ldr	r3, [pc, #140]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 8013994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013996:	f003 0302 	and.w	r3, r3, #2
 801399a:	2b00      	cmp	r3, #0
 801399c:	d008      	beq.n	80139b0 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0x40>
    __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP2);
 801399e:	4b20      	ldr	r3, [pc, #128]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139a0:	6a1b      	ldr	r3, [r3, #32]
 80139a2:	4a1f      	ldr	r2, [pc, #124]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139a4:	f043 0302 	orr.w	r3, r3, #2
 80139a8:	6213      	str	r3, [r2, #32]
    HAL_PWREx_WKUP2_Callback ();
 80139aa:	f000 f842 	bl	8013a32 <HAL_PWREx_WKUP2_Callback>
}
 80139ae:	e034      	b.n	8013a1a <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xaa>
  else if (READ_BIT (PWR->WKUPFR, PWR_WKUPFR_WKUPF3) != 0U)
 80139b0:	4b1b      	ldr	r3, [pc, #108]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80139b4:	f003 0304 	and.w	r3, r3, #4
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d008      	beq.n	80139ce <HAL_PWREx_WAKEUP_PIN_IRQHandler+0x5e>
    __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP3);
 80139bc:	4b18      	ldr	r3, [pc, #96]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139be:	6a1b      	ldr	r3, [r3, #32]
 80139c0:	4a17      	ldr	r2, [pc, #92]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139c2:	f043 0304 	orr.w	r3, r3, #4
 80139c6:	6213      	str	r3, [r2, #32]
    HAL_PWREx_WKUP3_Callback ();
 80139c8:	f000 f83a 	bl	8013a40 <HAL_PWREx_WKUP3_Callback>
}
 80139cc:	e025      	b.n	8013a1a <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xaa>
  else if (READ_BIT (PWR->WKUPFR, PWR_WKUPFR_WKUPF4) != 0U)
 80139ce:	4b14      	ldr	r3, [pc, #80]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80139d2:	f003 0308 	and.w	r3, r3, #8
 80139d6:	2b00      	cmp	r3, #0
 80139d8:	d008      	beq.n	80139ec <HAL_PWREx_WAKEUP_PIN_IRQHandler+0x7c>
    __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP4);
 80139da:	4b11      	ldr	r3, [pc, #68]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139dc:	6a1b      	ldr	r3, [r3, #32]
 80139de:	4a10      	ldr	r2, [pc, #64]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139e0:	f043 0308 	orr.w	r3, r3, #8
 80139e4:	6213      	str	r3, [r2, #32]
    HAL_PWREx_WKUP4_Callback ();
 80139e6:	f000 f832 	bl	8013a4e <HAL_PWREx_WKUP4_Callback>
}
 80139ea:	e016      	b.n	8013a1a <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xaa>
  else if (READ_BIT (PWR->WKUPFR, PWR_WKUPFR_WKUPF5) != 0U)
 80139ec:	4b0c      	ldr	r3, [pc, #48]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80139f0:	f003 0310 	and.w	r3, r3, #16
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d008      	beq.n	8013a0a <HAL_PWREx_WAKEUP_PIN_IRQHandler+0x9a>
    __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP5);
 80139f8:	4b09      	ldr	r3, [pc, #36]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139fa:	6a1b      	ldr	r3, [r3, #32]
 80139fc:	4a08      	ldr	r2, [pc, #32]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 80139fe:	f043 0310 	orr.w	r3, r3, #16
 8013a02:	6213      	str	r3, [r2, #32]
    HAL_PWREx_WKUP5_Callback ();
 8013a04:	f000 f82a 	bl	8013a5c <HAL_PWREx_WKUP5_Callback>
}
 8013a08:	e007      	b.n	8013a1a <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xaa>
    __HAL_PWR_CLEAR_WAKEUPFLAG (PWR_FLAG_WKUP6);
 8013a0a:	4b05      	ldr	r3, [pc, #20]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 8013a0c:	6a1b      	ldr	r3, [r3, #32]
 8013a0e:	4a04      	ldr	r2, [pc, #16]	@ (8013a20 <HAL_PWREx_WAKEUP_PIN_IRQHandler+0xb0>)
 8013a10:	f043 0320 	orr.w	r3, r3, #32
 8013a14:	6213      	str	r3, [r2, #32]
    HAL_PWREx_WKUP6_Callback ();
 8013a16:	f000 f828 	bl	8013a6a <HAL_PWREx_WKUP6_Callback>
}
 8013a1a:	bf00      	nop
 8013a1c:	bd80      	pop	{r7, pc}
 8013a1e:	bf00      	nop
 8013a20:	58024800 	.word	0x58024800

08013a24 <HAL_PWREx_WKUP1_Callback>:
/**
  * @brief PWR WKUP1 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_WKUP1_Callback (void)
{
 8013a24:	b480      	push	{r7}
 8013a26:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWREx_WKUP1Callback can be implemented in the user file
  */
}
 8013a28:	bf00      	nop
 8013a2a:	46bd      	mov	sp, r7
 8013a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a30:	4770      	bx	lr

08013a32 <HAL_PWREx_WKUP2_Callback>:
/**
  * @brief PWR WKUP2 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_WKUP2_Callback (void)
{
 8013a32:	b480      	push	{r7}
 8013a34:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWREx_WKUP2Callback can be implemented in the user file
  */
}
 8013a36:	bf00      	nop
 8013a38:	46bd      	mov	sp, r7
 8013a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a3e:	4770      	bx	lr

08013a40 <HAL_PWREx_WKUP3_Callback>:
/**
  * @brief PWR WKUP3 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_WKUP3_Callback (void)
{
 8013a40:	b480      	push	{r7}
 8013a42:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWREx_WKUP3Callback can be implemented in the user file
  */
}
 8013a44:	bf00      	nop
 8013a46:	46bd      	mov	sp, r7
 8013a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a4c:	4770      	bx	lr

08013a4e <HAL_PWREx_WKUP4_Callback>:
/**
  * @brief PWR WKUP4 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_WKUP4_Callback (void)
{
 8013a4e:	b480      	push	{r7}
 8013a50:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWREx_WKUP4Callback can be implemented in the user file
  */
}
 8013a52:	bf00      	nop
 8013a54:	46bd      	mov	sp, r7
 8013a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a5a:	4770      	bx	lr

08013a5c <HAL_PWREx_WKUP5_Callback>:
/**
  * @brief PWR WKUP5 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_WKUP5_Callback (void)
{
 8013a5c:	b480      	push	{r7}
 8013a5e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWREx_WKUP5Callback can be implemented in the user file
  */
}
 8013a60:	bf00      	nop
 8013a62:	46bd      	mov	sp, r7
 8013a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a68:	4770      	bx	lr

08013a6a <HAL_PWREx_WKUP6_Callback>:
/**
  * @brief PWR WKUP6 interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_WKUP6_Callback (void)
{
 8013a6a:	b480      	push	{r7}
 8013a6c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWREx_WKUP6Callback can be implemented in the user file
  */
}
 8013a6e:	bf00      	nop
 8013a70:	46bd      	mov	sp, r7
 8013a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a76:	4770      	bx	lr

08013a78 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enable the Backup Regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg (void)
{
 8013a78:	b580      	push	{r7, lr}
 8013a7a:	b082      	sub	sp, #8
 8013a7c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the Backup regulator */
  SET_BIT (PWR->CR2, PWR_CR2_BREN);
 8013a7e:	4b10      	ldr	r3, [pc, #64]	@ (8013ac0 <HAL_PWREx_EnableBkUpReg+0x48>)
 8013a80:	689b      	ldr	r3, [r3, #8]
 8013a82:	4a0f      	ldr	r2, [pc, #60]	@ (8013ac0 <HAL_PWREx_EnableBkUpReg+0x48>)
 8013a84:	f043 0301 	orr.w	r3, r3, #1
 8013a88:	6093      	str	r3, [r2, #8]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8013a8a:	f7f0 f807 	bl	8003a9c <HAL_GetTick>
 8013a8e:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_BRR) == 0U)
 8013a90:	e009      	b.n	8013aa6 <HAL_PWREx_EnableBkUpReg+0x2e>
  {
    if ((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY)
 8013a92:	f7f0 f803 	bl	8003a9c <HAL_GetTick>
 8013a96:	4602      	mov	r2, r0
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	1ad3      	subs	r3, r2, r3
 8013a9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013aa0:	d901      	bls.n	8013aa6 <HAL_PWREx_EnableBkUpReg+0x2e>
    {
      return HAL_ERROR;
 8013aa2:	2301      	movs	r3, #1
 8013aa4:	e007      	b.n	8013ab6 <HAL_PWREx_EnableBkUpReg+0x3e>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_BRR) == 0U)
 8013aa6:	4b06      	ldr	r3, [pc, #24]	@ (8013ac0 <HAL_PWREx_EnableBkUpReg+0x48>)
 8013aa8:	689b      	ldr	r3, [r3, #8]
 8013aaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013aae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013ab2:	d1ee      	bne.n	8013a92 <HAL_PWREx_EnableBkUpReg+0x1a>
    }
  }

  return HAL_OK;
 8013ab4:	2300      	movs	r3, #0
}
 8013ab6:	4618      	mov	r0, r3
 8013ab8:	3708      	adds	r7, #8
 8013aba:	46bd      	mov	sp, r7
 8013abc:	bd80      	pop	{r7, pc}
 8013abe:	bf00      	nop
 8013ac0:	58024800 	.word	0x58024800

08013ac4 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disable the Backup Regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg (void)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b082      	sub	sp, #8
 8013ac8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Disable the Backup regulator */
  CLEAR_BIT (PWR->CR2, PWR_CR2_BREN);
 8013aca:	4b10      	ldr	r3, [pc, #64]	@ (8013b0c <HAL_PWREx_DisableBkUpReg+0x48>)
 8013acc:	689b      	ldr	r3, [r3, #8]
 8013ace:	4a0f      	ldr	r2, [pc, #60]	@ (8013b0c <HAL_PWREx_DisableBkUpReg+0x48>)
 8013ad0:	f023 0301 	bic.w	r3, r3, #1
 8013ad4:	6093      	str	r3, [r2, #8]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8013ad6:	f7ef ffe1 	bl	8003a9c <HAL_GetTick>
 8013ada:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is reset */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_BRR) != 0U)
 8013adc:	e009      	b.n	8013af2 <HAL_PWREx_DisableBkUpReg+0x2e>
  {
    if ((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY)
 8013ade:	f7ef ffdd 	bl	8003a9c <HAL_GetTick>
 8013ae2:	4602      	mov	r2, r0
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	1ad3      	subs	r3, r2, r3
 8013ae8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013aec:	d901      	bls.n	8013af2 <HAL_PWREx_DisableBkUpReg+0x2e>
    {
      return HAL_ERROR;
 8013aee:	2301      	movs	r3, #1
 8013af0:	e007      	b.n	8013b02 <HAL_PWREx_DisableBkUpReg+0x3e>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_BRR) != 0U)
 8013af2:	4b06      	ldr	r3, [pc, #24]	@ (8013b0c <HAL_PWREx_DisableBkUpReg+0x48>)
 8013af4:	689b      	ldr	r3, [r3, #8]
 8013af6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013afa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013afe:	d0ee      	beq.n	8013ade <HAL_PWREx_DisableBkUpReg+0x1a>
    }
  }

  return HAL_OK;
 8013b00:	2300      	movs	r3, #0
}
 8013b02:	4618      	mov	r0, r3
 8013b04:	3708      	adds	r7, #8
 8013b06:	46bd      	mov	sp, r7
 8013b08:	bd80      	pop	{r7, pc}
 8013b0a:	bf00      	nop
 8013b0c:	58024800 	.word	0x58024800

08013b10 <HAL_PWREx_EnableUSBReg>:
/**
  * @brief Enable the USB Regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBReg (void)
{
 8013b10:	b580      	push	{r7, lr}
 8013b12:	b082      	sub	sp, #8
 8013b14:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB regulator */
  SET_BIT (PWR->CR3, PWR_CR3_USBREGEN);
 8013b16:	4b10      	ldr	r3, [pc, #64]	@ (8013b58 <HAL_PWREx_EnableUSBReg+0x48>)
 8013b18:	68db      	ldr	r3, [r3, #12]
 8013b1a:	4a0f      	ldr	r2, [pc, #60]	@ (8013b58 <HAL_PWREx_EnableUSBReg+0x48>)
 8013b1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8013b20:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8013b22:	f7ef ffbb 	bl	8003a9c <HAL_GetTick>
 8013b26:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_USB33RDY) == 0U)
 8013b28:	e009      	b.n	8013b3e <HAL_PWREx_EnableUSBReg+0x2e>
  {
    if ((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY)
 8013b2a:	f7ef ffb7 	bl	8003a9c <HAL_GetTick>
 8013b2e:	4602      	mov	r2, r0
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	1ad3      	subs	r3, r2, r3
 8013b34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013b38:	d901      	bls.n	8013b3e <HAL_PWREx_EnableUSBReg+0x2e>
    {
      return HAL_ERROR;
 8013b3a:	2301      	movs	r3, #1
 8013b3c:	e007      	b.n	8013b4e <HAL_PWREx_EnableUSBReg+0x3e>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_USB33RDY) == 0U)
 8013b3e:	4b06      	ldr	r3, [pc, #24]	@ (8013b58 <HAL_PWREx_EnableUSBReg+0x48>)
 8013b40:	68db      	ldr	r3, [r3, #12]
 8013b42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013b46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8013b4a:	d1ee      	bne.n	8013b2a <HAL_PWREx_EnableUSBReg+0x1a>
    }
  }

  return HAL_OK;
 8013b4c:	2300      	movs	r3, #0
}
 8013b4e:	4618      	mov	r0, r3
 8013b50:	3708      	adds	r7, #8
 8013b52:	46bd      	mov	sp, r7
 8013b54:	bd80      	pop	{r7, pc}
 8013b56:	bf00      	nop
 8013b58:	58024800 	.word	0x58024800

08013b5c <HAL_PWREx_DisableUSBReg>:
/**
  * @brief Disable the USB Regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_DisableUSBReg (void)
{
 8013b5c:	b580      	push	{r7, lr}
 8013b5e:	b082      	sub	sp, #8
 8013b60:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Disable the USB regulator */
  CLEAR_BIT (PWR->CR3, PWR_CR3_USBREGEN);
 8013b62:	4b10      	ldr	r3, [pc, #64]	@ (8013ba4 <HAL_PWREx_DisableUSBReg+0x48>)
 8013b64:	68db      	ldr	r3, [r3, #12]
 8013b66:	4a0f      	ldr	r2, [pc, #60]	@ (8013ba4 <HAL_PWREx_DisableUSBReg+0x48>)
 8013b68:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8013b6c:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8013b6e:	f7ef ff95 	bl	8003a9c <HAL_GetTick>
 8013b72:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is reset */
  while(__HAL_PWR_GET_FLAG (PWR_FLAG_USB33RDY) != 0U)
 8013b74:	e009      	b.n	8013b8a <HAL_PWREx_DisableUSBReg+0x2e>
  {
    if ((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY)
 8013b76:	f7ef ff91 	bl	8003a9c <HAL_GetTick>
 8013b7a:	4602      	mov	r2, r0
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	1ad3      	subs	r3, r2, r3
 8013b80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8013b84:	d901      	bls.n	8013b8a <HAL_PWREx_DisableUSBReg+0x2e>
    {
      return HAL_ERROR;
 8013b86:	2301      	movs	r3, #1
 8013b88:	e007      	b.n	8013b9a <HAL_PWREx_DisableUSBReg+0x3e>
  while(__HAL_PWR_GET_FLAG (PWR_FLAG_USB33RDY) != 0U)
 8013b8a:	4b06      	ldr	r3, [pc, #24]	@ (8013ba4 <HAL_PWREx_DisableUSBReg+0x48>)
 8013b8c:	68db      	ldr	r3, [r3, #12]
 8013b8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013b92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8013b96:	d0ee      	beq.n	8013b76 <HAL_PWREx_DisableUSBReg+0x1a>
    }
  }

  return HAL_OK;
 8013b98:	2300      	movs	r3, #0
}
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	3708      	adds	r7, #8
 8013b9e:	46bd      	mov	sp, r7
 8013ba0:	bd80      	pop	{r7, pc}
 8013ba2:	bf00      	nop
 8013ba4:	58024800 	.word	0x58024800

08013ba8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8013ba8:	b480      	push	{r7}
 8013baa:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8013bac:	4b05      	ldr	r3, [pc, #20]	@ (8013bc4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8013bae:	68db      	ldr	r3, [r3, #12]
 8013bb0:	4a04      	ldr	r2, [pc, #16]	@ (8013bc4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8013bb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8013bb6:	60d3      	str	r3, [r2, #12]
}
 8013bb8:	bf00      	nop
 8013bba:	46bd      	mov	sp, r7
 8013bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc0:	4770      	bx	lr
 8013bc2:	bf00      	nop
 8013bc4:	58024800 	.word	0x58024800

08013bc8 <HAL_PWREx_DisableUSBVoltageDetector>:
/**
  * @brief Disable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_DisableUSBVoltageDetector (void)
{
 8013bc8:	b480      	push	{r7}
 8013bca:	af00      	add	r7, sp, #0
  /* Disable the USB voltage detector */
  CLEAR_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8013bcc:	4b05      	ldr	r3, [pc, #20]	@ (8013be4 <HAL_PWREx_DisableUSBVoltageDetector+0x1c>)
 8013bce:	68db      	ldr	r3, [r3, #12]
 8013bd0:	4a04      	ldr	r2, [pc, #16]	@ (8013be4 <HAL_PWREx_DisableUSBVoltageDetector+0x1c>)
 8013bd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8013bd6:	60d3      	str	r3, [r2, #12]
}
 8013bd8:	bf00      	nop
 8013bda:	46bd      	mov	sp, r7
 8013bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013be0:	4770      	bx	lr
 8013be2:	bf00      	nop
 8013be4:	58024800 	.word	0x58024800

08013be8 <HAL_PWREx_EnableBatteryCharging>:
  *            @arg PWR_BATTERY_CHARGING_RESISTOR_5 : 5 KOhm resistor.
  *            @arg PWR_BATTERY_CHARGING_RESISTOR_1_5 : 1.5 KOhm resistor.
  * @retval None.
  */
void HAL_PWREx_EnableBatteryCharging (uint32_t ResistorValue)
{
 8013be8:	b480      	push	{r7}
 8013bea:	b083      	sub	sp, #12
 8013bec:	af00      	add	r7, sp, #0
 8013bee:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param (IS_PWR_BATTERY_RESISTOR_SELECT (ResistorValue));

  /* Specify the charging resistor */
  MODIFY_REG (PWR->CR3, PWR_CR3_VBRS, ResistorValue);
 8013bf0:	4b09      	ldr	r3, [pc, #36]	@ (8013c18 <HAL_PWREx_EnableBatteryCharging+0x30>)
 8013bf2:	68db      	ldr	r3, [r3, #12]
 8013bf4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8013bf8:	4907      	ldr	r1, [pc, #28]	@ (8013c18 <HAL_PWREx_EnableBatteryCharging+0x30>)
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	4313      	orrs	r3, r2
 8013bfe:	60cb      	str	r3, [r1, #12]

  /* Enable the Battery charging */
  SET_BIT (PWR->CR3, PWR_CR3_VBE);
 8013c00:	4b05      	ldr	r3, [pc, #20]	@ (8013c18 <HAL_PWREx_EnableBatteryCharging+0x30>)
 8013c02:	68db      	ldr	r3, [r3, #12]
 8013c04:	4a04      	ldr	r2, [pc, #16]	@ (8013c18 <HAL_PWREx_EnableBatteryCharging+0x30>)
 8013c06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013c0a:	60d3      	str	r3, [r2, #12]
}
 8013c0c:	bf00      	nop
 8013c0e:	370c      	adds	r7, #12
 8013c10:	46bd      	mov	sp, r7
 8013c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c16:	4770      	bx	lr
 8013c18:	58024800 	.word	0x58024800

08013c1c <HAL_PWREx_DisableBatteryCharging>:
/**
  * @brief Disable the Battery charging.
  * @retval None.
  */
void HAL_PWREx_DisableBatteryCharging (void)
{
 8013c1c:	b480      	push	{r7}
 8013c1e:	af00      	add	r7, sp, #0
  /* Disable the Battery charging */
  CLEAR_BIT (PWR->CR3, PWR_CR3_VBE);
 8013c20:	4b05      	ldr	r3, [pc, #20]	@ (8013c38 <HAL_PWREx_DisableBatteryCharging+0x1c>)
 8013c22:	68db      	ldr	r3, [r3, #12]
 8013c24:	4a04      	ldr	r2, [pc, #16]	@ (8013c38 <HAL_PWREx_DisableBatteryCharging+0x1c>)
 8013c26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013c2a:	60d3      	str	r3, [r2, #12]
}
 8013c2c:	bf00      	nop
 8013c2e:	46bd      	mov	sp, r7
 8013c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c34:	4770      	bx	lr
 8013c36:	bf00      	nop
 8013c38:	58024800 	.word	0x58024800

08013c3c <HAL_PWREx_EnableMonitoring>:
/**
  * @brief Enable the VBAT and temperature monitoring.
  * @retval HAL status.
  */
void HAL_PWREx_EnableMonitoring (void)
{
 8013c3c:	b480      	push	{r7}
 8013c3e:	af00      	add	r7, sp, #0
  /* Enable the VBAT and Temperature monitoring */
  SET_BIT (PWR->CR2, PWR_CR2_MONEN);
 8013c40:	4b05      	ldr	r3, [pc, #20]	@ (8013c58 <HAL_PWREx_EnableMonitoring+0x1c>)
 8013c42:	689b      	ldr	r3, [r3, #8]
 8013c44:	4a04      	ldr	r2, [pc, #16]	@ (8013c58 <HAL_PWREx_EnableMonitoring+0x1c>)
 8013c46:	f043 0310 	orr.w	r3, r3, #16
 8013c4a:	6093      	str	r3, [r2, #8]
}
 8013c4c:	bf00      	nop
 8013c4e:	46bd      	mov	sp, r7
 8013c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c54:	4770      	bx	lr
 8013c56:	bf00      	nop
 8013c58:	58024800 	.word	0x58024800

08013c5c <HAL_PWREx_DisableMonitoring>:
/**
  * @brief Disable the VBAT and temperature monitoring.
  * @retval HAL status.
  */
void HAL_PWREx_DisableMonitoring (void)
{
 8013c5c:	b480      	push	{r7}
 8013c5e:	af00      	add	r7, sp, #0
  /* Disable the VBAT and Temperature monitoring */
  CLEAR_BIT (PWR->CR2, PWR_CR2_MONEN);
 8013c60:	4b05      	ldr	r3, [pc, #20]	@ (8013c78 <HAL_PWREx_DisableMonitoring+0x1c>)
 8013c62:	689b      	ldr	r3, [r3, #8]
 8013c64:	4a04      	ldr	r2, [pc, #16]	@ (8013c78 <HAL_PWREx_DisableMonitoring+0x1c>)
 8013c66:	f023 0310 	bic.w	r3, r3, #16
 8013c6a:	6093      	str	r3, [r2, #8]
}
 8013c6c:	bf00      	nop
 8013c6e:	46bd      	mov	sp, r7
 8013c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c74:	4770      	bx	lr
 8013c76:	bf00      	nop
 8013c78:	58024800 	.word	0x58024800

08013c7c <HAL_PWREx_GetTemperatureLevel>:
  * @brief Indicate whether the junction temperature is between, above or below
  *        the thresholds.
  * @retval Temperature level.
  */
uint32_t HAL_PWREx_GetTemperatureLevel (void)
{
 8013c7c:	b480      	push	{r7}
 8013c7e:	b083      	sub	sp, #12
 8013c80:	af00      	add	r7, sp, #0
  uint32_t tempLevel, regValue;

  /* Read the temperature flags */
  regValue = READ_BIT (PWR->CR2, (PWR_CR2_TEMPH | PWR_CR2_TEMPL));
 8013c82:	4b0f      	ldr	r3, [pc, #60]	@ (8013cc0 <HAL_PWREx_GetTemperatureLevel+0x44>)
 8013c84:	689b      	ldr	r3, [r3, #8]
 8013c86:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8013c8a:	603b      	str	r3, [r7, #0]

  /* Check if the temperature is below the threshold */
  if (regValue == PWR_CR2_TEMPL)
 8013c8c:	683b      	ldr	r3, [r7, #0]
 8013c8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013c92:	d103      	bne.n	8013c9c <HAL_PWREx_GetTemperatureLevel+0x20>
  {
    tempLevel = PWR_TEMP_BELOW_LOW_THRESHOLD;
 8013c94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8013c98:	607b      	str	r3, [r7, #4]
 8013c9a:	e009      	b.n	8013cb0 <HAL_PWREx_GetTemperatureLevel+0x34>
  }
  /* Check if the temperature is above the threshold */
  else if (regValue == PWR_CR2_TEMPH)
 8013c9c:	683b      	ldr	r3, [r7, #0]
 8013c9e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8013ca2:	d103      	bne.n	8013cac <HAL_PWREx_GetTemperatureLevel+0x30>
  {
    tempLevel = PWR_TEMP_ABOVE_HIGH_THRESHOLD;
 8013ca4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8013ca8:	607b      	str	r3, [r7, #4]
 8013caa:	e001      	b.n	8013cb0 <HAL_PWREx_GetTemperatureLevel+0x34>
  }
  /* The temperature is between the thresholds */
  else
  {
    tempLevel = PWR_TEMP_BETWEEN_HIGH_LOW_THRESHOLD;
 8013cac:	2300      	movs	r3, #0
 8013cae:	607b      	str	r3, [r7, #4]
  }

  return tempLevel;
 8013cb0:	687b      	ldr	r3, [r7, #4]
}
 8013cb2:	4618      	mov	r0, r3
 8013cb4:	370c      	adds	r7, #12
 8013cb6:	46bd      	mov	sp, r7
 8013cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cbc:	4770      	bx	lr
 8013cbe:	bf00      	nop
 8013cc0:	58024800 	.word	0x58024800

08013cc4 <HAL_PWREx_GetVBATLevel>:
  * @brief Indicate whether the Battery voltage level is between, above or below
  *        the thresholds.
  * @retval VBAT level.
  */
uint32_t HAL_PWREx_GetVBATLevel (void)
{
 8013cc4:	b480      	push	{r7}
 8013cc6:	b083      	sub	sp, #12
 8013cc8:	af00      	add	r7, sp, #0
  uint32_t VBATLevel, regValue;

  /* Read the VBAT flags */
  regValue = READ_BIT (PWR->CR2, (PWR_CR2_VBATH | PWR_CR2_VBATL));
 8013cca:	4b0f      	ldr	r3, [pc, #60]	@ (8013d08 <HAL_PWREx_GetVBATLevel+0x44>)
 8013ccc:	689b      	ldr	r3, [r3, #8]
 8013cce:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8013cd2:	603b      	str	r3, [r7, #0]

  /* Check if the VBAT is below the threshold */
  if (regValue == PWR_CR2_VBATL)
 8013cd4:	683b      	ldr	r3, [r7, #0]
 8013cd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013cda:	d103      	bne.n	8013ce4 <HAL_PWREx_GetVBATLevel+0x20>
  {
    VBATLevel = PWR_VBAT_BELOW_LOW_THRESHOLD;
 8013cdc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8013ce0:	607b      	str	r3, [r7, #4]
 8013ce2:	e009      	b.n	8013cf8 <HAL_PWREx_GetVBATLevel+0x34>
  }
  /* Check if the VBAT is above the threshold */
  else if (regValue == PWR_CR2_VBATH)
 8013ce4:	683b      	ldr	r3, [r7, #0]
 8013ce6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013cea:	d103      	bne.n	8013cf4 <HAL_PWREx_GetVBATLevel+0x30>
  {
    VBATLevel = PWR_VBAT_ABOVE_HIGH_THRESHOLD;
 8013cec:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8013cf0:	607b      	str	r3, [r7, #4]
 8013cf2:	e001      	b.n	8013cf8 <HAL_PWREx_GetVBATLevel+0x34>
  }
  /* The VBAT is between the thresholds */
  else
  {
    VBATLevel = PWR_VBAT_BETWEEN_HIGH_LOW_THRESHOLD;
 8013cf4:	2300      	movs	r3, #0
 8013cf6:	607b      	str	r3, [r7, #4]
  }

  return VBATLevel;
 8013cf8:	687b      	ldr	r3, [r7, #4]
}
 8013cfa:	4618      	mov	r0, r3
 8013cfc:	370c      	adds	r7, #12
 8013cfe:	46bd      	mov	sp, r7
 8013d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d04:	4770      	bx	lr
 8013d06:	bf00      	nop
 8013d08:	58024800 	.word	0x58024800

08013d0c <HAL_PWREx_ConfigAVD>:
  *         driver. All combination are allowed: wake up only Cortex-M7, wake up
  *         only Cortex-M4 and wake up Cortex-M7 and Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ConfigAVD (const PWREx_AVDTypeDef *sConfigAVD)
{
 8013d0c:	b480      	push	{r7}
 8013d0e:	b083      	sub	sp, #12
 8013d10:	af00      	add	r7, sp, #0
 8013d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_AVD_LEVEL (sConfigAVD->AVDLevel));
  assert_param (IS_PWR_AVD_MODE (sConfigAVD->Mode));

  /* Set the ALS[18:17] bits according to AVDLevel value */
  MODIFY_REG (PWR->CR1, PWR_CR1_ALS, sConfigAVD->AVDLevel);
 8013d14:	4b37      	ldr	r3, [pc, #220]	@ (8013df4 <HAL_PWREx_ConfigAVD+0xe8>)
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	4934      	ldr	r1, [pc, #208]	@ (8013df4 <HAL_PWREx_ConfigAVD+0xe8>)
 8013d22:	4313      	orrs	r3, r2
 8013d24:	600b      	str	r3, [r1, #0]

  /* Clear any previous config */
#if !defined (DUAL_CORE)
  __HAL_PWR_AVD_EXTI_DISABLE_EVENT ();
 8013d26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013d2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013d36:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_AVD_EXTI_DISABLE_IT ();
 8013d3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013d46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013d4a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* !defined (DUAL_CORE) */

  __HAL_PWR_AVD_EXTI_DISABLE_RISING_EDGE ();
 8013d4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d52:	681b      	ldr	r3, [r3, #0]
 8013d54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013d58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013d5c:	6013      	str	r3, [r2, #0]
  __HAL_PWR_AVD_EXTI_DISABLE_FALLING_EDGE ();
 8013d5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d62:	685b      	ldr	r3, [r3, #4]
 8013d64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013d68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013d6c:	6053      	str	r3, [r2, #4]

#if !defined (DUAL_CORE)
  /* Configure the interrupt mode */
  if ((sConfigAVD->Mode & AVD_MODE_IT) == AVD_MODE_IT)
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	685b      	ldr	r3, [r3, #4]
 8013d72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d009      	beq.n	8013d8e <HAL_PWREx_ConfigAVD+0x82>
  {
    __HAL_PWR_AVD_EXTI_ENABLE_IT ();
 8013d7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013d82:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013d86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013d8a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the event mode */
  if ((sConfigAVD->Mode & AVD_MODE_EVT) == AVD_MODE_EVT)
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	685b      	ldr	r3, [r3, #4]
 8013d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d009      	beq.n	8013dae <HAL_PWREx_ConfigAVD+0xa2>
  {
    __HAL_PWR_AVD_EXTI_ENABLE_EVENT ();
 8013d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013da2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013da6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013daa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }
#endif /* !defined (DUAL_CORE) */

  /* Rising edge configuration */
  if ((sConfigAVD->Mode & AVD_RISING_EDGE) == AVD_RISING_EDGE)
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	685b      	ldr	r3, [r3, #4]
 8013db2:	f003 0301 	and.w	r3, r3, #1
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d007      	beq.n	8013dca <HAL_PWREx_ConfigAVD+0xbe>
  {
    __HAL_PWR_AVD_EXTI_ENABLE_RISING_EDGE ();
 8013dba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013dc8:	6013      	str	r3, [r2, #0]
  }

  /* Falling edge configuration */
  if ((sConfigAVD->Mode & AVD_FALLING_EDGE) == AVD_FALLING_EDGE)
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	685b      	ldr	r3, [r3, #4]
 8013dce:	f003 0302 	and.w	r3, r3, #2
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d007      	beq.n	8013de6 <HAL_PWREx_ConfigAVD+0xda>
  {
    __HAL_PWR_AVD_EXTI_ENABLE_FALLING_EDGE ();
 8013dd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013dda:	685b      	ldr	r3, [r3, #4]
 8013ddc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013de4:	6053      	str	r3, [r2, #4]
  }
}
 8013de6:	bf00      	nop
 8013de8:	370c      	adds	r7, #12
 8013dea:	46bd      	mov	sp, r7
 8013dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df0:	4770      	bx	lr
 8013df2:	bf00      	nop
 8013df4:	58024800 	.word	0x58024800

08013df8 <HAL_PWREx_EnableAVD>:
/**
  * @brief Enable the Analog Voltage Detector (AVD).
  * @retval None.
  */
void HAL_PWREx_EnableAVD (void)
{
 8013df8:	b480      	push	{r7}
 8013dfa:	af00      	add	r7, sp, #0
  /* Enable the Analog Voltage Detector */
  SET_BIT (PWR->CR1, PWR_CR1_AVDEN);
 8013dfc:	4b05      	ldr	r3, [pc, #20]	@ (8013e14 <HAL_PWREx_EnableAVD+0x1c>)
 8013dfe:	681b      	ldr	r3, [r3, #0]
 8013e00:	4a04      	ldr	r2, [pc, #16]	@ (8013e14 <HAL_PWREx_EnableAVD+0x1c>)
 8013e02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013e06:	6013      	str	r3, [r2, #0]
}
 8013e08:	bf00      	nop
 8013e0a:	46bd      	mov	sp, r7
 8013e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e10:	4770      	bx	lr
 8013e12:	bf00      	nop
 8013e14:	58024800 	.word	0x58024800

08013e18 <HAL_PWREx_DisableAVD>:
/**
  * @brief Disable the Analog Voltage Detector(AVD).
  * @retval None.
  */
void HAL_PWREx_DisableAVD (void)
{
 8013e18:	b480      	push	{r7}
 8013e1a:	af00      	add	r7, sp, #0
  /* Disable the Analog Voltage Detector */
  CLEAR_BIT (PWR->CR1, PWR_CR1_AVDEN);
 8013e1c:	4b05      	ldr	r3, [pc, #20]	@ (8013e34 <HAL_PWREx_DisableAVD+0x1c>)
 8013e1e:	681b      	ldr	r3, [r3, #0]
 8013e20:	4a04      	ldr	r2, [pc, #16]	@ (8013e34 <HAL_PWREx_DisableAVD+0x1c>)
 8013e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013e26:	6013      	str	r3, [r2, #0]
}
 8013e28:	bf00      	nop
 8013e2a:	46bd      	mov	sp, r7
 8013e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e30:	4770      	bx	lr
 8013e32:	bf00      	nop
 8013e34:	58024800 	.word	0x58024800

08013e38 <HAL_PWREx_PVD_AVD_IRQHandler>:
  * @brief  This function handles the PWR PVD/AVD interrupt request.
  * @note   This API should be called under the PVD_AVD_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_AVD_IRQHandler (void)
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	af00      	add	r7, sp, #0
  /* Check if the Programmable Voltage Detector is enabled (PVD) */
  if (READ_BIT (PWR->CR1, PWR_CR1_PVDEN) != 0U)
 8013e3c:	4b22      	ldr	r3, [pc, #136]	@ (8013ec8 <HAL_PWREx_PVD_AVD_IRQHandler+0x90>)
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	f003 0310 	and.w	r3, r3, #16
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	d01b      	beq.n	8013e80 <HAL_PWREx_PVD_AVD_IRQHandler+0x48>
#if defined (DUAL_CORE)
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
#endif /* defined (DUAL_CORE) */
    {
      /* Check PWR D1/CD EXTI flag */
      if (__HAL_PWR_PVD_EXTI_GET_FLAG () != 0U)
 8013e48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013e50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013e58:	d112      	bne.n	8013e80 <HAL_PWREx_PVD_AVD_IRQHandler+0x48>
      {
        /* PWR PVD interrupt user callback */
        HAL_PWR_PVDCallback ();
 8013e5a:	f7ff faf4 	bl	8013446 <HAL_PWR_PVDCallback>

        if(__HAL_PWR_GET_FLAG (PWR_FLAG_AVDO) == 0U)
 8013e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8013ec8 <HAL_PWREx_PVD_AVD_IRQHandler+0x90>)
 8013e60:	685b      	ldr	r3, [r3, #4]
 8013e62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013e66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013e6a:	d009      	beq.n	8013e80 <HAL_PWREx_PVD_AVD_IRQHandler+0x48>
        {
          /* Clear PWR EXTI D1/CD pending bit */
          __HAL_PWR_PVD_EXTI_CLEAR_FLAG ();
 8013e6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013e74:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013e7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    }
#endif /* defined (DUAL_CORE) */
  }

  /* Check if the Analog Voltage Detector is enabled (AVD) */
  if (READ_BIT (PWR->CR1, PWR_CR1_AVDEN) != 0U)
 8013e80:	4b11      	ldr	r3, [pc, #68]	@ (8013ec8 <HAL_PWREx_PVD_AVD_IRQHandler+0x90>)
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	d01a      	beq.n	8013ec2 <HAL_PWREx_PVD_AVD_IRQHandler+0x8a>
#if defined (DUAL_CORE)
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
#endif /* defined (DUAL_CORE) */
    {
      /* Check PWR EXTI D1/CD flag */
      if (__HAL_PWR_AVD_EXTI_GET_FLAG () != 0U)
 8013e8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013e94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013e9c:	d111      	bne.n	8013ec2 <HAL_PWREx_PVD_AVD_IRQHandler+0x8a>
      {
        /* PWR AVD interrupt user callback */
        HAL_PWREx_AVDCallback ();
 8013e9e:	f000 f815 	bl	8013ecc <HAL_PWREx_AVDCallback>

        if(__HAL_PWR_GET_FLAG (PWR_FLAG_PVDO) == 0U)
 8013ea2:	4b09      	ldr	r3, [pc, #36]	@ (8013ec8 <HAL_PWREx_PVD_AVD_IRQHandler+0x90>)
 8013ea4:	685b      	ldr	r3, [r3, #4]
 8013ea6:	f003 0310 	and.w	r3, r3, #16
 8013eaa:	2b10      	cmp	r3, #16
 8013eac:	d009      	beq.n	8013ec2 <HAL_PWREx_PVD_AVD_IRQHandler+0x8a>
        {
          /* Clear PWR EXTI D1/CD pending bit */
          __HAL_PWR_AVD_EXTI_CLEAR_FLAG ();
 8013eae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013eb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013ebe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        }
      }
    }
#endif /* defined (DUAL_CORE) */
  }
}
 8013ec2:	bf00      	nop
 8013ec4:	bd80      	pop	{r7, pc}
 8013ec6:	bf00      	nop
 8013ec8:	58024800 	.word	0x58024800

08013ecc <HAL_PWREx_AVDCallback>:
/**
  * @brief PWR AVD interrupt callback.
  * @retval None.
  */
__weak void HAL_PWREx_AVDCallback (void)
{
 8013ecc:	b480      	push	{r7}
 8013ece:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PWR_AVDCallback can be implemented in the user file
  */
}
 8013ed0:	bf00      	nop
 8013ed2:	46bd      	mov	sp, r7
 8013ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed8:	4770      	bx	lr
	...

08013edc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8013edc:	b580      	push	{r7, lr}
 8013ede:	b086      	sub	sp, #24
 8013ee0:	af02      	add	r7, sp, #8
 8013ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8013ee4:	f7ef fdda 	bl	8003a9c <HAL_GetTick>
 8013ee8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d101      	bne.n	8013ef4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8013ef0:	2301      	movs	r3, #1
 8013ef2:	e05f      	b.n	8013fb4 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013efa:	b2db      	uxtb	r3, r3
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d107      	bne.n	8013f10 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8013f00:	6878      	ldr	r0, [r7, #4]
 8013f02:	f7ed f933 	bl	800116c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8013f06:	f241 3188 	movw	r1, #5000	@ 0x1388
 8013f0a:	6878      	ldr	r0, [r7, #4]
 8013f0c:	f001 f99e 	bl	801524c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	681b      	ldr	r3, [r3, #0]
 8013f16:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	689b      	ldr	r3, [r3, #8]
 8013f1e:	3b01      	subs	r3, #1
 8013f20:	021a      	lsls	r2, r3, #8
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	681b      	ldr	r3, [r3, #0]
 8013f26:	430a      	orrs	r2, r1
 8013f28:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013f2e:	9300      	str	r3, [sp, #0]
 8013f30:	68fb      	ldr	r3, [r7, #12]
 8013f32:	2200      	movs	r2, #0
 8013f34:	2120      	movs	r1, #32
 8013f36:	6878      	ldr	r0, [r7, #4]
 8013f38:	f001 fa97 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8013f3c:	4603      	mov	r3, r0
 8013f3e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8013f40:	7afb      	ldrb	r3, [r7, #11]
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d135      	bne.n	8013fb2 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	681b      	ldr	r3, [r3, #0]
 8013f4a:	681a      	ldr	r2, [r3, #0]
 8013f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8013fbc <HAL_QSPI_Init+0xe0>)
 8013f4e:	4013      	ands	r3, r2
 8013f50:	687a      	ldr	r2, [r7, #4]
 8013f52:	6852      	ldr	r2, [r2, #4]
 8013f54:	0611      	lsls	r1, r2, #24
 8013f56:	687a      	ldr	r2, [r7, #4]
 8013f58:	68d2      	ldr	r2, [r2, #12]
 8013f5a:	4311      	orrs	r1, r2
 8013f5c:	687a      	ldr	r2, [r7, #4]
 8013f5e:	69d2      	ldr	r2, [r2, #28]
 8013f60:	4311      	orrs	r1, r2
 8013f62:	687a      	ldr	r2, [r7, #4]
 8013f64:	6a12      	ldr	r2, [r2, #32]
 8013f66:	4311      	orrs	r1, r2
 8013f68:	687a      	ldr	r2, [r7, #4]
 8013f6a:	6812      	ldr	r2, [r2, #0]
 8013f6c:	430b      	orrs	r3, r1
 8013f6e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	685a      	ldr	r2, [r3, #4]
 8013f76:	4b12      	ldr	r3, [pc, #72]	@ (8013fc0 <HAL_QSPI_Init+0xe4>)
 8013f78:	4013      	ands	r3, r2
 8013f7a:	687a      	ldr	r2, [r7, #4]
 8013f7c:	6912      	ldr	r2, [r2, #16]
 8013f7e:	0411      	lsls	r1, r2, #16
 8013f80:	687a      	ldr	r2, [r7, #4]
 8013f82:	6952      	ldr	r2, [r2, #20]
 8013f84:	4311      	orrs	r1, r2
 8013f86:	687a      	ldr	r2, [r7, #4]
 8013f88:	6992      	ldr	r2, [r2, #24]
 8013f8a:	4311      	orrs	r1, r2
 8013f8c:	687a      	ldr	r2, [r7, #4]
 8013f8e:	6812      	ldr	r2, [r2, #0]
 8013f90:	430b      	orrs	r3, r1
 8013f92:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	681a      	ldr	r2, [r3, #0]
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	f042 0201 	orr.w	r2, r2, #1
 8013fa2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	2200      	movs	r2, #0
 8013fa8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	2201      	movs	r2, #1
 8013fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8013fb2:	7afb      	ldrb	r3, [r7, #11]
}
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	3710      	adds	r7, #16
 8013fb8:	46bd      	mov	sp, r7
 8013fba:	bd80      	pop	{r7, pc}
 8013fbc:	00ffff2f 	.word	0x00ffff2f
 8013fc0:	ffe0f8fe 	.word	0xffe0f8fe

08013fc4 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8013fc4:	b580      	push	{r7, lr}
 8013fc6:	b082      	sub	sp, #8
 8013fc8:	af00      	add	r7, sp, #0
 8013fca:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d101      	bne.n	8013fd6 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8013fd2:	2301      	movs	r3, #1
 8013fd4:	e012      	b.n	8013ffc <HAL_QSPI_DeInit+0x38>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	681b      	ldr	r3, [r3, #0]
 8013fda:	681a      	ldr	r2, [r3, #0]
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	681b      	ldr	r3, [r3, #0]
 8013fe0:	f022 0201 	bic.w	r2, r2, #1
 8013fe4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8013fe6:	6878      	ldr	r0, [r7, #4]
 8013fe8:	f7ed f98a 	bl	8001300 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	2200      	movs	r2, #0
 8013ff0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	2200      	movs	r2, #0
 8013ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8013ffa:	2300      	movs	r3, #0
}
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	3708      	adds	r7, #8
 8014000:	46bd      	mov	sp, r7
 8014002:	bd80      	pop	{r7, pc}
  * @brief Initialize the QSPI MSP.
  * @param hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_MspInit(QSPI_HandleTypeDef *hqspi)
{
 8014004:	b480      	push	{r7}
 8014006:	b083      	sub	sp, #12
 8014008:	af00      	add	r7, sp, #0
 801400a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_MspInit can be implemented in the user file
   */
}
 801400c:	bf00      	nop
 801400e:	370c      	adds	r7, #12
 8014010:	46bd      	mov	sp, r7
 8014012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014016:	4770      	bx	lr
  * @brief DeInitialize the QSPI MSP.
  * @param hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef *hqspi)
{
 8014018:	b480      	push	{r7}
 801401a:	b083      	sub	sp, #12
 801401c:	af00      	add	r7, sp, #0
 801401e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_MspDeInit can be implemented in the user file
   */
}
 8014020:	bf00      	nop
 8014022:	370c      	adds	r7, #12
 8014024:	46bd      	mov	sp, r7
 8014026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801402a:	4770      	bx	lr

0801402c <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 801402c:	b580      	push	{r7, lr}
 801402e:	b086      	sub	sp, #24
 8014030:	af00      	add	r7, sp, #0
 8014032:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	681b      	ldr	r3, [r3, #0]
 8014038:	689b      	ldr	r3, [r3, #8]
 801403a:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	681b      	ldr	r3, [r3, #0]
 8014040:	681b      	ldr	r3, [r3, #0]
 8014042:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 8014044:	697b      	ldr	r3, [r7, #20]
 8014046:	f003 0304 	and.w	r3, r3, #4
 801404a:	2b00      	cmp	r3, #0
 801404c:	d064      	beq.n	8014118 <HAL_QSPI_IRQHandler+0xec>
 801404e:	693b      	ldr	r3, [r7, #16]
 8014050:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8014054:	2b00      	cmp	r3, #0
 8014056:	d05f      	beq.n	8014118 <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8014058:	687b      	ldr	r3, [r7, #4]
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	3320      	adds	r3, #32
 801405e:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014066:	b2db      	uxtb	r3, r3
 8014068:	2b12      	cmp	r3, #18
 801406a:	d125      	bne.n	80140b8 <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 801406c:	e01c      	b.n	80140a8 <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014072:	2b00      	cmp	r3, #0
 8014074:	d00f      	beq.n	8014096 <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801407a:	781a      	ldrb	r2, [r3, #0]
 801407c:	68fb      	ldr	r3, [r7, #12]
 801407e:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014084:	1c5a      	adds	r2, r3, #1
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	625a      	str	r2, [r3, #36]	@ 0x24
          hqspi->TxXferCount--;
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801408e:	1e5a      	subs	r2, r3, #1
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	62da      	str	r2, [r3, #44]	@ 0x2c
 8014094:	e008      	b.n	80140a8 <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	681b      	ldr	r3, [r3, #0]
 801409a:	681a      	ldr	r2, [r3, #0]
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80140a4:	601a      	str	r2, [r3, #0]
          break;
 80140a6:	e033      	b.n	8014110 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	681b      	ldr	r3, [r3, #0]
 80140ac:	689b      	ldr	r3, [r3, #8]
 80140ae:	f003 0304 	and.w	r3, r3, #4
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d1db      	bne.n	801406e <HAL_QSPI_IRQHandler+0x42>
 80140b6:	e02b      	b.n	8014110 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80140be:	b2db      	uxtb	r3, r3
 80140c0:	2b22      	cmp	r3, #34	@ 0x22
 80140c2:	d125      	bne.n	8014110 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80140c4:	e01d      	b.n	8014102 <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d010      	beq.n	80140f0 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80140d2:	68fa      	ldr	r2, [r7, #12]
 80140d4:	7812      	ldrb	r2, [r2, #0]
 80140d6:	b2d2      	uxtb	r2, r2
 80140d8:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80140de:	1c5a      	adds	r2, r3, #1
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hqspi->RxXferCount--;
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140e8:	1e5a      	subs	r2, r3, #1
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80140ee:	e008      	b.n	8014102 <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	681a      	ldr	r2, [r3, #0]
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	681b      	ldr	r3, [r3, #0]
 80140fa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80140fe:	601a      	str	r2, [r3, #0]
          break;
 8014100:	e006      	b.n	8014110 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	681b      	ldr	r3, [r3, #0]
 8014106:	689b      	ldr	r3, [r3, #8]
 8014108:	f003 0304 	and.w	r3, r3, #4
 801410c:	2b00      	cmp	r3, #0
 801410e:	d1da      	bne.n	80140c6 <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8014110:	6878      	ldr	r0, [r7, #4]
 8014112:	f000 ff82 	bl	801501a <HAL_QSPI_FifoThresholdCallback>
 8014116:	e13c      	b.n	8014392 <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8014118:	697b      	ldr	r3, [r7, #20]
 801411a:	f003 0302 	and.w	r3, r3, #2
 801411e:	2b00      	cmp	r3, #0
 8014120:	f000 80b0 	beq.w	8014284 <HAL_QSPI_IRQHandler+0x258>
 8014124:	693b      	ldr	r3, [r7, #16]
 8014126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801412a:	2b00      	cmp	r3, #0
 801412c:	f000 80aa 	beq.w	8014284 <HAL_QSPI_IRQHandler+0x258>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	681b      	ldr	r3, [r3, #0]
 8014134:	2202      	movs	r2, #2
 8014136:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	681b      	ldr	r3, [r3, #0]
 801413c:	681a      	ldr	r2, [r3, #0]
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 8014146:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8014148:	687b      	ldr	r3, [r7, #4]
 801414a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801414e:	b2db      	uxtb	r3, r3
 8014150:	2b12      	cmp	r3, #18
 8014152:	d120      	bne.n	8014196 <HAL_QSPI_IRQHandler+0x16a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8014154:	687b      	ldr	r3, [r7, #4]
 8014156:	681b      	ldr	r3, [r3, #0]
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	f003 0304 	and.w	r3, r3, #4
 801415e:	2b00      	cmp	r3, #0
 8014160:	d011      	beq.n	8014186 <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
           but no impact on H7 HW and it minimize the cost in the footprint */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	681a      	ldr	r2, [r3, #0]
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	681b      	ldr	r3, [r3, #0]
 801416c:	f022 0204 	bic.w	r2, r2, #4
 8014170:	601a      	str	r2, [r3, #0]

        /* Disable the MDMA channel */
        __HAL_MDMA_DISABLE(hqspi->hmdma);
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	68da      	ldr	r2, [r3, #12]
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	f022 0201 	bic.w	r2, r2, #1
 8014184:	60da      	str	r2, [r3, #12]
      }


      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	2201      	movs	r2, #1
 801418a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 801418e:	6878      	ldr	r0, [r7, #4]
 8014190:	f000 ff39 	bl	8015006 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8014194:	e0fa      	b.n	801438c <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801419c:	b2db      	uxtb	r3, r3
 801419e:	2b22      	cmp	r3, #34	@ 0x22
 80141a0:	d143      	bne.n	801422a <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	681b      	ldr	r3, [r3, #0]
 80141a8:	f003 0304 	and.w	r3, r3, #4
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d012      	beq.n	80141d6 <HAL_QSPI_IRQHandler+0x1aa>
      {
        /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
           but no impact on H7 HW and it minimize the cost in the footprint */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	681a      	ldr	r2, [r3, #0]
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	681b      	ldr	r3, [r3, #0]
 80141ba:	f022 0204 	bic.w	r2, r2, #4
 80141be:	601a      	str	r2, [r3, #0]

        /* Disable the MDMA channel */
        __HAL_MDMA_DISABLE(hqspi->hmdma);
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	68da      	ldr	r2, [r3, #12]
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	f022 0201 	bic.w	r2, r2, #1
 80141d2:	60da      	str	r2, [r3, #12]
 80141d4:	e021      	b.n	801421a <HAL_QSPI_IRQHandler+0x1ee>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	3320      	adds	r3, #32
 80141dc:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 80141de:	e013      	b.n	8014208 <HAL_QSPI_IRQHandler+0x1dc>
        {
          if (hqspi->RxXferCount > 0U)
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d017      	beq.n	8014218 <HAL_QSPI_IRQHandler+0x1ec>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80141ec:	68fa      	ldr	r2, [r7, #12]
 80141ee:	7812      	ldrb	r2, [r2, #0]
 80141f0:	b2d2      	uxtb	r2, r2
 80141f2:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80141f8:	1c5a      	adds	r2, r3, #1
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	631a      	str	r2, [r3, #48]	@ 0x30
            hqspi->RxXferCount--;
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014202:	1e5a      	subs	r2, r3, #1
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	639a      	str	r2, [r3, #56]	@ 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	681b      	ldr	r3, [r3, #0]
 801420c:	689b      	ldr	r3, [r3, #8]
 801420e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8014212:	2b00      	cmp	r3, #0
 8014214:	d1e4      	bne.n	80141e0 <HAL_QSPI_IRQHandler+0x1b4>
 8014216:	e000      	b.n	801421a <HAL_QSPI_IRQHandler+0x1ee>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8014218:	bf00      	nop
        }
      }


      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	2201      	movs	r2, #1
 801421e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8014222:	6878      	ldr	r0, [r7, #4]
 8014224:	f000 fee5 	bl	8014ff2 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8014228:	e0b0      	b.n	801438c <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014230:	b2db      	uxtb	r3, r3
 8014232:	2b02      	cmp	r3, #2
 8014234:	d107      	bne.n	8014246 <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	2201      	movs	r2, #1
 801423a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 801423e:	6878      	ldr	r0, [r7, #4]
 8014240:	f000 fecd 	bl	8014fde <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8014244:	e0a2      	b.n	801438c <HAL_QSPI_IRQHandler+0x360>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801424c:	b2db      	uxtb	r3, r3
 801424e:	2b08      	cmp	r3, #8
 8014250:	f040 809c 	bne.w	801438c <HAL_QSPI_IRQHandler+0x360>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	695a      	ldr	r2, [r3, #20]
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8014262:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	2201      	movs	r2, #1
 8014268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014270:	2b00      	cmp	r3, #0
 8014272:	d103      	bne.n	801427c <HAL_QSPI_IRQHandler+0x250>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8014274:	6878      	ldr	r0, [r7, #4]
 8014276:	f000 fea8 	bl	8014fca <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 801427a:	e087      	b.n	801438c <HAL_QSPI_IRQHandler+0x360>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 801427c:	6878      	ldr	r0, [r7, #4]
 801427e:	f000 fe9a 	bl	8014fb6 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8014282:	e083      	b.n	801438c <HAL_QSPI_IRQHandler+0x360>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 8014284:	697b      	ldr	r3, [r7, #20]
 8014286:	f003 0308 	and.w	r3, r3, #8
 801428a:	2b00      	cmp	r3, #0
 801428c:	d01f      	beq.n	80142ce <HAL_QSPI_IRQHandler+0x2a2>
 801428e:	693b      	ldr	r3, [r7, #16]
 8014290:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8014294:	2b00      	cmp	r3, #0
 8014296:	d01a      	beq.n	80142ce <HAL_QSPI_IRQHandler+0x2a2>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	681b      	ldr	r3, [r3, #0]
 801429c:	2208      	movs	r2, #8
 801429e:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	681b      	ldr	r3, [r3, #0]
 80142a4:	681b      	ldr	r3, [r3, #0]
 80142a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	d00b      	beq.n	80142c6 <HAL_QSPI_IRQHandler+0x29a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	681a      	ldr	r2, [r3, #0]
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 80142bc:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	2201      	movs	r2, #1
 80142c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 80142c6:	6878      	ldr	r0, [r7, #4]
 80142c8:	f000 feb1 	bl	801502e <HAL_QSPI_StatusMatchCallback>
 80142cc:	e061      	b.n	8014392 <HAL_QSPI_IRQHandler+0x366>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 80142ce:	697b      	ldr	r3, [r7, #20]
 80142d0:	f003 0301 	and.w	r3, r3, #1
 80142d4:	2b00      	cmp	r3, #0
 80142d6:	d047      	beq.n	8014368 <HAL_QSPI_IRQHandler+0x33c>
 80142d8:	693b      	ldr	r3, [r7, #16]
 80142da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d042      	beq.n	8014368 <HAL_QSPI_IRQHandler+0x33c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	681b      	ldr	r3, [r3, #0]
 80142e6:	2201      	movs	r2, #1
 80142e8:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	681b      	ldr	r3, [r3, #0]
 80142ee:	681a      	ldr	r2, [r3, #0]
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	681b      	ldr	r3, [r3, #0]
 80142f4:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 80142f8:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80142fe:	f043 0202 	orr.w	r2, r3, #2
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	645a      	str	r2, [r3, #68]	@ 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	681b      	ldr	r3, [r3, #0]
 801430a:	681b      	ldr	r3, [r3, #0]
 801430c:	f003 0304 	and.w	r3, r3, #4
 8014310:	2b00      	cmp	r3, #0
 8014312:	d021      	beq.n	8014358 <HAL_QSPI_IRQHandler+0x32c>
    {
      /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
         but no impact on H7 HW and it minimize the cost in the footprint */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	681b      	ldr	r3, [r3, #0]
 8014318:	681a      	ldr	r2, [r3, #0]
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	f022 0204 	bic.w	r2, r2, #4
 8014322:	601a      	str	r2, [r3, #0]

      /* Disable the MDMA channel */
      hqspi->hmdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014328:	4a1c      	ldr	r2, [pc, #112]	@ (801439c <HAL_QSPI_IRQHandler+0x370>)
 801432a:	659a      	str	r2, [r3, #88]	@ 0x58
      if (HAL_MDMA_Abort_IT(hqspi->hmdma) != HAL_OK)
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014330:	4618      	mov	r0, r3
 8014332:	f7fe fb26 	bl	8012982 <HAL_MDMA_Abort_IT>
 8014336:	4603      	mov	r3, r0
 8014338:	2b00      	cmp	r3, #0
 801433a:	d029      	beq.n	8014390 <HAL_QSPI_IRQHandler+0x364>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014340:	f043 0204 	orr.w	r2, r3, #4
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	2201      	movs	r2, #1
 801434c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8014350:	6878      	ldr	r0, [r7, #4]
 8014352:	f000 fe30 	bl	8014fb6 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8014356:	e01b      	b.n	8014390 <HAL_QSPI_IRQHandler+0x364>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	2201      	movs	r2, #1
 801435c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8014360:	6878      	ldr	r0, [r7, #4]
 8014362:	f000 fe28 	bl	8014fb6 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8014366:	e013      	b.n	8014390 <HAL_QSPI_IRQHandler+0x364>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 8014368:	697b      	ldr	r3, [r7, #20]
 801436a:	f003 0310 	and.w	r3, r3, #16
 801436e:	2b00      	cmp	r3, #0
 8014370:	d00f      	beq.n	8014392 <HAL_QSPI_IRQHandler+0x366>
 8014372:	693b      	ldr	r3, [r7, #16]
 8014374:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8014378:	2b00      	cmp	r3, #0
 801437a:	d00a      	beq.n	8014392 <HAL_QSPI_IRQHandler+0x366>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	2210      	movs	r2, #16
 8014382:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 8014384:	6878      	ldr	r0, [r7, #4]
 8014386:	f000 fe5c 	bl	8015042 <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 801438a:	e002      	b.n	8014392 <HAL_QSPI_IRQHandler+0x366>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 801438c:	bf00      	nop
 801438e:	e000      	b.n	8014392 <HAL_QSPI_IRQHandler+0x366>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8014390:	bf00      	nop
}
 8014392:	bf00      	nop
 8014394:	3718      	adds	r7, #24
 8014396:	46bd      	mov	sp, r7
 8014398:	bd80      	pop	{r7, pc}
 801439a:	bf00      	nop
 801439c:	08015405 	.word	0x08015405

080143a0 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80143a0:	b580      	push	{r7, lr}
 80143a2:	b088      	sub	sp, #32
 80143a4:	af02      	add	r7, sp, #8
 80143a6:	60f8      	str	r0, [r7, #12]
 80143a8:	60b9      	str	r1, [r7, #8]
 80143aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80143ac:	f7ef fb76 	bl	8003a9c <HAL_GetTick>
 80143b0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80143b2:	68fb      	ldr	r3, [r7, #12]
 80143b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80143b8:	b2db      	uxtb	r3, r3
 80143ba:	2b01      	cmp	r3, #1
 80143bc:	d101      	bne.n	80143c2 <HAL_QSPI_Command+0x22>
 80143be:	2302      	movs	r3, #2
 80143c0:	e048      	b.n	8014454 <HAL_QSPI_Command+0xb4>
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	2201      	movs	r2, #1
 80143c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80143ca:	68fb      	ldr	r3, [r7, #12]
 80143cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80143d0:	b2db      	uxtb	r3, r3
 80143d2:	2b01      	cmp	r3, #1
 80143d4:	d137      	bne.n	8014446 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80143d6:	68fb      	ldr	r3, [r7, #12]
 80143d8:	2200      	movs	r2, #0
 80143da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 80143dc:	68fb      	ldr	r3, [r7, #12]
 80143de:	2202      	movs	r2, #2
 80143e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	9300      	str	r3, [sp, #0]
 80143e8:	693b      	ldr	r3, [r7, #16]
 80143ea:	2200      	movs	r2, #0
 80143ec:	2120      	movs	r1, #32
 80143ee:	68f8      	ldr	r0, [r7, #12]
 80143f0:	f001 f83b 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 80143f4:	4603      	mov	r3, r0
 80143f6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80143f8:	7dfb      	ldrb	r3, [r7, #23]
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d125      	bne.n	801444a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80143fe:	2200      	movs	r2, #0
 8014400:	68b9      	ldr	r1, [r7, #8]
 8014402:	68f8      	ldr	r0, [r7, #12]
 8014404:	f001 f868 	bl	80154d8 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8014408:	68bb      	ldr	r3, [r7, #8]
 801440a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801440c:	2b00      	cmp	r3, #0
 801440e:	d115      	bne.n	801443c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	9300      	str	r3, [sp, #0]
 8014414:	693b      	ldr	r3, [r7, #16]
 8014416:	2201      	movs	r2, #1
 8014418:	2102      	movs	r1, #2
 801441a:	68f8      	ldr	r0, [r7, #12]
 801441c:	f001 f825 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8014420:	4603      	mov	r3, r0
 8014422:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8014424:	7dfb      	ldrb	r3, [r7, #23]
 8014426:	2b00      	cmp	r3, #0
 8014428:	d10f      	bne.n	801444a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 801442a:	68fb      	ldr	r3, [r7, #12]
 801442c:	681b      	ldr	r3, [r3, #0]
 801442e:	2202      	movs	r2, #2
 8014430:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8014432:	68fb      	ldr	r3, [r7, #12]
 8014434:	2201      	movs	r2, #1
 8014436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801443a:	e006      	b.n	801444a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	2201      	movs	r2, #1
 8014440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8014444:	e001      	b.n	801444a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8014446:	2302      	movs	r3, #2
 8014448:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	2200      	movs	r2, #0
 801444e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8014452:	7dfb      	ldrb	r3, [r7, #23]
}
 8014454:	4618      	mov	r0, r3
 8014456:	3718      	adds	r7, #24
 8014458:	46bd      	mov	sp, r7
 801445a:	bd80      	pop	{r7, pc}

0801445c <HAL_QSPI_Command_IT>:
  * @param cmd structure that contains the command configuration information
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd)
{
 801445c:	b580      	push	{r7, lr}
 801445e:	b086      	sub	sp, #24
 8014460:	af02      	add	r7, sp, #8
 8014462:	6078      	str	r0, [r7, #4]
 8014464:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8014466:	f7ef fb19 	bl	8003a9c <HAL_GetTick>
 801446a:	60b8      	str	r0, [r7, #8]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014472:	b2db      	uxtb	r3, r3
 8014474:	2b01      	cmp	r3, #1
 8014476:	d101      	bne.n	801447c <HAL_QSPI_Command_IT+0x20>
 8014478:	2302      	movs	r3, #2
 801447a:	e051      	b.n	8014520 <HAL_QSPI_Command_IT+0xc4>
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	2201      	movs	r2, #1
 8014480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801448a:	b2db      	uxtb	r3, r3
 801448c:	2b01      	cmp	r3, #1
 801448e:	d140      	bne.n	8014512 <HAL_QSPI_Command_IT+0xb6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	2200      	movs	r2, #0
 8014494:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	2202      	movs	r2, #2
 801449a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80144a2:	9300      	str	r3, [sp, #0]
 80144a4:	68bb      	ldr	r3, [r7, #8]
 80144a6:	2200      	movs	r2, #0
 80144a8:	2120      	movs	r1, #32
 80144aa:	6878      	ldr	r0, [r7, #4]
 80144ac:	f000 ffdd 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 80144b0:	4603      	mov	r3, r0
 80144b2:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80144b4:	7bfb      	ldrb	r3, [r7, #15]
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d126      	bne.n	8014508 <HAL_QSPI_Command_IT+0xac>
    {
      if (cmd->DataMode == QSPI_DATA_NONE)
 80144ba:	683b      	ldr	r3, [r7, #0]
 80144bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d103      	bne.n	80144ca <HAL_QSPI_Command_IT+0x6e>
      {
        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TE | QSPI_FLAG_TC);
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	2203      	movs	r2, #3
 80144c8:	60da      	str	r2, [r3, #12]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80144ca:	2200      	movs	r2, #0
 80144cc:	6839      	ldr	r1, [r7, #0]
 80144ce:	6878      	ldr	r0, [r7, #4]
 80144d0:	f001 f802 	bl	80154d8 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 80144d4:	683b      	ldr	r3, [r7, #0]
 80144d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d10c      	bne.n	80144f6 <HAL_QSPI_Command_IT+0x9a>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so activate TC and TE interrupts */
        /* Process unlocked */
        __HAL_UNLOCK(hqspi);
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	2200      	movs	r2, #0
 80144e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Enable the QSPI Transfer Error Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE | QSPI_IT_TC);
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	681a      	ldr	r2, [r3, #0]
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80144f2:	601a      	str	r2, [r3, #0]
 80144f4:	e013      	b.n	801451e <HAL_QSPI_Command_IT+0xc2>
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	2201      	movs	r2, #1
 80144fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process unlocked */
        __HAL_UNLOCK(hqspi);
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	2200      	movs	r2, #0
 8014502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014506:	e00a      	b.n	801451e <HAL_QSPI_Command_IT+0xc2>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	2200      	movs	r2, #0
 801450c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014510:	e005      	b.n	801451e <HAL_QSPI_Command_IT+0xc2>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014512:	2302      	movs	r3, #2
 8014514:	73fb      	strb	r3, [r7, #15]

    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	2200      	movs	r2, #0
 801451a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  /* Return function status */
  return status;
 801451e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014520:	4618      	mov	r0, r3
 8014522:	3710      	adds	r7, #16
 8014524:	46bd      	mov	sp, r7
 8014526:	bd80      	pop	{r7, pc}

08014528 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8014528:	b580      	push	{r7, lr}
 801452a:	b08a      	sub	sp, #40	@ 0x28
 801452c:	af02      	add	r7, sp, #8
 801452e:	60f8      	str	r0, [r7, #12]
 8014530:	60b9      	str	r1, [r7, #8]
 8014532:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8014534:	2300      	movs	r3, #0
 8014536:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8014538:	f7ef fab0 	bl	8003a9c <HAL_GetTick>
 801453c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	3320      	adds	r3, #32
 8014544:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014546:	68fb      	ldr	r3, [r7, #12]
 8014548:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801454c:	b2db      	uxtb	r3, r3
 801454e:	2b01      	cmp	r3, #1
 8014550:	d101      	bne.n	8014556 <HAL_QSPI_Transmit+0x2e>
 8014552:	2302      	movs	r3, #2
 8014554:	e076      	b.n	8014644 <HAL_QSPI_Transmit+0x11c>
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	2201      	movs	r2, #1
 801455a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014564:	b2db      	uxtb	r3, r3
 8014566:	2b01      	cmp	r3, #1
 8014568:	d165      	bne.n	8014636 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 801456a:	68fb      	ldr	r3, [r7, #12]
 801456c:	2200      	movs	r2, #0
 801456e:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8014570:	68bb      	ldr	r3, [r7, #8]
 8014572:	2b00      	cmp	r3, #0
 8014574:	d056      	beq.n	8014624 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	2212      	movs	r2, #18
 801457a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 801457e:	68fb      	ldr	r3, [r7, #12]
 8014580:	681b      	ldr	r3, [r3, #0]
 8014582:	691b      	ldr	r3, [r3, #16]
 8014584:	1c5a      	adds	r2, r3, #1
 8014586:	68fb      	ldr	r3, [r7, #12]
 8014588:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 801458a:	68fb      	ldr	r3, [r7, #12]
 801458c:	681b      	ldr	r3, [r3, #0]
 801458e:	691b      	ldr	r3, [r3, #16]
 8014590:	1c5a      	adds	r2, r3, #1
 8014592:	68fb      	ldr	r3, [r7, #12]
 8014594:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 8014596:	68fb      	ldr	r3, [r7, #12]
 8014598:	68ba      	ldr	r2, [r7, #8]
 801459a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	681b      	ldr	r3, [r3, #0]
 80145a0:	695a      	ldr	r2, [r3, #20]
 80145a2:	68fb      	ldr	r3, [r7, #12]
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80145aa:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 80145ac:	e01b      	b.n	80145e6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	9300      	str	r3, [sp, #0]
 80145b2:	69bb      	ldr	r3, [r7, #24]
 80145b4:	2201      	movs	r2, #1
 80145b6:	2104      	movs	r1, #4
 80145b8:	68f8      	ldr	r0, [r7, #12]
 80145ba:	f000 ff56 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 80145be:	4603      	mov	r3, r0
 80145c0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80145c2:	7ffb      	ldrb	r3, [r7, #31]
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d113      	bne.n	80145f0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80145c8:	68fb      	ldr	r3, [r7, #12]
 80145ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80145cc:	781a      	ldrb	r2, [r3, #0]
 80145ce:	697b      	ldr	r3, [r7, #20]
 80145d0:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80145d6:	1c5a      	adds	r2, r3, #1
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 80145dc:	68fb      	ldr	r3, [r7, #12]
 80145de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80145e0:	1e5a      	subs	r2, r3, #1
 80145e2:	68fb      	ldr	r3, [r7, #12]
 80145e4:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d1df      	bne.n	80145ae <HAL_QSPI_Transmit+0x86>
 80145ee:	e000      	b.n	80145f2 <HAL_QSPI_Transmit+0xca>
          break;
 80145f0:	bf00      	nop
      }

      if (status == HAL_OK)
 80145f2:	7ffb      	ldrb	r3, [r7, #31]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d110      	bne.n	801461a <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	9300      	str	r3, [sp, #0]
 80145fc:	69bb      	ldr	r3, [r7, #24]
 80145fe:	2201      	movs	r2, #1
 8014600:	2102      	movs	r1, #2
 8014602:	68f8      	ldr	r0, [r7, #12]
 8014604:	f000 ff31 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8014608:	4603      	mov	r3, r0
 801460a:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 801460c:	7ffb      	ldrb	r3, [r7, #31]
 801460e:	2b00      	cmp	r3, #0
 8014610:	d103      	bne.n	801461a <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8014612:	68fb      	ldr	r3, [r7, #12]
 8014614:	681b      	ldr	r3, [r3, #0]
 8014616:	2202      	movs	r2, #2
 8014618:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	2201      	movs	r2, #1
 801461e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8014622:	e00a      	b.n	801463a <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8014624:	68fb      	ldr	r3, [r7, #12]
 8014626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014628:	f043 0208 	orr.w	r2, r3, #8
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8014630:	2301      	movs	r3, #1
 8014632:	77fb      	strb	r3, [r7, #31]
 8014634:	e001      	b.n	801463a <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014636:	2302      	movs	r3, #2
 8014638:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 801463a:	68fb      	ldr	r3, [r7, #12]
 801463c:	2200      	movs	r2, #0
 801463e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8014642:	7ffb      	ldrb	r3, [r7, #31]
}
 8014644:	4618      	mov	r0, r3
 8014646:	3720      	adds	r7, #32
 8014648:	46bd      	mov	sp, r7
 801464a:	bd80      	pop	{r7, pc}

0801464c <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 801464c:	b580      	push	{r7, lr}
 801464e:	b08a      	sub	sp, #40	@ 0x28
 8014650:	af02      	add	r7, sp, #8
 8014652:	60f8      	str	r0, [r7, #12]
 8014654:	60b9      	str	r1, [r7, #8]
 8014656:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8014658:	2300      	movs	r3, #0
 801465a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 801465c:	f7ef fa1e 	bl	8003a9c <HAL_GetTick>
 8014660:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8014662:	68fb      	ldr	r3, [r7, #12]
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	699b      	ldr	r3, [r3, #24]
 8014668:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	681b      	ldr	r3, [r3, #0]
 801466e:	3320      	adds	r3, #32
 8014670:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014672:	68fb      	ldr	r3, [r7, #12]
 8014674:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014678:	b2db      	uxtb	r3, r3
 801467a:	2b01      	cmp	r3, #1
 801467c:	d101      	bne.n	8014682 <HAL_QSPI_Receive+0x36>
 801467e:	2302      	movs	r3, #2
 8014680:	e07d      	b.n	801477e <HAL_QSPI_Receive+0x132>
 8014682:	68fb      	ldr	r3, [r7, #12]
 8014684:	2201      	movs	r2, #1
 8014686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 801468a:	68fb      	ldr	r3, [r7, #12]
 801468c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014690:	b2db      	uxtb	r3, r3
 8014692:	2b01      	cmp	r3, #1
 8014694:	d16c      	bne.n	8014770 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8014696:	68fb      	ldr	r3, [r7, #12]
 8014698:	2200      	movs	r2, #0
 801469a:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 801469c:	68bb      	ldr	r3, [r7, #8]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d05d      	beq.n	801475e <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 80146a2:	68fb      	ldr	r3, [r7, #12]
 80146a4:	2222      	movs	r2, #34	@ 0x22
 80146a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	681b      	ldr	r3, [r3, #0]
 80146ae:	691b      	ldr	r3, [r3, #16]
 80146b0:	1c5a      	adds	r2, r3, #1
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80146b6:	68fb      	ldr	r3, [r7, #12]
 80146b8:	681b      	ldr	r3, [r3, #0]
 80146ba:	691b      	ldr	r3, [r3, #16]
 80146bc:	1c5a      	adds	r2, r3, #1
 80146be:	68fb      	ldr	r3, [r7, #12]
 80146c0:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 80146c2:	68fb      	ldr	r3, [r7, #12]
 80146c4:	68ba      	ldr	r2, [r7, #8]
 80146c6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	695b      	ldr	r3, [r3, #20]
 80146ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80146d2:	68fb      	ldr	r3, [r7, #12]
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80146da:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	697a      	ldr	r2, [r7, #20]
 80146e2:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 80146e4:	e01c      	b.n	8014720 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	9300      	str	r3, [sp, #0]
 80146ea:	69bb      	ldr	r3, [r7, #24]
 80146ec:	2201      	movs	r2, #1
 80146ee:	2106      	movs	r1, #6
 80146f0:	68f8      	ldr	r0, [r7, #12]
 80146f2:	f000 feba 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 80146f6:	4603      	mov	r3, r0
 80146f8:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80146fa:	7ffb      	ldrb	r3, [r7, #31]
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	d114      	bne.n	801472a <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8014700:	68fb      	ldr	r3, [r7, #12]
 8014702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014704:	693a      	ldr	r2, [r7, #16]
 8014706:	7812      	ldrb	r2, [r2, #0]
 8014708:	b2d2      	uxtb	r2, r2
 801470a:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 801470c:	68fb      	ldr	r3, [r7, #12]
 801470e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014710:	1c5a      	adds	r2, r3, #1
 8014712:	68fb      	ldr	r3, [r7, #12]
 8014714:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 8014716:	68fb      	ldr	r3, [r7, #12]
 8014718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801471a:	1e5a      	subs	r2, r3, #1
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8014720:	68fb      	ldr	r3, [r7, #12]
 8014722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014724:	2b00      	cmp	r3, #0
 8014726:	d1de      	bne.n	80146e6 <HAL_QSPI_Receive+0x9a>
 8014728:	e000      	b.n	801472c <HAL_QSPI_Receive+0xe0>
          break;
 801472a:	bf00      	nop
      }

      if (status == HAL_OK)
 801472c:	7ffb      	ldrb	r3, [r7, #31]
 801472e:	2b00      	cmp	r3, #0
 8014730:	d110      	bne.n	8014754 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	9300      	str	r3, [sp, #0]
 8014736:	69bb      	ldr	r3, [r7, #24]
 8014738:	2201      	movs	r2, #1
 801473a:	2102      	movs	r1, #2
 801473c:	68f8      	ldr	r0, [r7, #12]
 801473e:	f000 fe94 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8014742:	4603      	mov	r3, r0
 8014744:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8014746:	7ffb      	ldrb	r3, [r7, #31]
 8014748:	2b00      	cmp	r3, #0
 801474a:	d103      	bne.n	8014754 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	2202      	movs	r2, #2
 8014752:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8014754:	68fb      	ldr	r3, [r7, #12]
 8014756:	2201      	movs	r2, #1
 8014758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801475c:	e00a      	b.n	8014774 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014762:	f043 0208 	orr.w	r2, r3, #8
 8014766:	68fb      	ldr	r3, [r7, #12]
 8014768:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 801476a:	2301      	movs	r3, #1
 801476c:	77fb      	strb	r3, [r7, #31]
 801476e:	e001      	b.n	8014774 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014770:	2302      	movs	r3, #2
 8014772:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	2200      	movs	r2, #0
 8014778:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 801477c:	7ffb      	ldrb	r3, [r7, #31]
}
 801477e:	4618      	mov	r0, r3
 8014780:	3720      	adds	r7, #32
 8014782:	46bd      	mov	sp, r7
 8014784:	bd80      	pop	{r7, pc}

08014786 <HAL_QSPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit_IT(QSPI_HandleTypeDef *hqspi, uint8_t *pData)
{
 8014786:	b480      	push	{r7}
 8014788:	b085      	sub	sp, #20
 801478a:	af00      	add	r7, sp, #0
 801478c:	6078      	str	r0, [r7, #4]
 801478e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8014790:	2300      	movs	r3, #0
 8014792:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801479a:	b2db      	uxtb	r3, r3
 801479c:	2b01      	cmp	r3, #1
 801479e:	d101      	bne.n	80147a4 <HAL_QSPI_Transmit_IT+0x1e>
 80147a0:	2302      	movs	r3, #2
 80147a2:	e04f      	b.n	8014844 <HAL_QSPI_Transmit_IT+0xbe>
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	2201      	movs	r2, #1
 80147a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80147b2:	b2db      	uxtb	r3, r3
 80147b4:	2b01      	cmp	r3, #1
 80147b6:	d13e      	bne.n	8014836 <HAL_QSPI_Transmit_IT+0xb0>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	2200      	movs	r2, #0
 80147bc:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 80147be:	683b      	ldr	r3, [r7, #0]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d02b      	beq.n	801481c <HAL_QSPI_Transmit_IT+0x96>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	2212      	movs	r2, #18
 80147c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	681b      	ldr	r3, [r3, #0]
 80147d0:	691b      	ldr	r3, [r3, #16]
 80147d2:	1c5a      	adds	r2, r3, #1
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	681b      	ldr	r3, [r3, #0]
 80147dc:	691b      	ldr	r3, [r3, #16]
 80147de:	1c5a      	adds	r2, r3, #1
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	683a      	ldr	r2, [r7, #0]
 80147e8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TE | QSPI_FLAG_TC);
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	2203      	movs	r2, #3
 80147f0:	60da      	str	r2, [r3, #12]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	695a      	ldr	r2, [r3, #20]
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	681b      	ldr	r3, [r3, #0]
 80147fc:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8014800:	615a      	str	r2, [r3, #20]

      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	2200      	movs	r2, #0
 8014806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Enable the QSPI transfer error, FIFO threshold and transfer complete Interrupts */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE | QSPI_IT_FT | QSPI_IT_TC);
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	681b      	ldr	r3, [r3, #0]
 801480e:	681a      	ldr	r2, [r3, #0]
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	681b      	ldr	r3, [r3, #0]
 8014814:	f442 22e0 	orr.w	r2, r2, #458752	@ 0x70000
 8014818:	601a      	str	r2, [r3, #0]
 801481a:	e012      	b.n	8014842 <HAL_QSPI_Transmit_IT+0xbc>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014820:	f043 0208 	orr.w	r2, r3, #8
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8014828:	2301      	movs	r3, #1
 801482a:	73fb      	strb	r3, [r7, #15]

      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	2200      	movs	r2, #0
 8014830:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014834:	e005      	b.n	8014842 <HAL_QSPI_Transmit_IT+0xbc>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014836:	2302      	movs	r3, #2
 8014838:	73fb      	strb	r3, [r7, #15]

    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	2200      	movs	r2, #0
 801483e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8014842:	7bfb      	ldrb	r3, [r7, #15]
}
 8014844:	4618      	mov	r0, r3
 8014846:	3714      	adds	r7, #20
 8014848:	46bd      	mov	sp, r7
 801484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801484e:	4770      	bx	lr

08014850 <HAL_QSPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive_IT(QSPI_HandleTypeDef *hqspi, uint8_t *pData)
{
 8014850:	b480      	push	{r7}
 8014852:	b085      	sub	sp, #20
 8014854:	af00      	add	r7, sp, #0
 8014856:	6078      	str	r0, [r7, #4]
 8014858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801485a:	2300      	movs	r3, #0
 801485c:	73fb      	strb	r3, [r7, #15]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	681b      	ldr	r3, [r3, #0]
 8014862:	699b      	ldr	r3, [r3, #24]
 8014864:	60bb      	str	r3, [r7, #8]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801486c:	b2db      	uxtb	r3, r3
 801486e:	2b01      	cmp	r3, #1
 8014870:	d101      	bne.n	8014876 <HAL_QSPI_Receive_IT+0x26>
 8014872:	2302      	movs	r3, #2
 8014874:	e055      	b.n	8014922 <HAL_QSPI_Receive_IT+0xd2>
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	2201      	movs	r2, #1
 801487a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014884:	b2db      	uxtb	r3, r3
 8014886:	2b01      	cmp	r3, #1
 8014888:	d144      	bne.n	8014914 <HAL_QSPI_Receive_IT+0xc4>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 801488a:	687b      	ldr	r3, [r7, #4]
 801488c:	2200      	movs	r2, #0
 801488e:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8014890:	683b      	ldr	r3, [r7, #0]
 8014892:	2b00      	cmp	r3, #0
 8014894:	d031      	beq.n	80148fa <HAL_QSPI_Receive_IT+0xaa>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	2222      	movs	r2, #34	@ 0x22
 801489a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	691b      	ldr	r3, [r3, #16]
 80148a4:	1c5a      	adds	r2, r3, #1
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80148aa:	687b      	ldr	r3, [r7, #4]
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	691b      	ldr	r3, [r3, #16]
 80148b0:	1c5a      	adds	r2, r3, #1
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	683a      	ldr	r2, [r7, #0]
 80148ba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TE | QSPI_FLAG_TC);
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	681b      	ldr	r3, [r3, #0]
 80148c0:	2203      	movs	r2, #3
 80148c2:	60da      	str	r2, [r3, #12]

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	681b      	ldr	r3, [r3, #0]
 80148c8:	695b      	ldr	r3, [r3, #20]
 80148ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80148d6:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	68ba      	ldr	r2, [r7, #8]
 80148de:	619a      	str	r2, [r3, #24]

      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	2200      	movs	r2, #0
 80148e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Enable the QSPI transfer error, FIFO threshold and transfer complete Interrupts */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE | QSPI_IT_FT | QSPI_IT_TC);
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	681a      	ldr	r2, [r3, #0]
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	f442 22e0 	orr.w	r2, r2, #458752	@ 0x70000
 80148f6:	601a      	str	r2, [r3, #0]
 80148f8:	e012      	b.n	8014920 <HAL_QSPI_Receive_IT+0xd0>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80148fa:	687b      	ldr	r3, [r7, #4]
 80148fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80148fe:	f043 0208 	orr.w	r2, r3, #8
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8014906:	2301      	movs	r3, #1
 8014908:	73fb      	strb	r3, [r7, #15]

      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	2200      	movs	r2, #0
 801490e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014912:	e005      	b.n	8014920 <HAL_QSPI_Receive_IT+0xd0>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014914:	2302      	movs	r3, #2
 8014916:	73fb      	strb	r3, [r7, #15]

    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	2200      	movs	r2, #0
 801491c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8014920:	7bfb      	ldrb	r3, [r7, #15]
}
 8014922:	4618      	mov	r0, r3
 8014924:	3714      	adds	r7, #20
 8014926:	46bd      	mov	sp, r7
 8014928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801492c:	4770      	bx	lr
	...

08014930 <HAL_QSPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData)
{
 8014930:	b590      	push	{r4, r7, lr}
 8014932:	b087      	sub	sp, #28
 8014934:	af02      	add	r7, sp, #8
 8014936:	6078      	str	r0, [r7, #4]
 8014938:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801493a:	2300      	movs	r3, #0
 801493c:	73fb      	strb	r3, [r7, #15]
  uint32_t data_size = (READ_REG(hqspi->Instance->DLR) + 1U);
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	691b      	ldr	r3, [r3, #16]
 8014944:	3301      	adds	r3, #1
 8014946:	60bb      	str	r3, [r7, #8]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801494e:	b2db      	uxtb	r3, r3
 8014950:	2b01      	cmp	r3, #1
 8014952:	d101      	bne.n	8014958 <HAL_QSPI_Transmit_DMA+0x28>
 8014954:	2302      	movs	r3, #2
 8014956:	e0d3      	b.n	8014b00 <HAL_QSPI_Transmit_DMA+0x1d0>
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	2201      	movs	r2, #1
 801495c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014966:	b2db      	uxtb	r3, r3
 8014968:	2b01      	cmp	r3, #1
 801496a:	f040 80c2 	bne.w	8014af2 <HAL_QSPI_Transmit_DMA+0x1c2>
  {
    /* Clear the error code */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	2200      	movs	r2, #0
 8014972:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8014974:	683b      	ldr	r3, [r7, #0]
 8014976:	2b00      	cmp	r3, #0
 8014978:	f000 80ae 	beq.w	8014ad8 <HAL_QSPI_Transmit_DMA+0x1a8>
    {
      /* Configure counters of the handle */
      hqspi->TxXferCount = data_size;
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	68ba      	ldr	r2, [r7, #8]
 8014980:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	2212      	movs	r2, #18
 8014986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, (QSPI_FLAG_TE | QSPI_FLAG_TC));
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	2203      	movs	r2, #3
 8014990:	60da      	str	r2, [r3, #12]

        /* Configure size and pointer of the handle */
        hqspi->TxXferSize = hqspi->TxXferCount;
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	629a      	str	r2, [r3, #40]	@ 0x28
        hqspi->pTxBuffPtr = pData;
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	683a      	ldr	r2, [r7, #0]
 801499e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Configure QSPI: CCR register with functional mode as indirect write */
        MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	681b      	ldr	r3, [r3, #0]
 80149a4:	695a      	ldr	r2, [r3, #20]
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	681b      	ldr	r3, [r3, #0]
 80149aa:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80149ae:	615a      	str	r2, [r3, #20]

        /* Set the QSPI MDMA transfer complete callback */
        hqspi->hmdma->XferCpltCallback = QSPI_DMATxCplt;
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149b4:	4a54      	ldr	r2, [pc, #336]	@ (8014b08 <HAL_QSPI_Transmit_DMA+0x1d8>)
 80149b6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the MDMA error callback */
        hqspi->hmdma->XferErrorCallback = QSPI_DMAError;
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149bc:	4a53      	ldr	r2, [pc, #332]	@ (8014b0c <HAL_QSPI_Transmit_DMA+0x1dc>)
 80149be:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear the MDMA abort callback */
        hqspi->hmdma->XferAbortCallback = NULL;
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149c4:	2200      	movs	r2, #0
 80149c6:	659a      	str	r2, [r3, #88]	@ 0x58

        /* In Transmit mode , the MDMA destination is the QSPI DR register : Force the MDMA Destination Increment to disable */
        MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) ,MDMA_DEST_INC_DISABLE);
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149cc:	681b      	ldr	r3, [r3, #0]
 80149ce:	6919      	ldr	r1, [r3, #16]
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149d4:	681a      	ldr	r2, [r3, #0]
 80149d6:	4b4e      	ldr	r3, [pc, #312]	@ (8014b10 <HAL_QSPI_Transmit_DMA+0x1e0>)
 80149d8:	400b      	ands	r3, r1
 80149da:	6113      	str	r3, [r2, #16]

        /* Update MDMA configuration with the correct SourceInc field for Write operation */
        if (hqspi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_BYTE)
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149e0:	69db      	ldr	r3, [r3, #28]
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d10c      	bne.n	8014a00 <HAL_QSPI_Transmit_DMA+0xd0>
        {
          MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_BYTE);
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80149ea:	681b      	ldr	r3, [r3, #0]
 80149ec:	691a      	ldr	r2, [r3, #16]
 80149ee:	4b49      	ldr	r3, [pc, #292]	@ (8014b14 <HAL_QSPI_Transmit_DMA+0x1e4>)
 80149f0:	4013      	ands	r3, r2
 80149f2:	687a      	ldr	r2, [r7, #4]
 80149f4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80149f6:	6812      	ldr	r2, [r2, #0]
 80149f8:	f043 0302 	orr.w	r3, r3, #2
 80149fc:	6113      	str	r3, [r2, #16]
 80149fe:	e02c      	b.n	8014a5a <HAL_QSPI_Transmit_DMA+0x12a>
        }
        else if (hqspi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_HALFWORD)
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014a04:	69db      	ldr	r3, [r3, #28]
 8014a06:	2b10      	cmp	r3, #16
 8014a08:	d10c      	bne.n	8014a24 <HAL_QSPI_Transmit_DMA+0xf4>
        {
          MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_HALFWORD);
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014a0e:	681b      	ldr	r3, [r3, #0]
 8014a10:	691a      	ldr	r2, [r3, #16]
 8014a12:	4b40      	ldr	r3, [pc, #256]	@ (8014b14 <HAL_QSPI_Transmit_DMA+0x1e4>)
 8014a14:	4013      	ands	r3, r2
 8014a16:	687a      	ldr	r2, [r7, #4]
 8014a18:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8014a1a:	6812      	ldr	r2, [r2, #0]
 8014a1c:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8014a20:	6113      	str	r3, [r2, #16]
 8014a22:	e01a      	b.n	8014a5a <HAL_QSPI_Transmit_DMA+0x12a>
        }
        else if (hqspi->hmdma->Init.SourceDataSize == MDMA_SRC_DATASIZE_WORD)
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014a28:	69db      	ldr	r3, [r3, #28]
 8014a2a:	2b20      	cmp	r3, #32
 8014a2c:	d10d      	bne.n	8014a4a <HAL_QSPI_Transmit_DMA+0x11a>
        {
          MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_WORD);
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014a32:	681b      	ldr	r3, [r3, #0]
 8014a34:	691b      	ldr	r3, [r3, #16]
 8014a36:	4a37      	ldr	r2, [pc, #220]	@ (8014b14 <HAL_QSPI_Transmit_DMA+0x1e4>)
 8014a38:	401a      	ands	r2, r3
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014a3e:	6819      	ldr	r1, [r3, #0]
 8014a40:	f240 2302 	movw	r3, #514	@ 0x202
 8014a44:	4313      	orrs	r3, r2
 8014a46:	610b      	str	r3, [r1, #16]
 8014a48:	e007      	b.n	8014a5a <HAL_QSPI_Transmit_DMA+0x12a>
        }
        else
        {
          /* in case of incorrect source data size */
          hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014a4e:	f043 0204 	orr.w	r2, r3, #4
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	645a      	str	r2, [r3, #68]	@ 0x44
          status = HAL_ERROR;
 8014a56:	2301      	movs	r3, #1
 8014a58:	73fb      	strb	r3, [r7, #15]
        }

        /* Enable the QSPI transfer error Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE);
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	681b      	ldr	r3, [r3, #0]
 8014a5e:	681a      	ldr	r2, [r3, #0]
 8014a60:	687b      	ldr	r3, [r7, #4]
 8014a62:	681b      	ldr	r3, [r3, #0]
 8014a64:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8014a68:	601a      	str	r2, [r3, #0]

        /* Use DMAEN bit with no impact on H7 HW to record MDMA transfer request */
        SET_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	681b      	ldr	r3, [r3, #0]
 8014a6e:	681a      	ldr	r2, [r3, #0]
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	681b      	ldr	r3, [r3, #0]
 8014a74:	f042 0204 	orr.w	r2, r2, #4
 8014a78:	601a      	str	r2, [r3, #0]


        /* Enable the QSPI transmit MDMA */
        if (HAL_MDMA_Start_IT(hqspi->hmdma, (uint32_t)pData, (uint32_t)&hqspi->Instance->DR, hqspi->TxXferSize, 1) == HAL_OK)
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014a7e:	6839      	ldr	r1, [r7, #0]
 8014a80:	687b      	ldr	r3, [r7, #4]
 8014a82:	681b      	ldr	r3, [r3, #0]
 8014a84:	3320      	adds	r3, #32
 8014a86:	461c      	mov	r4, r3
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014a8c:	2201      	movs	r2, #1
 8014a8e:	9200      	str	r2, [sp, #0]
 8014a90:	4622      	mov	r2, r4
 8014a92:	f7fd fe9a 	bl	80127ca <HAL_MDMA_Start_IT>
 8014a96:	4603      	mov	r3, r0
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d104      	bne.n	8014aa6 <HAL_QSPI_Transmit_DMA+0x176>
        {
          /* Process unlocked */
          __HAL_UNLOCK(hqspi);
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	2200      	movs	r2, #0
 8014aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014aa4:	e02b      	b.n	8014afe <HAL_QSPI_Transmit_DMA+0x1ce>
        }
        else
        {
          /* Clear DMAEN bit with no impact on H7 HW to cancel MDMA transfer request */
          CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	681a      	ldr	r2, [r3, #0]
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	f022 0204 	bic.w	r2, r2, #4
 8014ab4:	601a      	str	r2, [r3, #0]

          status = HAL_ERROR;
 8014ab6:	2301      	movs	r3, #1
 8014ab8:	73fb      	strb	r3, [r7, #15]
          hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014abe:	f043 0204 	orr.w	r2, r3, #4
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	645a      	str	r2, [r3, #68]	@ 0x44
          hqspi->State = HAL_QSPI_STATE_READY;
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	2201      	movs	r2, #1
 8014aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process unlocked */
          __HAL_UNLOCK(hqspi);
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	2200      	movs	r2, #0
 8014ad2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014ad6:	e012      	b.n	8014afe <HAL_QSPI_Transmit_DMA+0x1ce>
        }
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014adc:	f043 0208 	orr.w	r2, r3, #8
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8014ae4:	2301      	movs	r3, #1
 8014ae6:	73fb      	strb	r3, [r7, #15]

      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	2200      	movs	r2, #0
 8014aec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014af0:	e005      	b.n	8014afe <HAL_QSPI_Transmit_DMA+0x1ce>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014af2:	2302      	movs	r3, #2
 8014af4:	73fb      	strb	r3, [r7, #15]

    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	2200      	movs	r2, #0
 8014afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8014afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b00:	4618      	mov	r0, r3
 8014b02:	3714      	adds	r7, #20
 8014b04:	46bd      	mov	sp, r7
 8014b06:	bd90      	pop	{r4, r7, pc}
 8014b08:	08015391 	.word	0x08015391
 8014b0c:	080153c1 	.word	0x080153c1
 8014b10:	fffff3f3 	.word	0xfffff3f3
 8014b14:	fffffcfc 	.word	0xfffffcfc

08014b18 <HAL_QSPI_Receive_DMA>:
  * @param  pData pointer to data buffer.
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData)
{
 8014b18:	b590      	push	{r4, r7, lr}
 8014b1a:	b089      	sub	sp, #36	@ 0x24
 8014b1c:	af02      	add	r7, sp, #8
 8014b1e:	6078      	str	r0, [r7, #4]
 8014b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8014b22:	2300      	movs	r3, #0
 8014b24:	75fb      	strb	r3, [r7, #23]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	699b      	ldr	r3, [r3, #24]
 8014b2c:	613b      	str	r3, [r7, #16]
  uint32_t data_size = (READ_REG(hqspi->Instance->DLR) + 1U);
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	681b      	ldr	r3, [r3, #0]
 8014b32:	691b      	ldr	r3, [r3, #16]
 8014b34:	3301      	adds	r3, #1
 8014b36:	60fb      	str	r3, [r7, #12]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014b3e:	b2db      	uxtb	r3, r3
 8014b40:	2b01      	cmp	r3, #1
 8014b42:	d101      	bne.n	8014b48 <HAL_QSPI_Receive_DMA+0x30>
 8014b44:	2302      	movs	r3, #2
 8014b46:	e0d9      	b.n	8014cfc <HAL_QSPI_Receive_DMA+0x1e4>
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	2201      	movs	r2, #1
 8014b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014b56:	b2db      	uxtb	r3, r3
 8014b58:	2b01      	cmp	r3, #1
 8014b5a:	f040 80c8 	bne.w	8014cee <HAL_QSPI_Receive_DMA+0x1d6>
  {
    /* Clear the error code */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	2200      	movs	r2, #0
 8014b62:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8014b64:	683b      	ldr	r3, [r7, #0]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	f000 80b4 	beq.w	8014cd4 <HAL_QSPI_Receive_DMA+0x1bc>
    {
      /* Configure counters of the handle */
      hqspi->RxXferCount = data_size;
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	68fa      	ldr	r2, [r7, #12]
 8014b70:	639a      	str	r2, [r3, #56]	@ 0x38
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	2222      	movs	r2, #34	@ 0x22
 8014b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, (QSPI_FLAG_TE | QSPI_FLAG_TC));
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	681b      	ldr	r3, [r3, #0]
 8014b7e:	2203      	movs	r2, #3
 8014b80:	60da      	str	r2, [r3, #12]

        /* Configure size and pointer of the handle */
        hqspi->RxXferSize = hqspi->RxXferCount;
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014b86:	687b      	ldr	r3, [r7, #4]
 8014b88:	635a      	str	r2, [r3, #52]	@ 0x34
        hqspi->pRxBuffPtr = pData;
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	683a      	ldr	r2, [r7, #0]
 8014b8e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the QSPI MDMA transfer complete callback */
        hqspi->hmdma->XferCpltCallback = QSPI_DMARxCplt;
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014b94:	4a5b      	ldr	r2, [pc, #364]	@ (8014d04 <HAL_QSPI_Receive_DMA+0x1ec>)
 8014b96:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the MDMA error callback */
        hqspi->hmdma->XferErrorCallback = QSPI_DMAError;
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014b9c:	4a5a      	ldr	r2, [pc, #360]	@ (8014d08 <HAL_QSPI_Receive_DMA+0x1f0>)
 8014b9e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Clear the MDMA abort callback */
        hqspi->hmdma->XferAbortCallback = NULL;
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014ba4:	2200      	movs	r2, #0
 8014ba6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* In Receive mode , the MDMA source is the QSPI DR register : Force the MDMA Source Increment to disable */
      MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_SINC | MDMA_CTCR_SINCOS) , MDMA_SRC_INC_DISABLE);
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	6919      	ldr	r1, [r3, #16]
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bb4:	681a      	ldr	r2, [r3, #0]
 8014bb6:	4b55      	ldr	r3, [pc, #340]	@ (8014d0c <HAL_QSPI_Receive_DMA+0x1f4>)
 8014bb8:	400b      	ands	r3, r1
 8014bba:	6113      	str	r3, [r2, #16]

      /* Update MDMA configuration with the correct DestinationInc field for read operation */
      if (hqspi->hmdma->Init.DestDataSize == MDMA_DEST_DATASIZE_BYTE)
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bc0:	6a1b      	ldr	r3, [r3, #32]
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d10c      	bne.n	8014be0 <HAL_QSPI_Receive_DMA+0xc8>
      {
        MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) , MDMA_DEST_INC_BYTE);
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bca:	681b      	ldr	r3, [r3, #0]
 8014bcc:	691a      	ldr	r2, [r3, #16]
 8014bce:	4b50      	ldr	r3, [pc, #320]	@ (8014d10 <HAL_QSPI_Receive_DMA+0x1f8>)
 8014bd0:	4013      	ands	r3, r2
 8014bd2:	687a      	ldr	r2, [r7, #4]
 8014bd4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8014bd6:	6812      	ldr	r2, [r2, #0]
 8014bd8:	f043 0308 	orr.w	r3, r3, #8
 8014bdc:	6113      	str	r3, [r2, #16]
 8014bde:	e02c      	b.n	8014c3a <HAL_QSPI_Receive_DMA+0x122>
      }
      else if (hqspi->hmdma->Init.DestDataSize == MDMA_DEST_DATASIZE_HALFWORD)
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014be4:	6a1b      	ldr	r3, [r3, #32]
 8014be6:	2b40      	cmp	r3, #64	@ 0x40
 8014be8:	d10c      	bne.n	8014c04 <HAL_QSPI_Receive_DMA+0xec>
      {
        MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) , MDMA_DEST_INC_HALFWORD);
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	691a      	ldr	r2, [r3, #16]
 8014bf2:	4b47      	ldr	r3, [pc, #284]	@ (8014d10 <HAL_QSPI_Receive_DMA+0x1f8>)
 8014bf4:	4013      	ands	r3, r2
 8014bf6:	687a      	ldr	r2, [r7, #4]
 8014bf8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8014bfa:	6812      	ldr	r2, [r2, #0]
 8014bfc:	f443 6381 	orr.w	r3, r3, #1032	@ 0x408
 8014c00:	6113      	str	r3, [r2, #16]
 8014c02:	e01a      	b.n	8014c3a <HAL_QSPI_Receive_DMA+0x122>
      }
      else if (hqspi->hmdma->Init.DestDataSize == MDMA_DEST_DATASIZE_WORD)
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014c08:	6a1b      	ldr	r3, [r3, #32]
 8014c0a:	2b80      	cmp	r3, #128	@ 0x80
 8014c0c:	d10d      	bne.n	8014c2a <HAL_QSPI_Receive_DMA+0x112>
      {
        MODIFY_REG(hqspi->hmdma->Instance->CTCR, (MDMA_CTCR_DINC | MDMA_CTCR_DINCOS) , MDMA_DEST_INC_WORD);
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014c12:	681b      	ldr	r3, [r3, #0]
 8014c14:	691b      	ldr	r3, [r3, #16]
 8014c16:	4a3e      	ldr	r2, [pc, #248]	@ (8014d10 <HAL_QSPI_Receive_DMA+0x1f8>)
 8014c18:	401a      	ands	r2, r3
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014c1e:	6819      	ldr	r1, [r3, #0]
 8014c20:	f640 0308 	movw	r3, #2056	@ 0x808
 8014c24:	4313      	orrs	r3, r2
 8014c26:	610b      	str	r3, [r1, #16]
 8014c28:	e007      	b.n	8014c3a <HAL_QSPI_Receive_DMA+0x122>
      }
      else
      {
       /* in case of incorrect destination data size */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014c2e:	f043 0204 	orr.w	r2, r3, #4
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	645a      	str	r2, [r3, #68]	@ 0x44
        status = HAL_ERROR;
 8014c36:	2301      	movs	r3, #1
 8014c38:	75fb      	strb	r3, [r7, #23]
      }
          /* Configure QSPI: CCR register with functional as indirect read */
          MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8014c3a:	687b      	ldr	r3, [r7, #4]
 8014c3c:	681b      	ldr	r3, [r3, #0]
 8014c3e:	695b      	ldr	r3, [r3, #20]
 8014c40:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8014c4c:	615a      	str	r2, [r3, #20]

          /* Start the transfer by re-writing the address in AR register */
          WRITE_REG(hqspi->Instance->AR, addr_reg);
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	681b      	ldr	r3, [r3, #0]
 8014c52:	693a      	ldr	r2, [r7, #16]
 8014c54:	619a      	str	r2, [r3, #24]

        /* Enable the QSPI transfer error Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE);
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	681b      	ldr	r3, [r3, #0]
 8014c5a:	681a      	ldr	r2, [r3, #0]
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8014c64:	601a      	str	r2, [r3, #0]

        /* Use DMAEN bit with no impact on H7 HW to record MDMA transfer request */
        SET_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	681a      	ldr	r2, [r3, #0]
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	681b      	ldr	r3, [r3, #0]
 8014c70:	f042 0204 	orr.w	r2, r2, #4
 8014c74:	601a      	str	r2, [r3, #0]

        /* Enable the MDMA */
        if (HAL_MDMA_Start_IT(hqspi->hmdma, (uint32_t)&hqspi->Instance->DR, (uint32_t)pData, hqspi->RxXferSize, 1) == HAL_OK)
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	681b      	ldr	r3, [r3, #0]
 8014c7e:	3320      	adds	r3, #32
 8014c80:	461c      	mov	r4, r3
 8014c82:	683a      	ldr	r2, [r7, #0]
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014c88:	2101      	movs	r1, #1
 8014c8a:	9100      	str	r1, [sp, #0]
 8014c8c:	4621      	mov	r1, r4
 8014c8e:	f7fd fd9c 	bl	80127ca <HAL_MDMA_Start_IT>
 8014c92:	4603      	mov	r3, r0
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d104      	bne.n	8014ca2 <HAL_QSPI_Receive_DMA+0x18a>
        {
          /* Process unlocked */
          __HAL_UNLOCK(hqspi);
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	2200      	movs	r2, #0
 8014c9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014ca0:	e02b      	b.n	8014cfa <HAL_QSPI_Receive_DMA+0x1e2>
        }
        else
        {
          /* Clear DMAEN bit with no impact on H7 HW to cancel MDMA transfer request */
          CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	681b      	ldr	r3, [r3, #0]
 8014ca6:	681a      	ldr	r2, [r3, #0]
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	f022 0204 	bic.w	r2, r2, #4
 8014cb0:	601a      	str	r2, [r3, #0]

          status = HAL_ERROR;
 8014cb2:	2301      	movs	r3, #1
 8014cb4:	75fb      	strb	r3, [r7, #23]
          hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014cba:	f043 0204 	orr.w	r2, r3, #4
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	645a      	str	r2, [r3, #68]	@ 0x44
          hqspi->State = HAL_QSPI_STATE_READY;
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	2201      	movs	r2, #1
 8014cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process unlocked */
          __HAL_UNLOCK(hqspi);
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	2200      	movs	r2, #0
 8014cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014cd2:	e012      	b.n	8014cfa <HAL_QSPI_Receive_DMA+0x1e2>
        }
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014cd8:	f043 0208 	orr.w	r2, r3, #8
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8014ce0:	2301      	movs	r3, #1
 8014ce2:	75fb      	strb	r3, [r7, #23]

      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	2200      	movs	r2, #0
 8014ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014cec:	e005      	b.n	8014cfa <HAL_QSPI_Receive_DMA+0x1e2>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014cee:	2302      	movs	r3, #2
 8014cf0:	75fb      	strb	r3, [r7, #23]

    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	2200      	movs	r2, #0
 8014cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8014cfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8014cfc:	4618      	mov	r0, r3
 8014cfe:	371c      	adds	r7, #28
 8014d00:	46bd      	mov	sp, r7
 8014d02:	bd90      	pop	{r4, r7, pc}
 8014d04:	08015361 	.word	0x08015361
 8014d08:	080153c1 	.word	0x080153c1
 8014d0c:	fffffcfc 	.word	0xfffffcfc
 8014d10:	fffff3f3 	.word	0xfffff3f3

08014d14 <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8014d14:	b580      	push	{r7, lr}
 8014d16:	b088      	sub	sp, #32
 8014d18:	af02      	add	r7, sp, #8
 8014d1a:	60f8      	str	r0, [r7, #12]
 8014d1c:	60b9      	str	r1, [r7, #8]
 8014d1e:	607a      	str	r2, [r7, #4]
 8014d20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8014d22:	f7ee febb 	bl	8003a9c <HAL_GetTick>
 8014d26:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014d2e:	b2db      	uxtb	r3, r3
 8014d30:	2b01      	cmp	r3, #1
 8014d32:	d101      	bne.n	8014d38 <HAL_QSPI_AutoPolling+0x24>
 8014d34:	2302      	movs	r3, #2
 8014d36:	e060      	b.n	8014dfa <HAL_QSPI_AutoPolling+0xe6>
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	2201      	movs	r2, #1
 8014d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8014d40:	68fb      	ldr	r3, [r7, #12]
 8014d42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014d46:	b2db      	uxtb	r3, r3
 8014d48:	2b01      	cmp	r3, #1
 8014d4a:	d14f      	bne.n	8014dec <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	2200      	movs	r2, #0
 8014d50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8014d52:	68fb      	ldr	r3, [r7, #12]
 8014d54:	2242      	movs	r2, #66	@ 0x42
 8014d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8014d5a:	683b      	ldr	r3, [r7, #0]
 8014d5c:	9300      	str	r3, [sp, #0]
 8014d5e:	693b      	ldr	r3, [r7, #16]
 8014d60:	2200      	movs	r2, #0
 8014d62:	2120      	movs	r1, #32
 8014d64:	68f8      	ldr	r0, [r7, #12]
 8014d66:	f000 fb80 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8014d6a:	4603      	mov	r3, r0
 8014d6c:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8014d6e:	7dfb      	ldrb	r3, [r7, #23]
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d13d      	bne.n	8014df0 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8014d74:	68fb      	ldr	r3, [r7, #12]
 8014d76:	681b      	ldr	r3, [r3, #0]
 8014d78:	687a      	ldr	r2, [r7, #4]
 8014d7a:	6812      	ldr	r2, [r2, #0]
 8014d7c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	681b      	ldr	r3, [r3, #0]
 8014d82:	687a      	ldr	r2, [r7, #4]
 8014d84:	6852      	ldr	r2, [r2, #4]
 8014d86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	687a      	ldr	r2, [r7, #4]
 8014d8e:	6892      	ldr	r2, [r2, #8]
 8014d90:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8014d92:	68fb      	ldr	r3, [r7, #12]
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	681b      	ldr	r3, [r3, #0]
 8014d98:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	691b      	ldr	r3, [r3, #16]
 8014da0:	431a      	orrs	r2, r3
 8014da2:	68fb      	ldr	r3, [r7, #12]
 8014da4:	681b      	ldr	r3, [r3, #0]
 8014da6:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8014daa:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	68da      	ldr	r2, [r3, #12]
 8014db0:	68bb      	ldr	r3, [r7, #8]
 8014db2:	629a      	str	r2, [r3, #40]	@ 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8014db4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8014db8:	68b9      	ldr	r1, [r7, #8]
 8014dba:	68f8      	ldr	r0, [r7, #12]
 8014dbc:	f000 fb8c 	bl	80154d8 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8014dc0:	683b      	ldr	r3, [r7, #0]
 8014dc2:	9300      	str	r3, [sp, #0]
 8014dc4:	693b      	ldr	r3, [r7, #16]
 8014dc6:	2201      	movs	r2, #1
 8014dc8:	2108      	movs	r1, #8
 8014dca:	68f8      	ldr	r0, [r7, #12]
 8014dcc:	f000 fb4d 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8014dd0:	4603      	mov	r3, r0
 8014dd2:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8014dd4:	7dfb      	ldrb	r3, [r7, #23]
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d10a      	bne.n	8014df0 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	2208      	movs	r2, #8
 8014de0:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8014de2:	68fb      	ldr	r3, [r7, #12]
 8014de4:	2201      	movs	r2, #1
 8014de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8014dea:	e001      	b.n	8014df0 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8014dec:	2302      	movs	r3, #2
 8014dee:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	2200      	movs	r2, #0
 8014df4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8014df8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014dfa:	4618      	mov	r0, r3
 8014dfc:	3718      	adds	r7, #24
 8014dfe:	46bd      	mov	sp, r7
 8014e00:	bd80      	pop	{r7, pc}

08014e02 <HAL_QSPI_AutoPolling_IT>:
  * @param  cfg structure that contains the polling configuration information.
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg)
{
 8014e02:	b580      	push	{r7, lr}
 8014e04:	b088      	sub	sp, #32
 8014e06:	af02      	add	r7, sp, #8
 8014e08:	60f8      	str	r0, [r7, #12]
 8014e0a:	60b9      	str	r1, [r7, #8]
 8014e0c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8014e0e:	f7ee fe45 	bl	8003a9c <HAL_GetTick>
 8014e12:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  assert_param(IS_QSPI_AUTOMATIC_STOP(cfg->AutomaticStop));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014e14:	68fb      	ldr	r3, [r7, #12]
 8014e16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014e1a:	b2db      	uxtb	r3, r3
 8014e1c:	2b01      	cmp	r3, #1
 8014e1e:	d101      	bne.n	8014e24 <HAL_QSPI_AutoPolling_IT+0x22>
 8014e20:	2302      	movs	r3, #2
 8014e22:	e062      	b.n	8014eea <HAL_QSPI_AutoPolling_IT+0xe8>
 8014e24:	68fb      	ldr	r3, [r7, #12]
 8014e26:	2201      	movs	r2, #1
 8014e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014e32:	b2db      	uxtb	r3, r3
 8014e34:	2b01      	cmp	r3, #1
 8014e36:	d151      	bne.n	8014edc <HAL_QSPI_AutoPolling_IT+0xda>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8014e38:	68fb      	ldr	r3, [r7, #12]
 8014e3a:	2200      	movs	r2, #0
 8014e3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8014e3e:	68fb      	ldr	r3, [r7, #12]
 8014e40:	2242      	movs	r2, #66	@ 0x42
 8014e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014e4a:	9300      	str	r3, [sp, #0]
 8014e4c:	693b      	ldr	r3, [r7, #16]
 8014e4e:	2200      	movs	r2, #0
 8014e50:	2120      	movs	r1, #32
 8014e52:	68f8      	ldr	r0, [r7, #12]
 8014e54:	f000 fb09 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8014e58:	4603      	mov	r3, r0
 8014e5a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8014e5c:	7dfb      	ldrb	r3, [r7, #23]
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d137      	bne.n	8014ed2 <HAL_QSPI_AutoPolling_IT+0xd0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	681b      	ldr	r3, [r3, #0]
 8014e66:	687a      	ldr	r2, [r7, #4]
 8014e68:	6812      	ldr	r2, [r2, #0]
 8014e6a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8014e6c:	68fb      	ldr	r3, [r7, #12]
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	687a      	ldr	r2, [r7, #4]
 8014e72:	6852      	ldr	r2, [r2, #4]
 8014e74:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8014e76:	68fb      	ldr	r3, [r7, #12]
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	687a      	ldr	r2, [r7, #4]
 8014e7c:	6892      	ldr	r2, [r2, #8]
 8014e7e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop mode */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8014e80:	68fb      	ldr	r3, [r7, #12]
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	691a      	ldr	r2, [r3, #16]
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	695b      	ldr	r3, [r3, #20]
 8014e92:	431a      	orrs	r2, r3
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	681b      	ldr	r3, [r3, #0]
 8014e98:	430a      	orrs	r2, r1
 8014e9a:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | cfg->AutomaticStop));

      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TE | QSPI_FLAG_SM);
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	2209      	movs	r2, #9
 8014ea2:	60da      	str	r2, [r3, #12]

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	68da      	ldr	r2, [r3, #12]
 8014ea8:	68bb      	ldr	r3, [r7, #8]
 8014eaa:	629a      	str	r2, [r3, #40]	@ 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8014eac:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8014eb0:	68b9      	ldr	r1, [r7, #8]
 8014eb2:	68f8      	ldr	r0, [r7, #12]
 8014eb4:	f000 fb10 	bl	80154d8 <QSPI_Config>

      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 8014eb8:	68fb      	ldr	r3, [r7, #12]
 8014eba:	2200      	movs	r2, #0
 8014ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Enable the QSPI Transfer Error and status match Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8014ec0:	68fb      	ldr	r3, [r7, #12]
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	681a      	ldr	r2, [r3, #0]
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	681b      	ldr	r3, [r3, #0]
 8014eca:	f442 2210 	orr.w	r2, r2, #589824	@ 0x90000
 8014ece:	601a      	str	r2, [r3, #0]
 8014ed0:	e00a      	b.n	8014ee8 <HAL_QSPI_AutoPolling_IT+0xe6>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hqspi);
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	2200      	movs	r2, #0
 8014ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8014eda:	e005      	b.n	8014ee8 <HAL_QSPI_AutoPolling_IT+0xe6>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014edc:	2302      	movs	r3, #2
 8014ede:	75fb      	strb	r3, [r7, #23]

    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8014ee0:	68fb      	ldr	r3, [r7, #12]
 8014ee2:	2200      	movs	r2, #0
 8014ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  /* Return function status */
  return status;
 8014ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014eea:	4618      	mov	r0, r3
 8014eec:	3718      	adds	r7, #24
 8014eee:	46bd      	mov	sp, r7
 8014ef0:	bd80      	pop	{r7, pc}

08014ef2 <HAL_QSPI_MemoryMapped>:
  * @param  cfg structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 8014ef2:	b580      	push	{r7, lr}
 8014ef4:	b088      	sub	sp, #32
 8014ef6:	af02      	add	r7, sp, #8
 8014ef8:	60f8      	str	r0, [r7, #12]
 8014efa:	60b9      	str	r1, [r7, #8]
 8014efc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8014efe:	f7ee fdcd 	bl	8003a9c <HAL_GetTick>
 8014f02:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014f0a:	b2db      	uxtb	r3, r3
 8014f0c:	2b01      	cmp	r3, #1
 8014f0e:	d101      	bne.n	8014f14 <HAL_QSPI_MemoryMapped+0x22>
 8014f10:	2302      	movs	r3, #2
 8014f12:	e04c      	b.n	8014fae <HAL_QSPI_MemoryMapped+0xbc>
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	2201      	movs	r2, #1
 8014f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8014f1c:	68fb      	ldr	r3, [r7, #12]
 8014f1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014f22:	b2db      	uxtb	r3, r3
 8014f24:	2b01      	cmp	r3, #1
 8014f26:	d13b      	bne.n	8014fa0 <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8014f28:	68fb      	ldr	r3, [r7, #12]
 8014f2a:	2200      	movs	r2, #0
 8014f2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	2282      	movs	r2, #130	@ 0x82
 8014f32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8014f36:	68fb      	ldr	r3, [r7, #12]
 8014f38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014f3a:	9300      	str	r3, [sp, #0]
 8014f3c:	693b      	ldr	r3, [r7, #16]
 8014f3e:	2200      	movs	r2, #0
 8014f40:	2120      	movs	r1, #32
 8014f42:	68f8      	ldr	r0, [r7, #12]
 8014f44:	f000 fa91 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8014f48:	4603      	mov	r3, r0
 8014f4a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8014f4c:	7dfb      	ldrb	r3, [r7, #23]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d128      	bne.n	8014fa4 <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	f023 0108 	bic.w	r1, r3, #8
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	685a      	ldr	r2, [r3, #4]
 8014f60:	68fb      	ldr	r3, [r7, #12]
 8014f62:	681b      	ldr	r3, [r3, #0]
 8014f64:	430a      	orrs	r2, r1
 8014f66:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	685b      	ldr	r3, [r3, #4]
 8014f6c:	2b08      	cmp	r3, #8
 8014f6e:	d110      	bne.n	8014f92 <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	681b      	ldr	r3, [r3, #0]
 8014f74:	687a      	ldr	r2, [r7, #4]
 8014f76:	6812      	ldr	r2, [r2, #0]
 8014f78:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	2210      	movs	r2, #16
 8014f80:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 8014f82:	68fb      	ldr	r3, [r7, #12]
 8014f84:	681b      	ldr	r3, [r3, #0]
 8014f86:	681a      	ldr	r2, [r3, #0]
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	681b      	ldr	r3, [r3, #0]
 8014f8c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8014f90:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 8014f92:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8014f96:	68b9      	ldr	r1, [r7, #8]
 8014f98:	68f8      	ldr	r0, [r7, #12]
 8014f9a:	f000 fa9d 	bl	80154d8 <QSPI_Config>
 8014f9e:	e001      	b.n	8014fa4 <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 8014fa0:	2302      	movs	r3, #2
 8014fa2:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	2200      	movs	r2, #0
 8014fa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8014fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8014fae:	4618      	mov	r0, r3
 8014fb0:	3718      	adds	r7, #24
 8014fb2:	46bd      	mov	sp, r7
 8014fb4:	bd80      	pop	{r7, pc}

08014fb6 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8014fb6:	b480      	push	{r7}
 8014fb8:	b083      	sub	sp, #12
 8014fba:	af00      	add	r7, sp, #0
 8014fbc:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 8014fbe:	bf00      	nop
 8014fc0:	370c      	adds	r7, #12
 8014fc2:	46bd      	mov	sp, r7
 8014fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc8:	4770      	bx	lr

08014fca <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8014fca:	b480      	push	{r7}
 8014fcc:	b083      	sub	sp, #12
 8014fce:	af00      	add	r7, sp, #0
 8014fd0:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8014fd2:	bf00      	nop
 8014fd4:	370c      	adds	r7, #12
 8014fd6:	46bd      	mov	sp, r7
 8014fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fdc:	4770      	bx	lr

08014fde <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8014fde:	b480      	push	{r7}
 8014fe0:	b083      	sub	sp, #12
 8014fe2:	af00      	add	r7, sp, #0
 8014fe4:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 8014fe6:	bf00      	nop
 8014fe8:	370c      	adds	r7, #12
 8014fea:	46bd      	mov	sp, r7
 8014fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ff0:	4770      	bx	lr

08014ff2 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8014ff2:	b480      	push	{r7}
 8014ff4:	b083      	sub	sp, #12
 8014ff6:	af00      	add	r7, sp, #0
 8014ff8:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8014ffa:	bf00      	nop
 8014ffc:	370c      	adds	r7, #12
 8014ffe:	46bd      	mov	sp, r7
 8015000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015004:	4770      	bx	lr

08015006 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8015006:	b480      	push	{r7}
 8015008:	b083      	sub	sp, #12
 801500a:	af00      	add	r7, sp, #0
 801500c:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 801500e:	bf00      	nop
 8015010:	370c      	adds	r7, #12
 8015012:	46bd      	mov	sp, r7
 8015014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015018:	4770      	bx	lr

0801501a <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 801501a:	b480      	push	{r7}
 801501c:	b083      	sub	sp, #12
 801501e:	af00      	add	r7, sp, #0
 8015020:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8015022:	bf00      	nop
 8015024:	370c      	adds	r7, #12
 8015026:	46bd      	mov	sp, r7
 8015028:	f85d 7b04 	ldr.w	r7, [sp], #4
 801502c:	4770      	bx	lr

0801502e <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 801502e:	b480      	push	{r7}
 8015030:	b083      	sub	sp, #12
 8015032:	af00      	add	r7, sp, #0
 8015034:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8015036:	bf00      	nop
 8015038:	370c      	adds	r7, #12
 801503a:	46bd      	mov	sp, r7
 801503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015040:	4770      	bx	lr

08015042 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8015042:	b480      	push	{r7}
 8015044:	b083      	sub	sp, #12
 8015046:	af00      	add	r7, sp, #0
 8015048:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 801504a:	bf00      	nop
 801504c:	370c      	adds	r7, #12
 801504e:	46bd      	mov	sp, r7
 8015050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015054:	4770      	bx	lr

08015056 <HAL_QSPI_GetState>:
  * @brief  Return the QSPI handle state.
  * @param  hqspi QSPI handle
  * @retval HAL state
  */
HAL_QSPI_StateTypeDef HAL_QSPI_GetState(const QSPI_HandleTypeDef *hqspi)
{
 8015056:	b480      	push	{r7}
 8015058:	b083      	sub	sp, #12
 801505a:	af00      	add	r7, sp, #0
 801505c:	6078      	str	r0, [r7, #4]
  /* Return QSPI handle state */
  return hqspi->State;
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015064:	b2db      	uxtb	r3, r3
}
 8015066:	4618      	mov	r0, r3
 8015068:	370c      	adds	r7, #12
 801506a:	46bd      	mov	sp, r7
 801506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015070:	4770      	bx	lr

08015072 <HAL_QSPI_GetError>:
* @brief  Return the QSPI error code.
* @param  hqspi QSPI handle
* @retval QSPI Error Code
*/
uint32_t HAL_QSPI_GetError(const QSPI_HandleTypeDef *hqspi)
{
 8015072:	b480      	push	{r7}
 8015074:	b083      	sub	sp, #12
 8015076:	af00      	add	r7, sp, #0
 8015078:	6078      	str	r0, [r7, #4]
  return hqspi->ErrorCode;
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 801507e:	4618      	mov	r0, r3
 8015080:	370c      	adds	r7, #12
 8015082:	46bd      	mov	sp, r7
 8015084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015088:	4770      	bx	lr

0801508a <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 801508a:	b580      	push	{r7, lr}
 801508c:	b086      	sub	sp, #24
 801508e:	af02      	add	r7, sp, #8
 8015090:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8015092:	2300      	movs	r3, #0
 8015094:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8015096:	f7ee fd01 	bl	8003a9c <HAL_GetTick>
 801509a:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80150a2:	b2db      	uxtb	r3, r3
 80150a4:	f003 0302 	and.w	r3, r3, #2
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	d062      	beq.n	8015172 <HAL_QSPI_Abort+0xe8>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	2200      	movs	r2, #0
 80150b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	681b      	ldr	r3, [r3, #0]
 80150b8:	681b      	ldr	r3, [r3, #0]
 80150ba:	f003 0304 	and.w	r3, r3, #4
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d017      	beq.n	80150f2 <HAL_QSPI_Abort+0x68>
    {
      /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
         but no impact on H7 HW and it minimize the cost in the footprint */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	681b      	ldr	r3, [r3, #0]
 80150c6:	681a      	ldr	r2, [r3, #0]
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	681b      	ldr	r3, [r3, #0]
 80150cc:	f022 0204 	bic.w	r2, r2, #4
 80150d0:	601a      	str	r2, [r3, #0]

      /* Abort MDMA */
      status = HAL_MDMA_Abort(hqspi->hmdma);
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80150d6:	4618      	mov	r0, r3
 80150d8:	f7fd fbf8 	bl	80128cc <HAL_MDMA_Abort>
 80150dc:	4603      	mov	r3, r0
 80150de:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 80150e0:	7bfb      	ldrb	r3, [r7, #15]
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d005      	beq.n	80150f2 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80150ea:	f043 0204 	orr.w	r2, r3, #4
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    if (__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_BUSY) != RESET)
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	681b      	ldr	r3, [r3, #0]
 80150f6:	689b      	ldr	r3, [r3, #8]
 80150f8:	f003 0320 	and.w	r3, r3, #32
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d034      	beq.n	801516a <HAL_QSPI_Abort+0xe0>
    {
      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	681a      	ldr	r2, [r3, #0]
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	681b      	ldr	r3, [r3, #0]
 801510a:	f042 0202 	orr.w	r2, r2, #2
 801510e:	601a      	str	r2, [r3, #0]
      
      /* Wait until TC flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015114:	9300      	str	r3, [sp, #0]
 8015116:	68bb      	ldr	r3, [r7, #8]
 8015118:	2201      	movs	r2, #1
 801511a:	2102      	movs	r1, #2
 801511c:	6878      	ldr	r0, [r7, #4]
 801511e:	f000 f9a4 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8015122:	4603      	mov	r3, r0
 8015124:	73fb      	strb	r3, [r7, #15]
      
      if (status == HAL_OK)
 8015126:	7bfb      	ldrb	r3, [r7, #15]
 8015128:	2b00      	cmp	r3, #0
 801512a:	d10e      	bne.n	801514a <HAL_QSPI_Abort+0xc0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	2202      	movs	r2, #2
 8015132:	60da      	str	r2, [r3, #12]
        
        /* Wait until BUSY flag is reset */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015138:	9300      	str	r3, [sp, #0]
 801513a:	68bb      	ldr	r3, [r7, #8]
 801513c:	2200      	movs	r2, #0
 801513e:	2120      	movs	r1, #32
 8015140:	6878      	ldr	r0, [r7, #4]
 8015142:	f000 f992 	bl	801546a <QSPI_WaitFlagStateUntilTimeout>
 8015146:	4603      	mov	r3, r0
 8015148:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 801514a:	7bfb      	ldrb	r3, [r7, #15]
 801514c:	2b00      	cmp	r3, #0
 801514e:	d110      	bne.n	8015172 <HAL_QSPI_Abort+0xe8>
      {
        /* Reset functional mode configuration to indirect write mode by default */
        CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	681b      	ldr	r3, [r3, #0]
 8015154:	695a      	ldr	r2, [r3, #20]
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	681b      	ldr	r3, [r3, #0]
 801515a:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 801515e:	615a      	str	r2, [r3, #20]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	2201      	movs	r2, #1
 8015164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8015168:	e003      	b.n	8015172 <HAL_QSPI_Abort+0xe8>
      }
    }
    else
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	2201      	movs	r2, #1
 801516e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    }
  }

  return status;
 8015172:	7bfb      	ldrb	r3, [r7, #15]
}
 8015174:	4618      	mov	r0, r3
 8015176:	3710      	adds	r7, #16
 8015178:	46bd      	mov	sp, r7
 801517a:	bd80      	pop	{r7, pc}

0801517c <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 801517c:	b580      	push	{r7, lr}
 801517e:	b084      	sub	sp, #16
 8015180:	af00      	add	r7, sp, #0
 8015182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8015184:	2300      	movs	r3, #0
 8015186:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801518e:	b2db      	uxtb	r3, r3
 8015190:	f003 0302 	and.w	r3, r3, #2
 8015194:	2b00      	cmp	r3, #0
 8015196:	d052      	beq.n	801523e <HAL_QSPI_Abort_IT+0xc2>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8015198:	687b      	ldr	r3, [r7, #4]
 801519a:	2200      	movs	r2, #0
 801519c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	2208      	movs	r2, #8
 80151a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	681a      	ldr	r2, [r3, #0]
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 80151b6:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	681b      	ldr	r3, [r3, #0]
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	f003 0304 	and.w	r3, r3, #4
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	d01b      	beq.n	80151fe <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
         but no impact on H7 HW and it minimize the cost in the footprint */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	681a      	ldr	r2, [r3, #0]
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	f022 0204 	bic.w	r2, r2, #4
 80151d4:	601a      	str	r2, [r3, #0]

      /* Abort MDMA channel */
      hqspi->hmdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80151d6:	687b      	ldr	r3, [r7, #4]
 80151d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80151da:	4a1b      	ldr	r2, [pc, #108]	@ (8015248 <HAL_QSPI_Abort_IT+0xcc>)
 80151dc:	659a      	str	r2, [r3, #88]	@ 0x58
      if (HAL_MDMA_Abort_IT(hqspi->hmdma) != HAL_OK)
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80151e2:	4618      	mov	r0, r3
 80151e4:	f7fd fbcd 	bl	8012982 <HAL_MDMA_Abort_IT>
 80151e8:	4603      	mov	r3, r0
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	d027      	beq.n	801523e <HAL_QSPI_Abort_IT+0xc2>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	2201      	movs	r2, #1
 80151f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 80151f6:	6878      	ldr	r0, [r7, #4]
 80151f8:	f7ff fee7 	bl	8014fca <HAL_QSPI_AbortCpltCallback>
 80151fc:	e01f      	b.n	801523e <HAL_QSPI_Abort_IT+0xc2>
#endif
      }
    }
    else
    {
      if (__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_BUSY) != RESET)
 80151fe:	687b      	ldr	r3, [r7, #4]
 8015200:	681b      	ldr	r3, [r3, #0]
 8015202:	689b      	ldr	r3, [r3, #8]
 8015204:	f003 0320 	and.w	r3, r3, #32
 8015208:	2b00      	cmp	r3, #0
 801520a:	d014      	beq.n	8015236 <HAL_QSPI_Abort_IT+0xba>
      {
        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	681b      	ldr	r3, [r3, #0]
 8015210:	2202      	movs	r2, #2
 8015212:	60da      	str	r2, [r3, #12]
        
        /* Enable the QSPI Transfer Complete Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	681b      	ldr	r3, [r3, #0]
 8015218:	681a      	ldr	r2, [r3, #0]
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	681b      	ldr	r3, [r3, #0]
 801521e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8015222:	601a      	str	r2, [r3, #0]
        
        /* Configure QSPI: CR register with Abort request */
        SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	681b      	ldr	r3, [r3, #0]
 8015228:	681a      	ldr	r2, [r3, #0]
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	681b      	ldr	r3, [r3, #0]
 801522e:	f042 0202 	orr.w	r2, r2, #2
 8015232:	601a      	str	r2, [r3, #0]
 8015234:	e003      	b.n	801523e <HAL_QSPI_Abort_IT+0xc2>
      }    
      else
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	2201      	movs	r2, #1
 801523a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      }
    }
  }
  return status;
 801523e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015240:	4618      	mov	r0, r3
 8015242:	3710      	adds	r7, #16
 8015244:	46bd      	mov	sp, r7
 8015246:	bd80      	pop	{r7, pc}
 8015248:	08015405 	.word	0x08015405

0801524c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 801524c:	b480      	push	{r7}
 801524e:	b083      	sub	sp, #12
 8015250:	af00      	add	r7, sp, #0
 8015252:	6078      	str	r0, [r7, #4]
 8015254:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	683a      	ldr	r2, [r7, #0]
 801525a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 801525c:	bf00      	nop
 801525e:	370c      	adds	r7, #12
 8015260:	46bd      	mov	sp, r7
 8015262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015266:	4770      	bx	lr

08015268 <HAL_QSPI_SetFifoThreshold>:
  * @param  hqspi QSPI handle.
  * @param  Threshold Threshold of the Fifo (value between 1 and 16).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_SetFifoThreshold(QSPI_HandleTypeDef *hqspi, uint32_t Threshold)
{
 8015268:	b480      	push	{r7}
 801526a:	b085      	sub	sp, #20
 801526c:	af00      	add	r7, sp, #0
 801526e:	6078      	str	r0, [r7, #4]
 8015270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8015272:	2300      	movs	r3, #0
 8015274:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801527c:	b2db      	uxtb	r3, r3
 801527e:	2b01      	cmp	r3, #1
 8015280:	d101      	bne.n	8015286 <HAL_QSPI_SetFifoThreshold+0x1e>
 8015282:	2302      	movs	r3, #2
 8015284:	e021      	b.n	80152ca <HAL_QSPI_SetFifoThreshold+0x62>
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	2201      	movs	r2, #1
 801528a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015294:	b2db      	uxtb	r3, r3
 8015296:	2b01      	cmp	r3, #1
 8015298:	d110      	bne.n	80152bc <HAL_QSPI_SetFifoThreshold+0x54>
  {
    /* Synchronize init structure with new FIFO threshold value */
    hqspi->Init.FifoThreshold = Threshold;
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	683a      	ldr	r2, [r7, #0]
 801529e:	609a      	str	r2, [r3, #8]

    /* Configure QSPI FIFO Threshold */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	681b      	ldr	r3, [r3, #0]
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	689b      	ldr	r3, [r3, #8]
 80152ae:	3b01      	subs	r3, #1
 80152b0:	021a      	lsls	r2, r3, #8
 80152b2:	687b      	ldr	r3, [r7, #4]
 80152b4:	681b      	ldr	r3, [r3, #0]
 80152b6:	430a      	orrs	r2, r1
 80152b8:	601a      	str	r2, [r3, #0]
 80152ba:	e001      	b.n	80152c0 <HAL_QSPI_SetFifoThreshold+0x58>
               ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));
  }
  else
  {
    status = HAL_BUSY;
 80152bc:	2302      	movs	r3, #2
 80152be:	73fb      	strb	r3, [r7, #15]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	2200      	movs	r2, #0
 80152c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 80152c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80152ca:	4618      	mov	r0, r3
 80152cc:	3714      	adds	r7, #20
 80152ce:	46bd      	mov	sp, r7
 80152d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d4:	4770      	bx	lr

080152d6 <HAL_QSPI_GetFifoThreshold>:
/** @brief Get QSPI Fifo threshold.
  * @param  hqspi QSPI handle.
  * @retval Fifo threshold (value between 1 and 16)
  */
uint32_t HAL_QSPI_GetFifoThreshold(const QSPI_HandleTypeDef *hqspi)
{
 80152d6:	b480      	push	{r7}
 80152d8:	b083      	sub	sp, #12
 80152da:	af00      	add	r7, sp, #0
 80152dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(hqspi->Instance->CR, QUADSPI_CR_FTHRES) >> QUADSPI_CR_FTHRES_Pos) + 1U);
 80152de:	687b      	ldr	r3, [r7, #4]
 80152e0:	681b      	ldr	r3, [r3, #0]
 80152e2:	681b      	ldr	r3, [r3, #0]
 80152e4:	0a1b      	lsrs	r3, r3, #8
 80152e6:	f003 031f 	and.w	r3, r3, #31
 80152ea:	3301      	adds	r3, #1
}
 80152ec:	4618      	mov	r0, r3
 80152ee:	370c      	adds	r7, #12
 80152f0:	46bd      	mov	sp, r7
 80152f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152f6:	4770      	bx	lr

080152f8 <HAL_QSPI_SetFlashID>:
  *                   This parameter can be a value of @ref QSPI_Flash_Select.
  * @note   The FlashID is ignored when dual flash mode is enabled.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_SetFlashID(QSPI_HandleTypeDef *hqspi, uint32_t FlashID)
{
 80152f8:	b480      	push	{r7}
 80152fa:	b085      	sub	sp, #20
 80152fc:	af00      	add	r7, sp, #0
 80152fe:	6078      	str	r0, [r7, #4]
 8015300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8015302:	2300      	movs	r3, #0
 8015304:	73fb      	strb	r3, [r7, #15]

  /* Check the parameter */
  assert_param(IS_QSPI_FLASH_ID(FlashID));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801530c:	b2db      	uxtb	r3, r3
 801530e:	2b01      	cmp	r3, #1
 8015310:	d101      	bne.n	8015316 <HAL_QSPI_SetFlashID+0x1e>
 8015312:	2302      	movs	r3, #2
 8015314:	e01e      	b.n	8015354 <HAL_QSPI_SetFlashID+0x5c>
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	2201      	movs	r2, #1
 801531a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015324:	b2db      	uxtb	r3, r3
 8015326:	2b01      	cmp	r3, #1
 8015328:	d10d      	bne.n	8015346 <HAL_QSPI_SetFlashID+0x4e>
  {
    /* Synchronize init structure with new FlashID value */
    hqspi->Init.FlashID = FlashID;
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	683a      	ldr	r2, [r7, #0]
 801532e:	61da      	str	r2, [r3, #28]

    /* Configure QSPI FlashID */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FSEL, FlashID);
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	681b      	ldr	r3, [r3, #0]
 8015334:	681b      	ldr	r3, [r3, #0]
 8015336:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	681b      	ldr	r3, [r3, #0]
 801533e:	683a      	ldr	r2, [r7, #0]
 8015340:	430a      	orrs	r2, r1
 8015342:	601a      	str	r2, [r3, #0]
 8015344:	e001      	b.n	801534a <HAL_QSPI_SetFlashID+0x52>
  }
  else
  {
    status = HAL_BUSY;
 8015346:	2302      	movs	r3, #2
 8015348:	73fb      	strb	r3, [r7, #15]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	2200      	movs	r2, #0
 801534e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8015352:	7bfb      	ldrb	r3, [r7, #15]
}
 8015354:	4618      	mov	r0, r3
 8015356:	3714      	adds	r7, #20
 8015358:	46bd      	mov	sp, r7
 801535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801535e:	4770      	bx	lr

08015360 <QSPI_DMARxCplt>:
  * @brief  DMA QSPI receive process complete callback.
  * @param  hmdma MDMA handle
  * @retval None
  */
static void QSPI_DMARxCplt(MDMA_HandleTypeDef *hmdma)
{
 8015360:	b480      	push	{r7}
 8015362:	b085      	sub	sp, #20
 8015364:	af00      	add	r7, sp, #0
 8015366:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = (QSPI_HandleTypeDef*)(hmdma->Parent);
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801536c:	60fb      	str	r3, [r7, #12]
  hqspi->RxXferCount = 0U;
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	2200      	movs	r2, #0
 8015372:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the QSPI transfer complete Interrupt */
  __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	681b      	ldr	r3, [r3, #0]
 8015378:	681a      	ldr	r2, [r3, #0]
 801537a:	68fb      	ldr	r3, [r7, #12]
 801537c:	681b      	ldr	r3, [r3, #0]
 801537e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8015382:	601a      	str	r2, [r3, #0]
}
 8015384:	bf00      	nop
 8015386:	3714      	adds	r7, #20
 8015388:	46bd      	mov	sp, r7
 801538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801538e:	4770      	bx	lr

08015390 <QSPI_DMATxCplt>:
  * @brief  DMA QSPI transmit process complete callback.
  * @param  hmdma MDMA handle
  * @retval None
  */
static void QSPI_DMATxCplt(MDMA_HandleTypeDef *hmdma)
{
 8015390:	b480      	push	{r7}
 8015392:	b085      	sub	sp, #20
 8015394:	af00      	add	r7, sp, #0
 8015396:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = (QSPI_HandleTypeDef*)(hmdma->Parent);
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801539c:	60fb      	str	r3, [r7, #12]
  hqspi->TxXferCount = 0U;
 801539e:	68fb      	ldr	r3, [r7, #12]
 80153a0:	2200      	movs	r2, #0
 80153a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the QSPI transfer complete Interrupt */
  __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	681b      	ldr	r3, [r3, #0]
 80153a8:	681a      	ldr	r2, [r3, #0]
 80153aa:	68fb      	ldr	r3, [r7, #12]
 80153ac:	681b      	ldr	r3, [r3, #0]
 80153ae:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80153b2:	601a      	str	r2, [r3, #0]
}
 80153b4:	bf00      	nop
 80153b6:	3714      	adds	r7, #20
 80153b8:	46bd      	mov	sp, r7
 80153ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153be:	4770      	bx	lr

080153c0 <QSPI_DMAError>:
  * @brief  DMA QSPI communication error callback.
  * @param  hmdma MDMA handle
  * @retval None
  */
static void QSPI_DMAError(MDMA_HandleTypeDef *hmdma)
{
 80153c0:	b580      	push	{r7, lr}
 80153c2:	b084      	sub	sp, #16
 80153c4:	af00      	add	r7, sp, #0
 80153c6:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hmdma->Parent);
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80153cc:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 80153ce:	68fb      	ldr	r3, [r7, #12]
 80153d0:	2200      	movs	r2, #0
 80153d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hqspi->TxXferCount = 0U;
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	2200      	movs	r2, #0
 80153d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hqspi->ErrorCode   |= HAL_QSPI_ERROR_DMA;
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80153de:	f043 0204 	orr.w	r2, r3, #4
 80153e2:	68fb      	ldr	r3, [r7, #12]
 80153e4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable using MDMA by clearing DMAEN, note that DMAEN bit is "reserved"
     but no impact on H7 HW and it minimize the cost in the footprint */
  CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	681b      	ldr	r3, [r3, #0]
 80153ea:	681a      	ldr	r2, [r3, #0]
 80153ec:	68fb      	ldr	r3, [r7, #12]
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	f022 0204 	bic.w	r2, r2, #4
 80153f4:	601a      	str	r2, [r3, #0]

  /* Abort the QSPI */
  (void)HAL_QSPI_Abort_IT(hqspi);
 80153f6:	68f8      	ldr	r0, [r7, #12]
 80153f8:	f7ff fec0 	bl	801517c <HAL_QSPI_Abort_IT>

}
 80153fc:	bf00      	nop
 80153fe:	3710      	adds	r7, #16
 8015400:	46bd      	mov	sp, r7
 8015402:	bd80      	pop	{r7, pc}

08015404 <QSPI_DMAAbortCplt>:
  * @brief  MDMA QSPI abort complete callback.
  * @param  hmdma MDMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(MDMA_HandleTypeDef *hmdma)
{
 8015404:	b580      	push	{r7, lr}
 8015406:	b084      	sub	sp, #16
 8015408:	af00      	add	r7, sp, #0
 801540a:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hmdma->Parent);
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015410:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 8015412:	68fb      	ldr	r3, [r7, #12]
 8015414:	2200      	movs	r2, #0
 8015416:	639a      	str	r2, [r3, #56]	@ 0x38
  hqspi->TxXferCount = 0U;
 8015418:	68fb      	ldr	r3, [r7, #12]
 801541a:	2200      	movs	r2, #0
 801541c:	62da      	str	r2, [r3, #44]	@ 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 801541e:	68fb      	ldr	r3, [r7, #12]
 8015420:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015424:	b2db      	uxtb	r3, r3
 8015426:	2b08      	cmp	r3, #8
 8015428:	d114      	bne.n	8015454 <QSPI_DMAAbortCplt+0x50>
  {
    /* MDMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 801542a:	68fb      	ldr	r3, [r7, #12]
 801542c:	681b      	ldr	r3, [r3, #0]
 801542e:	2202      	movs	r2, #2
 8015430:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8015432:	68fb      	ldr	r3, [r7, #12]
 8015434:	681b      	ldr	r3, [r3, #0]
 8015436:	681a      	ldr	r2, [r3, #0]
 8015438:	68fb      	ldr	r3, [r7, #12]
 801543a:	681b      	ldr	r3, [r3, #0]
 801543c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8015440:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8015442:	68fb      	ldr	r3, [r7, #12]
 8015444:	681b      	ldr	r3, [r3, #0]
 8015446:	681a      	ldr	r2, [r3, #0]
 8015448:	68fb      	ldr	r3, [r7, #12]
 801544a:	681b      	ldr	r3, [r3, #0]
 801544c:	f042 0202 	orr.w	r2, r2, #2
 8015450:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 8015452:	e006      	b.n	8015462 <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	2201      	movs	r2, #1
 8015458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 801545c:	68f8      	ldr	r0, [r7, #12]
 801545e:	f7ff fdaa 	bl	8014fb6 <HAL_QSPI_ErrorCallback>
}
 8015462:	bf00      	nop
 8015464:	3710      	adds	r7, #16
 8015466:	46bd      	mov	sp, r7
 8015468:	bd80      	pop	{r7, pc}

0801546a <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 801546a:	b580      	push	{r7, lr}
 801546c:	b084      	sub	sp, #16
 801546e:	af00      	add	r7, sp, #0
 8015470:	60f8      	str	r0, [r7, #12]
 8015472:	60b9      	str	r1, [r7, #8]
 8015474:	603b      	str	r3, [r7, #0]
 8015476:	4613      	mov	r3, r2
 8015478:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 801547a:	e01a      	b.n	80154b2 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801547c:	69bb      	ldr	r3, [r7, #24]
 801547e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015482:	d016      	beq.n	80154b2 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015484:	f7ee fb0a 	bl	8003a9c <HAL_GetTick>
 8015488:	4602      	mov	r2, r0
 801548a:	683b      	ldr	r3, [r7, #0]
 801548c:	1ad3      	subs	r3, r2, r3
 801548e:	69ba      	ldr	r2, [r7, #24]
 8015490:	429a      	cmp	r2, r3
 8015492:	d302      	bcc.n	801549a <QSPI_WaitFlagStateUntilTimeout+0x30>
 8015494:	69bb      	ldr	r3, [r7, #24]
 8015496:	2b00      	cmp	r3, #0
 8015498:	d10b      	bne.n	80154b2 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 801549a:	68fb      	ldr	r3, [r7, #12]
 801549c:	2204      	movs	r2, #4
 801549e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80154a6:	f043 0201 	orr.w	r2, r3, #1
 80154aa:	68fb      	ldr	r3, [r7, #12]
 80154ac:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 80154ae:	2301      	movs	r3, #1
 80154b0:	e00e      	b.n	80154d0 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80154b2:	68fb      	ldr	r3, [r7, #12]
 80154b4:	681b      	ldr	r3, [r3, #0]
 80154b6:	689a      	ldr	r2, [r3, #8]
 80154b8:	68bb      	ldr	r3, [r7, #8]
 80154ba:	4013      	ands	r3, r2
 80154bc:	2b00      	cmp	r3, #0
 80154be:	bf14      	ite	ne
 80154c0:	2301      	movne	r3, #1
 80154c2:	2300      	moveq	r3, #0
 80154c4:	b2db      	uxtb	r3, r3
 80154c6:	461a      	mov	r2, r3
 80154c8:	79fb      	ldrb	r3, [r7, #7]
 80154ca:	429a      	cmp	r2, r3
 80154cc:	d1d6      	bne.n	801547c <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80154ce:	2300      	movs	r3, #0
}
 80154d0:	4618      	mov	r0, r3
 80154d2:	3710      	adds	r7, #16
 80154d4:	46bd      	mov	sp, r7
 80154d6:	bd80      	pop	{r7, pc}

080154d8 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80154d8:	b480      	push	{r7}
 80154da:	b085      	sub	sp, #20
 80154dc:	af00      	add	r7, sp, #0
 80154de:	60f8      	str	r0, [r7, #12]
 80154e0:	60b9      	str	r1, [r7, #8]
 80154e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80154e4:	68bb      	ldr	r3, [r7, #8]
 80154e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	d009      	beq.n	8015500 <QSPI_Config+0x28>
 80154ec:	687b      	ldr	r3, [r7, #4]
 80154ee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80154f2:	d005      	beq.n	8015500 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80154f4:	68bb      	ldr	r3, [r7, #8]
 80154f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80154f8:	68fb      	ldr	r3, [r7, #12]
 80154fa:	681b      	ldr	r3, [r3, #0]
 80154fc:	3a01      	subs	r2, #1
 80154fe:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8015500:	68bb      	ldr	r3, [r7, #8]
 8015502:	699b      	ldr	r3, [r3, #24]
 8015504:	2b00      	cmp	r3, #0
 8015506:	f000 80c1 	beq.w	801568c <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 801550a:	68bb      	ldr	r3, [r7, #8]
 801550c:	6a1b      	ldr	r3, [r3, #32]
 801550e:	2b00      	cmp	r3, #0
 8015510:	d063      	beq.n	80155da <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	68ba      	ldr	r2, [r7, #8]
 8015518:	6892      	ldr	r2, [r2, #8]
 801551a:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 801551c:	68bb      	ldr	r3, [r7, #8]
 801551e:	69db      	ldr	r3, [r3, #28]
 8015520:	2b00      	cmp	r3, #0
 8015522:	d031      	beq.n	8015588 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8015524:	68bb      	ldr	r3, [r7, #8]
 8015526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015528:	68bb      	ldr	r3, [r7, #8]
 801552a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801552c:	431a      	orrs	r2, r3
 801552e:	68bb      	ldr	r3, [r7, #8]
 8015530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015532:	431a      	orrs	r2, r3
 8015534:	68bb      	ldr	r3, [r7, #8]
 8015536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015538:	431a      	orrs	r2, r3
 801553a:	68bb      	ldr	r3, [r7, #8]
 801553c:	695b      	ldr	r3, [r3, #20]
 801553e:	049b      	lsls	r3, r3, #18
 8015540:	431a      	orrs	r2, r3
 8015542:	68bb      	ldr	r3, [r7, #8]
 8015544:	691b      	ldr	r3, [r3, #16]
 8015546:	431a      	orrs	r2, r3
 8015548:	68bb      	ldr	r3, [r7, #8]
 801554a:	6a1b      	ldr	r3, [r3, #32]
 801554c:	431a      	orrs	r2, r3
 801554e:	68bb      	ldr	r3, [r7, #8]
 8015550:	68db      	ldr	r3, [r3, #12]
 8015552:	431a      	orrs	r2, r3
 8015554:	68bb      	ldr	r3, [r7, #8]
 8015556:	69db      	ldr	r3, [r3, #28]
 8015558:	431a      	orrs	r2, r3
 801555a:	68bb      	ldr	r3, [r7, #8]
 801555c:	699b      	ldr	r3, [r3, #24]
 801555e:	431a      	orrs	r2, r3
 8015560:	68bb      	ldr	r3, [r7, #8]
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	ea42 0103 	orr.w	r1, r2, r3
 8015568:	68fb      	ldr	r3, [r7, #12]
 801556a:	681b      	ldr	r3, [r3, #0]
 801556c:	687a      	ldr	r2, [r7, #4]
 801556e:	430a      	orrs	r2, r1
 8015570:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8015578:	f000 813f 	beq.w	80157fa <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 801557c:	68fb      	ldr	r3, [r7, #12]
 801557e:	681b      	ldr	r3, [r3, #0]
 8015580:	68ba      	ldr	r2, [r7, #8]
 8015582:	6852      	ldr	r2, [r2, #4]
 8015584:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 8015586:	e138      	b.n	80157fa <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8015588:	68bb      	ldr	r3, [r7, #8]
 801558a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801558c:	68bb      	ldr	r3, [r7, #8]
 801558e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015590:	431a      	orrs	r2, r3
 8015592:	68bb      	ldr	r3, [r7, #8]
 8015594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015596:	431a      	orrs	r2, r3
 8015598:	68bb      	ldr	r3, [r7, #8]
 801559a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801559c:	431a      	orrs	r2, r3
 801559e:	68bb      	ldr	r3, [r7, #8]
 80155a0:	695b      	ldr	r3, [r3, #20]
 80155a2:	049b      	lsls	r3, r3, #18
 80155a4:	431a      	orrs	r2, r3
 80155a6:	68bb      	ldr	r3, [r7, #8]
 80155a8:	691b      	ldr	r3, [r3, #16]
 80155aa:	431a      	orrs	r2, r3
 80155ac:	68bb      	ldr	r3, [r7, #8]
 80155ae:	6a1b      	ldr	r3, [r3, #32]
 80155b0:	431a      	orrs	r2, r3
 80155b2:	68bb      	ldr	r3, [r7, #8]
 80155b4:	69db      	ldr	r3, [r3, #28]
 80155b6:	431a      	orrs	r2, r3
 80155b8:	68bb      	ldr	r3, [r7, #8]
 80155ba:	699b      	ldr	r3, [r3, #24]
 80155bc:	431a      	orrs	r2, r3
 80155be:	68bb      	ldr	r3, [r7, #8]
 80155c0:	681b      	ldr	r3, [r3, #0]
 80155c2:	ea42 0103 	orr.w	r1, r2, r3
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	687a      	ldr	r2, [r7, #4]
 80155cc:	430a      	orrs	r2, r1
 80155ce:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80155d0:	68fb      	ldr	r3, [r7, #12]
 80155d2:	681b      	ldr	r3, [r3, #0]
 80155d4:	2200      	movs	r2, #0
 80155d6:	619a      	str	r2, [r3, #24]
}
 80155d8:	e10f      	b.n	80157fa <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80155da:	68bb      	ldr	r3, [r7, #8]
 80155dc:	69db      	ldr	r3, [r3, #28]
 80155de:	2b00      	cmp	r3, #0
 80155e0:	d02e      	beq.n	8015640 <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80155e2:	68bb      	ldr	r3, [r7, #8]
 80155e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80155e6:	68bb      	ldr	r3, [r7, #8]
 80155e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80155ea:	431a      	orrs	r2, r3
 80155ec:	68bb      	ldr	r3, [r7, #8]
 80155ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80155f0:	431a      	orrs	r2, r3
 80155f2:	68bb      	ldr	r3, [r7, #8]
 80155f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80155f6:	431a      	orrs	r2, r3
 80155f8:	68bb      	ldr	r3, [r7, #8]
 80155fa:	695b      	ldr	r3, [r3, #20]
 80155fc:	049b      	lsls	r3, r3, #18
 80155fe:	431a      	orrs	r2, r3
 8015600:	68bb      	ldr	r3, [r7, #8]
 8015602:	6a1b      	ldr	r3, [r3, #32]
 8015604:	431a      	orrs	r2, r3
 8015606:	68bb      	ldr	r3, [r7, #8]
 8015608:	68db      	ldr	r3, [r3, #12]
 801560a:	431a      	orrs	r2, r3
 801560c:	68bb      	ldr	r3, [r7, #8]
 801560e:	69db      	ldr	r3, [r3, #28]
 8015610:	431a      	orrs	r2, r3
 8015612:	68bb      	ldr	r3, [r7, #8]
 8015614:	699b      	ldr	r3, [r3, #24]
 8015616:	431a      	orrs	r2, r3
 8015618:	68bb      	ldr	r3, [r7, #8]
 801561a:	681b      	ldr	r3, [r3, #0]
 801561c:	ea42 0103 	orr.w	r1, r2, r3
 8015620:	68fb      	ldr	r3, [r7, #12]
 8015622:	681b      	ldr	r3, [r3, #0]
 8015624:	687a      	ldr	r2, [r7, #4]
 8015626:	430a      	orrs	r2, r1
 8015628:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 801562a:	687b      	ldr	r3, [r7, #4]
 801562c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8015630:	f000 80e3 	beq.w	80157fa <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8015634:	68fb      	ldr	r3, [r7, #12]
 8015636:	681b      	ldr	r3, [r3, #0]
 8015638:	68ba      	ldr	r2, [r7, #8]
 801563a:	6852      	ldr	r2, [r2, #4]
 801563c:	619a      	str	r2, [r3, #24]
}
 801563e:	e0dc      	b.n	80157fa <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8015640:	68bb      	ldr	r3, [r7, #8]
 8015642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015644:	68bb      	ldr	r3, [r7, #8]
 8015646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015648:	431a      	orrs	r2, r3
 801564a:	68bb      	ldr	r3, [r7, #8]
 801564c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801564e:	431a      	orrs	r2, r3
 8015650:	68bb      	ldr	r3, [r7, #8]
 8015652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015654:	431a      	orrs	r2, r3
 8015656:	68bb      	ldr	r3, [r7, #8]
 8015658:	695b      	ldr	r3, [r3, #20]
 801565a:	049b      	lsls	r3, r3, #18
 801565c:	431a      	orrs	r2, r3
 801565e:	68bb      	ldr	r3, [r7, #8]
 8015660:	6a1b      	ldr	r3, [r3, #32]
 8015662:	431a      	orrs	r2, r3
 8015664:	68bb      	ldr	r3, [r7, #8]
 8015666:	69db      	ldr	r3, [r3, #28]
 8015668:	431a      	orrs	r2, r3
 801566a:	68bb      	ldr	r3, [r7, #8]
 801566c:	699b      	ldr	r3, [r3, #24]
 801566e:	431a      	orrs	r2, r3
 8015670:	68bb      	ldr	r3, [r7, #8]
 8015672:	681b      	ldr	r3, [r3, #0]
 8015674:	ea42 0103 	orr.w	r1, r2, r3
 8015678:	68fb      	ldr	r3, [r7, #12]
 801567a:	681b      	ldr	r3, [r3, #0]
 801567c:	687a      	ldr	r2, [r7, #4]
 801567e:	430a      	orrs	r2, r1
 8015680:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	681b      	ldr	r3, [r3, #0]
 8015686:	2200      	movs	r2, #0
 8015688:	619a      	str	r2, [r3, #24]
}
 801568a:	e0b6      	b.n	80157fa <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 801568c:	68bb      	ldr	r3, [r7, #8]
 801568e:	6a1b      	ldr	r3, [r3, #32]
 8015690:	2b00      	cmp	r3, #0
 8015692:	d05d      	beq.n	8015750 <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8015694:	68fb      	ldr	r3, [r7, #12]
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	68ba      	ldr	r2, [r7, #8]
 801569a:	6892      	ldr	r2, [r2, #8]
 801569c:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 801569e:	68bb      	ldr	r3, [r7, #8]
 80156a0:	69db      	ldr	r3, [r3, #28]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d02e      	beq.n	8015704 <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80156a6:	68bb      	ldr	r3, [r7, #8]
 80156a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80156aa:	68bb      	ldr	r3, [r7, #8]
 80156ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80156ae:	431a      	orrs	r2, r3
 80156b0:	68bb      	ldr	r3, [r7, #8]
 80156b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80156b4:	431a      	orrs	r2, r3
 80156b6:	68bb      	ldr	r3, [r7, #8]
 80156b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80156ba:	431a      	orrs	r2, r3
 80156bc:	68bb      	ldr	r3, [r7, #8]
 80156be:	695b      	ldr	r3, [r3, #20]
 80156c0:	049b      	lsls	r3, r3, #18
 80156c2:	431a      	orrs	r2, r3
 80156c4:	68bb      	ldr	r3, [r7, #8]
 80156c6:	691b      	ldr	r3, [r3, #16]
 80156c8:	431a      	orrs	r2, r3
 80156ca:	68bb      	ldr	r3, [r7, #8]
 80156cc:	6a1b      	ldr	r3, [r3, #32]
 80156ce:	431a      	orrs	r2, r3
 80156d0:	68bb      	ldr	r3, [r7, #8]
 80156d2:	68db      	ldr	r3, [r3, #12]
 80156d4:	431a      	orrs	r2, r3
 80156d6:	68bb      	ldr	r3, [r7, #8]
 80156d8:	69db      	ldr	r3, [r3, #28]
 80156da:	431a      	orrs	r2, r3
 80156dc:	68bb      	ldr	r3, [r7, #8]
 80156de:	699b      	ldr	r3, [r3, #24]
 80156e0:	ea42 0103 	orr.w	r1, r2, r3
 80156e4:	68fb      	ldr	r3, [r7, #12]
 80156e6:	681b      	ldr	r3, [r3, #0]
 80156e8:	687a      	ldr	r2, [r7, #4]
 80156ea:	430a      	orrs	r2, r1
 80156ec:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80156ee:	687b      	ldr	r3, [r7, #4]
 80156f0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80156f4:	f000 8081 	beq.w	80157fa <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80156f8:	68fb      	ldr	r3, [r7, #12]
 80156fa:	681b      	ldr	r3, [r3, #0]
 80156fc:	68ba      	ldr	r2, [r7, #8]
 80156fe:	6852      	ldr	r2, [r2, #4]
 8015700:	619a      	str	r2, [r3, #24]
}
 8015702:	e07a      	b.n	80157fa <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8015704:	68bb      	ldr	r3, [r7, #8]
 8015706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015708:	68bb      	ldr	r3, [r7, #8]
 801570a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801570c:	431a      	orrs	r2, r3
 801570e:	68bb      	ldr	r3, [r7, #8]
 8015710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015712:	431a      	orrs	r2, r3
 8015714:	68bb      	ldr	r3, [r7, #8]
 8015716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015718:	431a      	orrs	r2, r3
 801571a:	68bb      	ldr	r3, [r7, #8]
 801571c:	695b      	ldr	r3, [r3, #20]
 801571e:	049b      	lsls	r3, r3, #18
 8015720:	431a      	orrs	r2, r3
 8015722:	68bb      	ldr	r3, [r7, #8]
 8015724:	691b      	ldr	r3, [r3, #16]
 8015726:	431a      	orrs	r2, r3
 8015728:	68bb      	ldr	r3, [r7, #8]
 801572a:	6a1b      	ldr	r3, [r3, #32]
 801572c:	431a      	orrs	r2, r3
 801572e:	68bb      	ldr	r3, [r7, #8]
 8015730:	69db      	ldr	r3, [r3, #28]
 8015732:	431a      	orrs	r2, r3
 8015734:	68bb      	ldr	r3, [r7, #8]
 8015736:	699b      	ldr	r3, [r3, #24]
 8015738:	ea42 0103 	orr.w	r1, r2, r3
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	681b      	ldr	r3, [r3, #0]
 8015740:	687a      	ldr	r2, [r7, #4]
 8015742:	430a      	orrs	r2, r1
 8015744:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8015746:	68fb      	ldr	r3, [r7, #12]
 8015748:	681b      	ldr	r3, [r3, #0]
 801574a:	2200      	movs	r2, #0
 801574c:	619a      	str	r2, [r3, #24]
}
 801574e:	e054      	b.n	80157fa <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8015750:	68bb      	ldr	r3, [r7, #8]
 8015752:	69db      	ldr	r3, [r3, #28]
 8015754:	2b00      	cmp	r3, #0
 8015756:	d02a      	beq.n	80157ae <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8015758:	68bb      	ldr	r3, [r7, #8]
 801575a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801575c:	68bb      	ldr	r3, [r7, #8]
 801575e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015760:	431a      	orrs	r2, r3
 8015762:	68bb      	ldr	r3, [r7, #8]
 8015764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015766:	431a      	orrs	r2, r3
 8015768:	68bb      	ldr	r3, [r7, #8]
 801576a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801576c:	431a      	orrs	r2, r3
 801576e:	68bb      	ldr	r3, [r7, #8]
 8015770:	695b      	ldr	r3, [r3, #20]
 8015772:	049b      	lsls	r3, r3, #18
 8015774:	431a      	orrs	r2, r3
 8015776:	68bb      	ldr	r3, [r7, #8]
 8015778:	6a1b      	ldr	r3, [r3, #32]
 801577a:	431a      	orrs	r2, r3
 801577c:	68bb      	ldr	r3, [r7, #8]
 801577e:	68db      	ldr	r3, [r3, #12]
 8015780:	431a      	orrs	r2, r3
 8015782:	68bb      	ldr	r3, [r7, #8]
 8015784:	69db      	ldr	r3, [r3, #28]
 8015786:	431a      	orrs	r2, r3
 8015788:	68bb      	ldr	r3, [r7, #8]
 801578a:	699b      	ldr	r3, [r3, #24]
 801578c:	ea42 0103 	orr.w	r1, r2, r3
 8015790:	68fb      	ldr	r3, [r7, #12]
 8015792:	681b      	ldr	r3, [r3, #0]
 8015794:	687a      	ldr	r2, [r7, #4]
 8015796:	430a      	orrs	r2, r1
 8015798:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80157a0:	d02b      	beq.n	80157fa <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	681b      	ldr	r3, [r3, #0]
 80157a6:	68ba      	ldr	r2, [r7, #8]
 80157a8:	6852      	ldr	r2, [r2, #4]
 80157aa:	619a      	str	r2, [r3, #24]
}
 80157ac:	e025      	b.n	80157fa <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80157ae:	68bb      	ldr	r3, [r7, #8]
 80157b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d021      	beq.n	80157fa <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80157b6:	68bb      	ldr	r3, [r7, #8]
 80157b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80157ba:	68bb      	ldr	r3, [r7, #8]
 80157bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80157be:	431a      	orrs	r2, r3
 80157c0:	68bb      	ldr	r3, [r7, #8]
 80157c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80157c4:	431a      	orrs	r2, r3
 80157c6:	68bb      	ldr	r3, [r7, #8]
 80157c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157ca:	431a      	orrs	r2, r3
 80157cc:	68bb      	ldr	r3, [r7, #8]
 80157ce:	695b      	ldr	r3, [r3, #20]
 80157d0:	049b      	lsls	r3, r3, #18
 80157d2:	431a      	orrs	r2, r3
 80157d4:	68bb      	ldr	r3, [r7, #8]
 80157d6:	6a1b      	ldr	r3, [r3, #32]
 80157d8:	431a      	orrs	r2, r3
 80157da:	68bb      	ldr	r3, [r7, #8]
 80157dc:	69db      	ldr	r3, [r3, #28]
 80157de:	431a      	orrs	r2, r3
 80157e0:	68bb      	ldr	r3, [r7, #8]
 80157e2:	699b      	ldr	r3, [r3, #24]
 80157e4:	ea42 0103 	orr.w	r1, r2, r3
 80157e8:	68fb      	ldr	r3, [r7, #12]
 80157ea:	681b      	ldr	r3, [r3, #0]
 80157ec:	687a      	ldr	r2, [r7, #4]
 80157ee:	430a      	orrs	r2, r1
 80157f0:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	681b      	ldr	r3, [r3, #0]
 80157f6:	2200      	movs	r2, #0
 80157f8:	619a      	str	r2, [r3, #24]
}
 80157fa:	bf00      	nop
 80157fc:	3714      	adds	r7, #20
 80157fe:	46bd      	mov	sp, r7
 8015800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015804:	4770      	bx	lr
	...

08015808 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8015808:	b580      	push	{r7, lr}
 801580a:	b082      	sub	sp, #8
 801580c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Increasing the CPU frequency */
  if (FLASH_LATENCY_DEFAULT  > __HAL_FLASH_GET_LATENCY())
 801580e:	4b89      	ldr	r3, [pc, #548]	@ (8015a34 <HAL_RCC_DeInit+0x22c>)
 8015810:	681b      	ldr	r3, [r3, #0]
 8015812:	f003 030f 	and.w	r3, r3, #15
 8015816:	2b06      	cmp	r3, #6
 8015818:	d80f      	bhi.n	801583a <HAL_RCC_DeInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 801581a:	4b86      	ldr	r3, [pc, #536]	@ (8015a34 <HAL_RCC_DeInit+0x22c>)
 801581c:	681b      	ldr	r3, [r3, #0]
 801581e:	f023 030f 	bic.w	r3, r3, #15
 8015822:	4a84      	ldr	r2, [pc, #528]	@ (8015a34 <HAL_RCC_DeInit+0x22c>)
 8015824:	f043 0307 	orr.w	r3, r3, #7
 8015828:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 801582a:	4b82      	ldr	r3, [pc, #520]	@ (8015a34 <HAL_RCC_DeInit+0x22c>)
 801582c:	681b      	ldr	r3, [r3, #0]
 801582e:	f003 030f 	and.w	r3, r3, #15
 8015832:	2b07      	cmp	r3, #7
 8015834:	d001      	beq.n	801583a <HAL_RCC_DeInit+0x32>
    {
      return HAL_ERROR;
 8015836:	2301      	movs	r3, #1
 8015838:	e0f7      	b.n	8015a2a <HAL_RCC_DeInit+0x222>

  }


  /* Get Start Tick */
  tickstart = HAL_GetTick();
 801583a:	f7ee f92f 	bl	8003a9c <HAL_GetTick>
 801583e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8015840:	4b7d      	ldr	r3, [pc, #500]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015842:	681b      	ldr	r3, [r3, #0]
 8015844:	4a7c      	ldr	r2, [pc, #496]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015846:	f043 0301 	orr.w	r3, r3, #1
 801584a:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801584c:	e008      	b.n	8015860 <HAL_RCC_DeInit+0x58>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801584e:	f7ee f925 	bl	8003a9c <HAL_GetTick>
 8015852:	4602      	mov	r2, r0
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	1ad3      	subs	r3, r2, r3
 8015858:	2b02      	cmp	r3, #2
 801585a:	d901      	bls.n	8015860 <HAL_RCC_DeInit+0x58>
    {
      return HAL_TIMEOUT;
 801585c:	2303      	movs	r3, #3
 801585e:	e0e4      	b.n	8015a2a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015860:	4b75      	ldr	r3, [pc, #468]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015862:	681b      	ldr	r3, [r3, #0]
 8015864:	f003 0304 	and.w	r3, r3, #4
 8015868:	2b00      	cmp	r3, #0
 801586a:	d0f0      	beq.n	801584e <HAL_RCC_DeInit+0x46>
    }
  }

  /* Set HSITRIM[6:0] bits to the reset value */
  SET_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM_6);
 801586c:	4b72      	ldr	r3, [pc, #456]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 801586e:	685b      	ldr	r3, [r3, #4]
 8015870:	4a71      	ldr	r2, [pc, #452]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015872:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015876:	6053      	str	r3, [r2, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8015878:	4b6f      	ldr	r3, [pc, #444]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 801587a:	2200      	movs	r2, #0
 801587c:	611a      	str	r2, [r3, #16]

  /* Update the SystemCoreClock and SystemD2Clock global variables */
  SystemCoreClock = HSI_VALUE;
 801587e:	4b6f      	ldr	r3, [pc, #444]	@ (8015a3c <HAL_RCC_DeInit+0x234>)
 8015880:	4a6f      	ldr	r2, [pc, #444]	@ (8015a40 <HAL_RCC_DeInit+0x238>)
 8015882:	601a      	str	r2, [r3, #0]
  SystemD2Clock = HSI_VALUE;
 8015884:	4b6f      	ldr	r3, [pc, #444]	@ (8015a44 <HAL_RCC_DeInit+0x23c>)
 8015886:	4a6e      	ldr	r2, [pc, #440]	@ (8015a40 <HAL_RCC_DeInit+0x238>)
 8015888:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 801588a:	4b6f      	ldr	r3, [pc, #444]	@ (8015a48 <HAL_RCC_DeInit+0x240>)
 801588c:	681b      	ldr	r3, [r3, #0]
 801588e:	4618      	mov	r0, r3
 8015890:	f7ee f8ba 	bl	8003a08 <HAL_InitTick>
 8015894:	4603      	mov	r3, r0
 8015896:	2b00      	cmp	r3, #0
 8015898:	d001      	beq.n	801589e <HAL_RCC_DeInit+0x96>
  {
    return HAL_ERROR;
 801589a:	2301      	movs	r3, #1
 801589c:	e0c5      	b.n	8015a2a <HAL_RCC_DeInit+0x222>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 801589e:	f7ee f8fd 	bl	8003a9c <HAL_GetTick>
 80158a2:	6078      	str	r0, [r7, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 80158a4:	e00a      	b.n	80158bc <HAL_RCC_DeInit+0xb4>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80158a6:	f7ee f8f9 	bl	8003a9c <HAL_GetTick>
 80158aa:	4602      	mov	r2, r0
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	1ad3      	subs	r3, r2, r3
 80158b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80158b4:	4293      	cmp	r3, r2
 80158b6:	d901      	bls.n	80158bc <HAL_RCC_DeInit+0xb4>
    {
      return HAL_TIMEOUT;
 80158b8:	2303      	movs	r3, #3
 80158ba:	e0b6      	b.n	8015a2a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 80158bc:	4b5e      	ldr	r3, [pc, #376]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80158be:	691b      	ldr	r3, [r3, #16]
 80158c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d1ee      	bne.n	80158a6 <HAL_RCC_DeInit+0x9e>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80158c8:	f7ee f8e8 	bl	8003a9c <HAL_GetTick>
 80158cc:	6078      	str	r0, [r7, #4]

  /* Reset CSION, CSIKERON, HSEON, HSI48ON, HSECSSON, HSIDIV bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSIKERON | RCC_CR_HSIDIV | RCC_CR_HSIDIVF | RCC_CR_CSION | RCC_CR_CSIKERON  \
 80158ce:	4b5a      	ldr	r3, [pc, #360]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80158d0:	681a      	ldr	r2, [r3, #0]
 80158d2:	4959      	ldr	r1, [pc, #356]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80158d4:	4b5d      	ldr	r3, [pc, #372]	@ (8015a4c <HAL_RCC_DeInit+0x244>)
 80158d6:	4013      	ands	r3, r2
 80158d8:	600b      	str	r3, [r1, #0]
            | RCC_CR_HSI48ON | RCC_CR_CSSHSEON);

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80158da:	e008      	b.n	80158ee <HAL_RCC_DeInit+0xe6>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80158dc:	f7ee f8de 	bl	8003a9c <HAL_GetTick>
 80158e0:	4602      	mov	r2, r0
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	1ad3      	subs	r3, r2, r3
 80158e6:	2b64      	cmp	r3, #100	@ 0x64
 80158e8:	d901      	bls.n	80158ee <HAL_RCC_DeInit+0xe6>
    {
      return HAL_TIMEOUT;
 80158ea:	2303      	movs	r3, #3
 80158ec:	e09d      	b.n	8015a2a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80158ee:	4b52      	ldr	r3, [pc, #328]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80158f0:	681b      	ldr	r3, [r3, #0]
 80158f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d1f0      	bne.n	80158dc <HAL_RCC_DeInit+0xd4>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80158fa:	f7ee f8cf 	bl	8003a9c <HAL_GetTick>
 80158fe:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 8015900:	4b4d      	ldr	r3, [pc, #308]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015902:	681b      	ldr	r3, [r3, #0]
 8015904:	4a4c      	ldr	r2, [pc, #304]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015906:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801590a:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 801590c:	e008      	b.n	8015920 <HAL_RCC_DeInit+0x118>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801590e:	f7ee f8c5 	bl	8003a9c <HAL_GetTick>
 8015912:	4602      	mov	r2, r0
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	1ad3      	subs	r3, r2, r3
 8015918:	2b02      	cmp	r3, #2
 801591a:	d901      	bls.n	8015920 <HAL_RCC_DeInit+0x118>
    {
      return HAL_TIMEOUT;
 801591c:	2303      	movs	r3, #3
 801591e:	e084      	b.n	8015a2a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8015920:	4b45      	ldr	r3, [pc, #276]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015928:	2b00      	cmp	r3, #0
 801592a:	d1f0      	bne.n	801590e <HAL_RCC_DeInit+0x106>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 801592c:	f7ee f8b6 	bl	8003a9c <HAL_GetTick>
 8015930:	6078      	str	r0, [r7, #4]

  /* Reset PLL2ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 8015932:	4b41      	ldr	r3, [pc, #260]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015934:	681b      	ldr	r3, [r3, #0]
 8015936:	4a40      	ldr	r2, [pc, #256]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015938:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801593c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 801593e:	e008      	b.n	8015952 <HAL_RCC_DeInit+0x14a>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015940:	f7ee f8ac 	bl	8003a9c <HAL_GetTick>
 8015944:	4602      	mov	r2, r0
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	1ad3      	subs	r3, r2, r3
 801594a:	2b02      	cmp	r3, #2
 801594c:	d901      	bls.n	8015952 <HAL_RCC_DeInit+0x14a>
    {
      return HAL_TIMEOUT;
 801594e:	2303      	movs	r3, #3
 8015950:	e06b      	b.n	8015a2a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8015952:	4b39      	ldr	r3, [pc, #228]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015954:	681b      	ldr	r3, [r3, #0]
 8015956:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801595a:	2b00      	cmp	r3, #0
 801595c:	d1f0      	bne.n	8015940 <HAL_RCC_DeInit+0x138>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 801595e:	f7ee f89d 	bl	8003a9c <HAL_GetTick>
 8015962:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 8015964:	4b34      	ldr	r3, [pc, #208]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015966:	681b      	ldr	r3, [r3, #0]
 8015968:	4a33      	ldr	r2, [pc, #204]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 801596a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801596e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8015970:	e008      	b.n	8015984 <HAL_RCC_DeInit+0x17c>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015972:	f7ee f893 	bl	8003a9c <HAL_GetTick>
 8015976:	4602      	mov	r2, r0
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	1ad3      	subs	r3, r2, r3
 801597c:	2b02      	cmp	r3, #2
 801597e:	d901      	bls.n	8015984 <HAL_RCC_DeInit+0x17c>
    {
      return HAL_TIMEOUT;
 8015980:	2303      	movs	r3, #3
 8015982:	e052      	b.n	8015a2a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8015984:	4b2c      	ldr	r3, [pc, #176]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015986:	681b      	ldr	r3, [r3, #0]
 8015988:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801598c:	2b00      	cmp	r3, #0
 801598e:	d1f0      	bne.n	8015972 <HAL_RCC_DeInit+0x16a>
    }
  }

#if defined(RCC_D1CFGR_HPRE)
  /* Reset D1CFGR register */
  CLEAR_REG(RCC->D1CFGR);
 8015990:	4b29      	ldr	r3, [pc, #164]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015992:	2200      	movs	r2, #0
 8015994:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  CLEAR_REG(RCC->D2CFGR);
 8015996:	4b28      	ldr	r3, [pc, #160]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 8015998:	2200      	movs	r2, #0
 801599a:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  CLEAR_REG(RCC->D3CFGR);
 801599c:	4b26      	ldr	r3, [pc, #152]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 801599e:	2200      	movs	r2, #0
 80159a0:	621a      	str	r2, [r3, #32]
  /* Reset SRDCFGR register */
  CLEAR_REG(RCC->SRDCFGR);
#endif

  /* Reset PLLCKSELR register to default value */
  RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM1_5 | RCC_PLLCKSELR_DIVM2_5 | RCC_PLLCKSELR_DIVM3_5;
 80159a2:	4b25      	ldr	r3, [pc, #148]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159a4:	4a2a      	ldr	r2, [pc, #168]	@ (8015a50 <HAL_RCC_DeInit+0x248>)
 80159a6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register to default value */
  WRITE_REG(RCC->PLLCFGR, 0x01FF0000U);
 80159a8:	4b23      	ldr	r3, [pc, #140]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159aa:	4a2a      	ldr	r2, [pc, #168]	@ (8015a54 <HAL_RCC_DeInit+0x24c>)
 80159ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL1DIVR register to default value */
  WRITE_REG(RCC->PLL1DIVR, 0x01010280U);
 80159ae:	4b22      	ldr	r3, [pc, #136]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159b0:	4a29      	ldr	r2, [pc, #164]	@ (8015a58 <HAL_RCC_DeInit+0x250>)
 80159b2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 80159b4:	4b20      	ldr	r3, [pc, #128]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159b6:	2200      	movs	r2, #0
 80159b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register to default value */
  WRITE_REG(RCC->PLL2DIVR, 0x01010280U);
 80159ba:	4b1f      	ldr	r3, [pc, #124]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159bc:	4a26      	ldr	r2, [pc, #152]	@ (8015a58 <HAL_RCC_DeInit+0x250>)
 80159be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 80159c0:	4b1d      	ldr	r3, [pc, #116]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159c2:	2200      	movs	r2, #0
 80159c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL3DIVR register to default value */
  WRITE_REG(RCC->PLL3DIVR, 0x01010280U);
 80159c6:	4b1c      	ldr	r3, [pc, #112]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159c8:	4a23      	ldr	r2, [pc, #140]	@ (8015a58 <HAL_RCC_DeInit+0x250>)
 80159ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 80159cc:	4b1a      	ldr	r3, [pc, #104]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159ce:	2200      	movs	r2, #0
 80159d0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset HSEEXT  */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT);
#endif /* RCC_CR_HSEEXT */

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 80159d2:	4b19      	ldr	r3, [pc, #100]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159d4:	681b      	ldr	r3, [r3, #0]
 80159d6:	4a18      	ldr	r2, [pc, #96]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80159dc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 80159de:	4b16      	ldr	r3, [pc, #88]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159e0:	2200      	movs	r2, #0
 80159e2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 80159e4:	4b14      	ldr	r3, [pc, #80]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159e6:	f04f 32ff 	mov.w	r2, #4294967295
 80159ea:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Reset all RSR flags */
  SET_BIT(RCC->RSR, RCC_RSR_RMVF);
 80159ec:	4b12      	ldr	r3, [pc, #72]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159ee:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80159f2:	4a11      	ldr	r2, [pc, #68]	@ (8015a38 <HAL_RCC_DeInit+0x230>)
 80159f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80159f8:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLASH_LATENCY_DEFAULT  < __HAL_FLASH_GET_LATENCY())
 80159fc:	4b0d      	ldr	r3, [pc, #52]	@ (8015a34 <HAL_RCC_DeInit+0x22c>)
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	f003 0308 	and.w	r3, r3, #8
 8015a04:	2b00      	cmp	r3, #0
 8015a06:	d00f      	beq.n	8015a28 <HAL_RCC_DeInit+0x220>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8015a08:	4b0a      	ldr	r3, [pc, #40]	@ (8015a34 <HAL_RCC_DeInit+0x22c>)
 8015a0a:	681b      	ldr	r3, [r3, #0]
 8015a0c:	f023 030f 	bic.w	r3, r3, #15
 8015a10:	4a08      	ldr	r2, [pc, #32]	@ (8015a34 <HAL_RCC_DeInit+0x22c>)
 8015a12:	f043 0307 	orr.w	r3, r3, #7
 8015a16:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 8015a18:	4b06      	ldr	r3, [pc, #24]	@ (8015a34 <HAL_RCC_DeInit+0x22c>)
 8015a1a:	681b      	ldr	r3, [r3, #0]
 8015a1c:	f003 030f 	and.w	r3, r3, #15
 8015a20:	2b07      	cmp	r3, #7
 8015a22:	d001      	beq.n	8015a28 <HAL_RCC_DeInit+0x220>
    {
      return HAL_ERROR;
 8015a24:	2301      	movs	r3, #1
 8015a26:	e000      	b.n	8015a2a <HAL_RCC_DeInit+0x222>
    }

  }

  return HAL_OK;
 8015a28:	2300      	movs	r3, #0
}
 8015a2a:	4618      	mov	r0, r3
 8015a2c:	3708      	adds	r7, #8
 8015a2e:	46bd      	mov	sp, r7
 8015a30:	bd80      	pop	{r7, pc}
 8015a32:	bf00      	nop
 8015a34:	52002000 	.word	0x52002000
 8015a38:	58024400 	.word	0x58024400
 8015a3c:	24000008 	.word	0x24000008
 8015a40:	03d09000 	.word	0x03d09000
 8015a44:	2400000c 	.word	0x2400000c
 8015a48:	2400002c 	.word	0x2400002c
 8015a4c:	fff6ed45 	.word	0xfff6ed45
 8015a50:	02020200 	.word	0x02020200
 8015a54:	01ff0000 	.word	0x01ff0000
 8015a58:	01010280 	.word	0x01010280

08015a5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8015a5c:	b580      	push	{r7, lr}
 8015a5e:	b08c      	sub	sp, #48	@ 0x30
 8015a60:	af00      	add	r7, sp, #0
 8015a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d102      	bne.n	8015a70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8015a6a:	2301      	movs	r3, #1
 8015a6c:	f000 bc48 	b.w	8016300 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	681b      	ldr	r3, [r3, #0]
 8015a74:	f003 0301 	and.w	r3, r3, #1
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	f000 8088 	beq.w	8015b8e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015a7e:	4b99      	ldr	r3, [pc, #612]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015a80:	691b      	ldr	r3, [r3, #16]
 8015a82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8015a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8015a88:	4b96      	ldr	r3, [pc, #600]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8015a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a90:	2b10      	cmp	r3, #16
 8015a92:	d007      	beq.n	8015aa4 <HAL_RCC_OscConfig+0x48>
 8015a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a96:	2b18      	cmp	r3, #24
 8015a98:	d111      	bne.n	8015abe <HAL_RCC_OscConfig+0x62>
 8015a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a9c:	f003 0303 	and.w	r3, r3, #3
 8015aa0:	2b02      	cmp	r3, #2
 8015aa2:	d10c      	bne.n	8015abe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8015aa4:	4b8f      	ldr	r3, [pc, #572]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015aa6:	681b      	ldr	r3, [r3, #0]
 8015aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015aac:	2b00      	cmp	r3, #0
 8015aae:	d06d      	beq.n	8015b8c <HAL_RCC_OscConfig+0x130>
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	685b      	ldr	r3, [r3, #4]
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d169      	bne.n	8015b8c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8015ab8:	2301      	movs	r3, #1
 8015aba:	f000 bc21 	b.w	8016300 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	685b      	ldr	r3, [r3, #4]
 8015ac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015ac6:	d106      	bne.n	8015ad6 <HAL_RCC_OscConfig+0x7a>
 8015ac8:	4b86      	ldr	r3, [pc, #536]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015aca:	681b      	ldr	r3, [r3, #0]
 8015acc:	4a85      	ldr	r2, [pc, #532]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015ace:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015ad2:	6013      	str	r3, [r2, #0]
 8015ad4:	e02e      	b.n	8015b34 <HAL_RCC_OscConfig+0xd8>
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	685b      	ldr	r3, [r3, #4]
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d10c      	bne.n	8015af8 <HAL_RCC_OscConfig+0x9c>
 8015ade:	4b81      	ldr	r3, [pc, #516]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015ae0:	681b      	ldr	r3, [r3, #0]
 8015ae2:	4a80      	ldr	r2, [pc, #512]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015ae4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8015ae8:	6013      	str	r3, [r2, #0]
 8015aea:	4b7e      	ldr	r3, [pc, #504]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015aec:	681b      	ldr	r3, [r3, #0]
 8015aee:	4a7d      	ldr	r2, [pc, #500]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015af0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8015af4:	6013      	str	r3, [r2, #0]
 8015af6:	e01d      	b.n	8015b34 <HAL_RCC_OscConfig+0xd8>
 8015af8:	687b      	ldr	r3, [r7, #4]
 8015afa:	685b      	ldr	r3, [r3, #4]
 8015afc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8015b00:	d10c      	bne.n	8015b1c <HAL_RCC_OscConfig+0xc0>
 8015b02:	4b78      	ldr	r3, [pc, #480]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	4a77      	ldr	r2, [pc, #476]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8015b0c:	6013      	str	r3, [r2, #0]
 8015b0e:	4b75      	ldr	r3, [pc, #468]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	4a74      	ldr	r2, [pc, #464]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015b18:	6013      	str	r3, [r2, #0]
 8015b1a:	e00b      	b.n	8015b34 <HAL_RCC_OscConfig+0xd8>
 8015b1c:	4b71      	ldr	r3, [pc, #452]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b1e:	681b      	ldr	r3, [r3, #0]
 8015b20:	4a70      	ldr	r2, [pc, #448]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8015b26:	6013      	str	r3, [r2, #0]
 8015b28:	4b6e      	ldr	r3, [pc, #440]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b2a:	681b      	ldr	r3, [r3, #0]
 8015b2c:	4a6d      	ldr	r2, [pc, #436]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8015b32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	685b      	ldr	r3, [r3, #4]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d013      	beq.n	8015b64 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015b3c:	f7ed ffae 	bl	8003a9c <HAL_GetTick>
 8015b40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8015b42:	e008      	b.n	8015b56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8015b44:	f7ed ffaa 	bl	8003a9c <HAL_GetTick>
 8015b48:	4602      	mov	r2, r0
 8015b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b4c:	1ad3      	subs	r3, r2, r3
 8015b4e:	2b64      	cmp	r3, #100	@ 0x64
 8015b50:	d901      	bls.n	8015b56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8015b52:	2303      	movs	r3, #3
 8015b54:	e3d4      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8015b56:	4b63      	ldr	r3, [pc, #396]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015b5e:	2b00      	cmp	r3, #0
 8015b60:	d0f0      	beq.n	8015b44 <HAL_RCC_OscConfig+0xe8>
 8015b62:	e014      	b.n	8015b8e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015b64:	f7ed ff9a 	bl	8003a9c <HAL_GetTick>
 8015b68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8015b6a:	e008      	b.n	8015b7e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8015b6c:	f7ed ff96 	bl	8003a9c <HAL_GetTick>
 8015b70:	4602      	mov	r2, r0
 8015b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b74:	1ad3      	subs	r3, r2, r3
 8015b76:	2b64      	cmp	r3, #100	@ 0x64
 8015b78:	d901      	bls.n	8015b7e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8015b7a:	2303      	movs	r3, #3
 8015b7c:	e3c0      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8015b7e:	4b59      	ldr	r3, [pc, #356]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d1f0      	bne.n	8015b6c <HAL_RCC_OscConfig+0x110>
 8015b8a:	e000      	b.n	8015b8e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8015b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8015b8e:	687b      	ldr	r3, [r7, #4]
 8015b90:	681b      	ldr	r3, [r3, #0]
 8015b92:	f003 0302 	and.w	r3, r3, #2
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	f000 80ca 	beq.w	8015d30 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015b9c:	4b51      	ldr	r3, [pc, #324]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015b9e:	691b      	ldr	r3, [r3, #16]
 8015ba0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8015ba4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8015ba6:	4b4f      	ldr	r3, [pc, #316]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015baa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8015bac:	6a3b      	ldr	r3, [r7, #32]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d007      	beq.n	8015bc2 <HAL_RCC_OscConfig+0x166>
 8015bb2:	6a3b      	ldr	r3, [r7, #32]
 8015bb4:	2b18      	cmp	r3, #24
 8015bb6:	d156      	bne.n	8015c66 <HAL_RCC_OscConfig+0x20a>
 8015bb8:	69fb      	ldr	r3, [r7, #28]
 8015bba:	f003 0303 	and.w	r3, r3, #3
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d151      	bne.n	8015c66 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015bc2:	4b48      	ldr	r3, [pc, #288]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015bc4:	681b      	ldr	r3, [r3, #0]
 8015bc6:	f003 0304 	and.w	r3, r3, #4
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	d005      	beq.n	8015bda <HAL_RCC_OscConfig+0x17e>
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	68db      	ldr	r3, [r3, #12]
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d101      	bne.n	8015bda <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8015bd6:	2301      	movs	r3, #1
 8015bd8:	e392      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8015bda:	4b42      	ldr	r3, [pc, #264]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015bdc:	681b      	ldr	r3, [r3, #0]
 8015bde:	f023 0219 	bic.w	r2, r3, #25
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	68db      	ldr	r3, [r3, #12]
 8015be6:	493f      	ldr	r1, [pc, #252]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015be8:	4313      	orrs	r3, r2
 8015bea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015bec:	f7ed ff56 	bl	8003a9c <HAL_GetTick>
 8015bf0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8015bf2:	e008      	b.n	8015c06 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8015bf4:	f7ed ff52 	bl	8003a9c <HAL_GetTick>
 8015bf8:	4602      	mov	r2, r0
 8015bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bfc:	1ad3      	subs	r3, r2, r3
 8015bfe:	2b02      	cmp	r3, #2
 8015c00:	d901      	bls.n	8015c06 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8015c02:	2303      	movs	r3, #3
 8015c04:	e37c      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8015c06:	4b37      	ldr	r3, [pc, #220]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c08:	681b      	ldr	r3, [r3, #0]
 8015c0a:	f003 0304 	and.w	r3, r3, #4
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	d0f0      	beq.n	8015bf4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8015c12:	f7ed ffdd 	bl	8003bd0 <HAL_GetREVID>
 8015c16:	4603      	mov	r3, r0
 8015c18:	f241 0203 	movw	r2, #4099	@ 0x1003
 8015c1c:	4293      	cmp	r3, r2
 8015c1e:	d817      	bhi.n	8015c50 <HAL_RCC_OscConfig+0x1f4>
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	691b      	ldr	r3, [r3, #16]
 8015c24:	2b40      	cmp	r3, #64	@ 0x40
 8015c26:	d108      	bne.n	8015c3a <HAL_RCC_OscConfig+0x1de>
 8015c28:	4b2e      	ldr	r3, [pc, #184]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c2a:	685b      	ldr	r3, [r3, #4]
 8015c2c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8015c30:	4a2c      	ldr	r2, [pc, #176]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015c36:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015c38:	e07a      	b.n	8015d30 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8015c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c3c:	685b      	ldr	r3, [r3, #4]
 8015c3e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	691b      	ldr	r3, [r3, #16]
 8015c46:	031b      	lsls	r3, r3, #12
 8015c48:	4926      	ldr	r1, [pc, #152]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c4a:	4313      	orrs	r3, r2
 8015c4c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015c4e:	e06f      	b.n	8015d30 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8015c50:	4b24      	ldr	r3, [pc, #144]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c52:	685b      	ldr	r3, [r3, #4]
 8015c54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	691b      	ldr	r3, [r3, #16]
 8015c5c:	061b      	lsls	r3, r3, #24
 8015c5e:	4921      	ldr	r1, [pc, #132]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c60:	4313      	orrs	r3, r2
 8015c62:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015c64:	e064      	b.n	8015d30 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	68db      	ldr	r3, [r3, #12]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d047      	beq.n	8015cfe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8015c6e:	4b1d      	ldr	r3, [pc, #116]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c70:	681b      	ldr	r3, [r3, #0]
 8015c72:	f023 0219 	bic.w	r2, r3, #25
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	68db      	ldr	r3, [r3, #12]
 8015c7a:	491a      	ldr	r1, [pc, #104]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c7c:	4313      	orrs	r3, r2
 8015c7e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015c80:	f7ed ff0c 	bl	8003a9c <HAL_GetTick>
 8015c84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8015c86:	e008      	b.n	8015c9a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8015c88:	f7ed ff08 	bl	8003a9c <HAL_GetTick>
 8015c8c:	4602      	mov	r2, r0
 8015c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c90:	1ad3      	subs	r3, r2, r3
 8015c92:	2b02      	cmp	r3, #2
 8015c94:	d901      	bls.n	8015c9a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8015c96:	2303      	movs	r3, #3
 8015c98:	e332      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8015c9a:	4b12      	ldr	r3, [pc, #72]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015c9c:	681b      	ldr	r3, [r3, #0]
 8015c9e:	f003 0304 	and.w	r3, r3, #4
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d0f0      	beq.n	8015c88 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8015ca6:	f7ed ff93 	bl	8003bd0 <HAL_GetREVID>
 8015caa:	4603      	mov	r3, r0
 8015cac:	f241 0203 	movw	r2, #4099	@ 0x1003
 8015cb0:	4293      	cmp	r3, r2
 8015cb2:	d819      	bhi.n	8015ce8 <HAL_RCC_OscConfig+0x28c>
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	691b      	ldr	r3, [r3, #16]
 8015cb8:	2b40      	cmp	r3, #64	@ 0x40
 8015cba:	d108      	bne.n	8015cce <HAL_RCC_OscConfig+0x272>
 8015cbc:	4b09      	ldr	r3, [pc, #36]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015cbe:	685b      	ldr	r3, [r3, #4]
 8015cc0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8015cc4:	4a07      	ldr	r2, [pc, #28]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015cc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015cca:	6053      	str	r3, [r2, #4]
 8015ccc:	e030      	b.n	8015d30 <HAL_RCC_OscConfig+0x2d4>
 8015cce:	4b05      	ldr	r3, [pc, #20]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015cd0:	685b      	ldr	r3, [r3, #4]
 8015cd2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8015cd6:	687b      	ldr	r3, [r7, #4]
 8015cd8:	691b      	ldr	r3, [r3, #16]
 8015cda:	031b      	lsls	r3, r3, #12
 8015cdc:	4901      	ldr	r1, [pc, #4]	@ (8015ce4 <HAL_RCC_OscConfig+0x288>)
 8015cde:	4313      	orrs	r3, r2
 8015ce0:	604b      	str	r3, [r1, #4]
 8015ce2:	e025      	b.n	8015d30 <HAL_RCC_OscConfig+0x2d4>
 8015ce4:	58024400 	.word	0x58024400
 8015ce8:	4b9a      	ldr	r3, [pc, #616]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015cea:	685b      	ldr	r3, [r3, #4]
 8015cec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8015cf0:	687b      	ldr	r3, [r7, #4]
 8015cf2:	691b      	ldr	r3, [r3, #16]
 8015cf4:	061b      	lsls	r3, r3, #24
 8015cf6:	4997      	ldr	r1, [pc, #604]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015cf8:	4313      	orrs	r3, r2
 8015cfa:	604b      	str	r3, [r1, #4]
 8015cfc:	e018      	b.n	8015d30 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8015cfe:	4b95      	ldr	r3, [pc, #596]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015d00:	681b      	ldr	r3, [r3, #0]
 8015d02:	4a94      	ldr	r2, [pc, #592]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015d04:	f023 0301 	bic.w	r3, r3, #1
 8015d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015d0a:	f7ed fec7 	bl	8003a9c <HAL_GetTick>
 8015d0e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8015d10:	e008      	b.n	8015d24 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8015d12:	f7ed fec3 	bl	8003a9c <HAL_GetTick>
 8015d16:	4602      	mov	r2, r0
 8015d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d1a:	1ad3      	subs	r3, r2, r3
 8015d1c:	2b02      	cmp	r3, #2
 8015d1e:	d901      	bls.n	8015d24 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8015d20:	2303      	movs	r3, #3
 8015d22:	e2ed      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8015d24:	4b8b      	ldr	r3, [pc, #556]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015d26:	681b      	ldr	r3, [r3, #0]
 8015d28:	f003 0304 	and.w	r3, r3, #4
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d1f0      	bne.n	8015d12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	f003 0310 	and.w	r3, r3, #16
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	f000 80a9 	beq.w	8015e90 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015d3e:	4b85      	ldr	r3, [pc, #532]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015d40:	691b      	ldr	r3, [r3, #16]
 8015d42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8015d46:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8015d48:	4b82      	ldr	r3, [pc, #520]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015d4c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8015d4e:	69bb      	ldr	r3, [r7, #24]
 8015d50:	2b08      	cmp	r3, #8
 8015d52:	d007      	beq.n	8015d64 <HAL_RCC_OscConfig+0x308>
 8015d54:	69bb      	ldr	r3, [r7, #24]
 8015d56:	2b18      	cmp	r3, #24
 8015d58:	d13a      	bne.n	8015dd0 <HAL_RCC_OscConfig+0x374>
 8015d5a:	697b      	ldr	r3, [r7, #20]
 8015d5c:	f003 0303 	and.w	r3, r3, #3
 8015d60:	2b01      	cmp	r3, #1
 8015d62:	d135      	bne.n	8015dd0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8015d64:	4b7b      	ldr	r3, [pc, #492]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015d66:	681b      	ldr	r3, [r3, #0]
 8015d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d005      	beq.n	8015d7c <HAL_RCC_OscConfig+0x320>
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	69db      	ldr	r3, [r3, #28]
 8015d74:	2b80      	cmp	r3, #128	@ 0x80
 8015d76:	d001      	beq.n	8015d7c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8015d78:	2301      	movs	r3, #1
 8015d7a:	e2c1      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8015d7c:	f7ed ff28 	bl	8003bd0 <HAL_GetREVID>
 8015d80:	4603      	mov	r3, r0
 8015d82:	f241 0203 	movw	r2, #4099	@ 0x1003
 8015d86:	4293      	cmp	r3, r2
 8015d88:	d817      	bhi.n	8015dba <HAL_RCC_OscConfig+0x35e>
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	6a1b      	ldr	r3, [r3, #32]
 8015d8e:	2b20      	cmp	r3, #32
 8015d90:	d108      	bne.n	8015da4 <HAL_RCC_OscConfig+0x348>
 8015d92:	4b70      	ldr	r3, [pc, #448]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015d94:	685b      	ldr	r3, [r3, #4]
 8015d96:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8015d9a:	4a6e      	ldr	r2, [pc, #440]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015d9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015da0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8015da2:	e075      	b.n	8015e90 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8015da4:	4b6b      	ldr	r3, [pc, #428]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015da6:	685b      	ldr	r3, [r3, #4]
 8015da8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	6a1b      	ldr	r3, [r3, #32]
 8015db0:	069b      	lsls	r3, r3, #26
 8015db2:	4968      	ldr	r1, [pc, #416]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015db4:	4313      	orrs	r3, r2
 8015db6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8015db8:	e06a      	b.n	8015e90 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8015dba:	4b66      	ldr	r3, [pc, #408]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015dbc:	68db      	ldr	r3, [r3, #12]
 8015dbe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	6a1b      	ldr	r3, [r3, #32]
 8015dc6:	061b      	lsls	r3, r3, #24
 8015dc8:	4962      	ldr	r1, [pc, #392]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015dca:	4313      	orrs	r3, r2
 8015dcc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8015dce:	e05f      	b.n	8015e90 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	69db      	ldr	r3, [r3, #28]
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	d042      	beq.n	8015e5e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8015dd8:	4b5e      	ldr	r3, [pc, #376]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015dda:	681b      	ldr	r3, [r3, #0]
 8015ddc:	4a5d      	ldr	r2, [pc, #372]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015de2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015de4:	f7ed fe5a 	bl	8003a9c <HAL_GetTick>
 8015de8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8015dea:	e008      	b.n	8015dfe <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8015dec:	f7ed fe56 	bl	8003a9c <HAL_GetTick>
 8015df0:	4602      	mov	r2, r0
 8015df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015df4:	1ad3      	subs	r3, r2, r3
 8015df6:	2b02      	cmp	r3, #2
 8015df8:	d901      	bls.n	8015dfe <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8015dfa:	2303      	movs	r3, #3
 8015dfc:	e280      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8015dfe:	4b55      	ldr	r3, [pc, #340]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d0f0      	beq.n	8015dec <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8015e0a:	f7ed fee1 	bl	8003bd0 <HAL_GetREVID>
 8015e0e:	4603      	mov	r3, r0
 8015e10:	f241 0203 	movw	r2, #4099	@ 0x1003
 8015e14:	4293      	cmp	r3, r2
 8015e16:	d817      	bhi.n	8015e48 <HAL_RCC_OscConfig+0x3ec>
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	6a1b      	ldr	r3, [r3, #32]
 8015e1c:	2b20      	cmp	r3, #32
 8015e1e:	d108      	bne.n	8015e32 <HAL_RCC_OscConfig+0x3d6>
 8015e20:	4b4c      	ldr	r3, [pc, #304]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e22:	685b      	ldr	r3, [r3, #4]
 8015e24:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8015e28:	4a4a      	ldr	r2, [pc, #296]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015e2e:	6053      	str	r3, [r2, #4]
 8015e30:	e02e      	b.n	8015e90 <HAL_RCC_OscConfig+0x434>
 8015e32:	4b48      	ldr	r3, [pc, #288]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e34:	685b      	ldr	r3, [r3, #4]
 8015e36:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	6a1b      	ldr	r3, [r3, #32]
 8015e3e:	069b      	lsls	r3, r3, #26
 8015e40:	4944      	ldr	r1, [pc, #272]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e42:	4313      	orrs	r3, r2
 8015e44:	604b      	str	r3, [r1, #4]
 8015e46:	e023      	b.n	8015e90 <HAL_RCC_OscConfig+0x434>
 8015e48:	4b42      	ldr	r3, [pc, #264]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e4a:	68db      	ldr	r3, [r3, #12]
 8015e4c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	6a1b      	ldr	r3, [r3, #32]
 8015e54:	061b      	lsls	r3, r3, #24
 8015e56:	493f      	ldr	r1, [pc, #252]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e58:	4313      	orrs	r3, r2
 8015e5a:	60cb      	str	r3, [r1, #12]
 8015e5c:	e018      	b.n	8015e90 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8015e5e:	4b3d      	ldr	r3, [pc, #244]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	4a3c      	ldr	r2, [pc, #240]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015e68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015e6a:	f7ed fe17 	bl	8003a9c <HAL_GetTick>
 8015e6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8015e70:	e008      	b.n	8015e84 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8015e72:	f7ed fe13 	bl	8003a9c <HAL_GetTick>
 8015e76:	4602      	mov	r2, r0
 8015e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e7a:	1ad3      	subs	r3, r2, r3
 8015e7c:	2b02      	cmp	r3, #2
 8015e7e:	d901      	bls.n	8015e84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8015e80:	2303      	movs	r3, #3
 8015e82:	e23d      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8015e84:	4b33      	ldr	r3, [pc, #204]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015e86:	681b      	ldr	r3, [r3, #0]
 8015e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	d1f0      	bne.n	8015e72 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	f003 0308 	and.w	r3, r3, #8
 8015e98:	2b00      	cmp	r3, #0
 8015e9a:	d036      	beq.n	8015f0a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	695b      	ldr	r3, [r3, #20]
 8015ea0:	2b00      	cmp	r3, #0
 8015ea2:	d019      	beq.n	8015ed8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8015ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015ea6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015ea8:	4a2a      	ldr	r2, [pc, #168]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015eaa:	f043 0301 	orr.w	r3, r3, #1
 8015eae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015eb0:	f7ed fdf4 	bl	8003a9c <HAL_GetTick>
 8015eb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8015eb6:	e008      	b.n	8015eca <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8015eb8:	f7ed fdf0 	bl	8003a9c <HAL_GetTick>
 8015ebc:	4602      	mov	r2, r0
 8015ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ec0:	1ad3      	subs	r3, r2, r3
 8015ec2:	2b02      	cmp	r3, #2
 8015ec4:	d901      	bls.n	8015eca <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8015ec6:	2303      	movs	r3, #3
 8015ec8:	e21a      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8015eca:	4b22      	ldr	r3, [pc, #136]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015ecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015ece:	f003 0302 	and.w	r3, r3, #2
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	d0f0      	beq.n	8015eb8 <HAL_RCC_OscConfig+0x45c>
 8015ed6:	e018      	b.n	8015f0a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8015ed8:	4b1e      	ldr	r3, [pc, #120]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015edc:	4a1d      	ldr	r2, [pc, #116]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015ede:	f023 0301 	bic.w	r3, r3, #1
 8015ee2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015ee4:	f7ed fdda 	bl	8003a9c <HAL_GetTick>
 8015ee8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8015eea:	e008      	b.n	8015efe <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8015eec:	f7ed fdd6 	bl	8003a9c <HAL_GetTick>
 8015ef0:	4602      	mov	r2, r0
 8015ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ef4:	1ad3      	subs	r3, r2, r3
 8015ef6:	2b02      	cmp	r3, #2
 8015ef8:	d901      	bls.n	8015efe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8015efa:	2303      	movs	r3, #3
 8015efc:	e200      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8015efe:	4b15      	ldr	r3, [pc, #84]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015f00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015f02:	f003 0302 	and.w	r3, r3, #2
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d1f0      	bne.n	8015eec <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8015f0a:	687b      	ldr	r3, [r7, #4]
 8015f0c:	681b      	ldr	r3, [r3, #0]
 8015f0e:	f003 0320 	and.w	r3, r3, #32
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d039      	beq.n	8015f8a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	699b      	ldr	r3, [r3, #24]
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	d01c      	beq.n	8015f58 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8015f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	4a0c      	ldr	r2, [pc, #48]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015f24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8015f28:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8015f2a:	f7ed fdb7 	bl	8003a9c <HAL_GetTick>
 8015f2e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8015f30:	e008      	b.n	8015f44 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8015f32:	f7ed fdb3 	bl	8003a9c <HAL_GetTick>
 8015f36:	4602      	mov	r2, r0
 8015f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f3a:	1ad3      	subs	r3, r2, r3
 8015f3c:	2b02      	cmp	r3, #2
 8015f3e:	d901      	bls.n	8015f44 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8015f40:	2303      	movs	r3, #3
 8015f42:	e1dd      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8015f44:	4b03      	ldr	r3, [pc, #12]	@ (8015f54 <HAL_RCC_OscConfig+0x4f8>)
 8015f46:	681b      	ldr	r3, [r3, #0]
 8015f48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015f4c:	2b00      	cmp	r3, #0
 8015f4e:	d0f0      	beq.n	8015f32 <HAL_RCC_OscConfig+0x4d6>
 8015f50:	e01b      	b.n	8015f8a <HAL_RCC_OscConfig+0x52e>
 8015f52:	bf00      	nop
 8015f54:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8015f58:	4b9b      	ldr	r3, [pc, #620]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015f5a:	681b      	ldr	r3, [r3, #0]
 8015f5c:	4a9a      	ldr	r2, [pc, #616]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015f5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015f62:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8015f64:	f7ed fd9a 	bl	8003a9c <HAL_GetTick>
 8015f68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8015f6a:	e008      	b.n	8015f7e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8015f6c:	f7ed fd96 	bl	8003a9c <HAL_GetTick>
 8015f70:	4602      	mov	r2, r0
 8015f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f74:	1ad3      	subs	r3, r2, r3
 8015f76:	2b02      	cmp	r3, #2
 8015f78:	d901      	bls.n	8015f7e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8015f7a:	2303      	movs	r3, #3
 8015f7c:	e1c0      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8015f7e:	4b92      	ldr	r3, [pc, #584]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	d1f0      	bne.n	8015f6c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	681b      	ldr	r3, [r3, #0]
 8015f8e:	f003 0304 	and.w	r3, r3, #4
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	f000 8081 	beq.w	801609a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8015f98:	4b8c      	ldr	r3, [pc, #560]	@ (80161cc <HAL_RCC_OscConfig+0x770>)
 8015f9a:	681b      	ldr	r3, [r3, #0]
 8015f9c:	4a8b      	ldr	r2, [pc, #556]	@ (80161cc <HAL_RCC_OscConfig+0x770>)
 8015f9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015fa2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8015fa4:	f7ed fd7a 	bl	8003a9c <HAL_GetTick>
 8015fa8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8015faa:	e008      	b.n	8015fbe <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015fac:	f7ed fd76 	bl	8003a9c <HAL_GetTick>
 8015fb0:	4602      	mov	r2, r0
 8015fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fb4:	1ad3      	subs	r3, r2, r3
 8015fb6:	2b64      	cmp	r3, #100	@ 0x64
 8015fb8:	d901      	bls.n	8015fbe <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8015fba:	2303      	movs	r3, #3
 8015fbc:	e1a0      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8015fbe:	4b83      	ldr	r3, [pc, #524]	@ (80161cc <HAL_RCC_OscConfig+0x770>)
 8015fc0:	681b      	ldr	r3, [r3, #0]
 8015fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	d0f0      	beq.n	8015fac <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8015fca:	687b      	ldr	r3, [r7, #4]
 8015fcc:	689b      	ldr	r3, [r3, #8]
 8015fce:	2b01      	cmp	r3, #1
 8015fd0:	d106      	bne.n	8015fe0 <HAL_RCC_OscConfig+0x584>
 8015fd2:	4b7d      	ldr	r3, [pc, #500]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fd6:	4a7c      	ldr	r2, [pc, #496]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015fd8:	f043 0301 	orr.w	r3, r3, #1
 8015fdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8015fde:	e02d      	b.n	801603c <HAL_RCC_OscConfig+0x5e0>
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	689b      	ldr	r3, [r3, #8]
 8015fe4:	2b00      	cmp	r3, #0
 8015fe6:	d10c      	bne.n	8016002 <HAL_RCC_OscConfig+0x5a6>
 8015fe8:	4b77      	ldr	r3, [pc, #476]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015fec:	4a76      	ldr	r2, [pc, #472]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015fee:	f023 0301 	bic.w	r3, r3, #1
 8015ff2:	6713      	str	r3, [r2, #112]	@ 0x70
 8015ff4:	4b74      	ldr	r3, [pc, #464]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015ff8:	4a73      	ldr	r2, [pc, #460]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8015ffa:	f023 0304 	bic.w	r3, r3, #4
 8015ffe:	6713      	str	r3, [r2, #112]	@ 0x70
 8016000:	e01c      	b.n	801603c <HAL_RCC_OscConfig+0x5e0>
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	689b      	ldr	r3, [r3, #8]
 8016006:	2b05      	cmp	r3, #5
 8016008:	d10c      	bne.n	8016024 <HAL_RCC_OscConfig+0x5c8>
 801600a:	4b6f      	ldr	r3, [pc, #444]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801600c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801600e:	4a6e      	ldr	r2, [pc, #440]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016010:	f043 0304 	orr.w	r3, r3, #4
 8016014:	6713      	str	r3, [r2, #112]	@ 0x70
 8016016:	4b6c      	ldr	r3, [pc, #432]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801601a:	4a6b      	ldr	r2, [pc, #428]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801601c:	f043 0301 	orr.w	r3, r3, #1
 8016020:	6713      	str	r3, [r2, #112]	@ 0x70
 8016022:	e00b      	b.n	801603c <HAL_RCC_OscConfig+0x5e0>
 8016024:	4b68      	ldr	r3, [pc, #416]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016028:	4a67      	ldr	r2, [pc, #412]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801602a:	f023 0301 	bic.w	r3, r3, #1
 801602e:	6713      	str	r3, [r2, #112]	@ 0x70
 8016030:	4b65      	ldr	r3, [pc, #404]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016034:	4a64      	ldr	r2, [pc, #400]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016036:	f023 0304 	bic.w	r3, r3, #4
 801603a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	689b      	ldr	r3, [r3, #8]
 8016040:	2b00      	cmp	r3, #0
 8016042:	d015      	beq.n	8016070 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8016044:	f7ed fd2a 	bl	8003a9c <HAL_GetTick>
 8016048:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 801604a:	e00a      	b.n	8016062 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801604c:	f7ed fd26 	bl	8003a9c <HAL_GetTick>
 8016050:	4602      	mov	r2, r0
 8016052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016054:	1ad3      	subs	r3, r2, r3
 8016056:	f241 3288 	movw	r2, #5000	@ 0x1388
 801605a:	4293      	cmp	r3, r2
 801605c:	d901      	bls.n	8016062 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 801605e:	2303      	movs	r3, #3
 8016060:	e14e      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8016062:	4b59      	ldr	r3, [pc, #356]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016066:	f003 0302 	and.w	r3, r3, #2
 801606a:	2b00      	cmp	r3, #0
 801606c:	d0ee      	beq.n	801604c <HAL_RCC_OscConfig+0x5f0>
 801606e:	e014      	b.n	801609a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8016070:	f7ed fd14 	bl	8003a9c <HAL_GetTick>
 8016074:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8016076:	e00a      	b.n	801608e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016078:	f7ed fd10 	bl	8003a9c <HAL_GetTick>
 801607c:	4602      	mov	r2, r0
 801607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016080:	1ad3      	subs	r3, r2, r3
 8016082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8016086:	4293      	cmp	r3, r2
 8016088:	d901      	bls.n	801608e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 801608a:	2303      	movs	r3, #3
 801608c:	e138      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 801608e:	4b4e      	ldr	r3, [pc, #312]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016092:	f003 0302 	and.w	r3, r3, #2
 8016096:	2b00      	cmp	r3, #0
 8016098:	d1ee      	bne.n	8016078 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801609e:	2b00      	cmp	r3, #0
 80160a0:	f000 812d 	beq.w	80162fe <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80160a4:	4b48      	ldr	r3, [pc, #288]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80160a6:	691b      	ldr	r3, [r3, #16]
 80160a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80160ac:	2b18      	cmp	r3, #24
 80160ae:	f000 80bd 	beq.w	801622c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80160b6:	2b02      	cmp	r3, #2
 80160b8:	f040 809e 	bne.w	80161f8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80160bc:	4b42      	ldr	r3, [pc, #264]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80160be:	681b      	ldr	r3, [r3, #0]
 80160c0:	4a41      	ldr	r2, [pc, #260]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80160c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80160c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80160c8:	f7ed fce8 	bl	8003a9c <HAL_GetTick>
 80160cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80160ce:	e008      	b.n	80160e2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80160d0:	f7ed fce4 	bl	8003a9c <HAL_GetTick>
 80160d4:	4602      	mov	r2, r0
 80160d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160d8:	1ad3      	subs	r3, r2, r3
 80160da:	2b02      	cmp	r3, #2
 80160dc:	d901      	bls.n	80160e2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80160de:	2303      	movs	r3, #3
 80160e0:	e10e      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80160e2:	4b39      	ldr	r3, [pc, #228]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80160e4:	681b      	ldr	r3, [r3, #0]
 80160e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d1f0      	bne.n	80160d0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80160ee:	4b36      	ldr	r3, [pc, #216]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80160f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80160f2:	4b37      	ldr	r3, [pc, #220]	@ (80161d0 <HAL_RCC_OscConfig+0x774>)
 80160f4:	4013      	ands	r3, r2
 80160f6:	687a      	ldr	r2, [r7, #4]
 80160f8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80160fa:	687a      	ldr	r2, [r7, #4]
 80160fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80160fe:	0112      	lsls	r2, r2, #4
 8016100:	430a      	orrs	r2, r1
 8016102:	4931      	ldr	r1, [pc, #196]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016104:	4313      	orrs	r3, r2
 8016106:	628b      	str	r3, [r1, #40]	@ 0x28
 8016108:	687b      	ldr	r3, [r7, #4]
 801610a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801610c:	3b01      	subs	r3, #1
 801610e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016116:	3b01      	subs	r3, #1
 8016118:	025b      	lsls	r3, r3, #9
 801611a:	b29b      	uxth	r3, r3
 801611c:	431a      	orrs	r2, r3
 801611e:	687b      	ldr	r3, [r7, #4]
 8016120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016122:	3b01      	subs	r3, #1
 8016124:	041b      	lsls	r3, r3, #16
 8016126:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801612a:	431a      	orrs	r2, r3
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016130:	3b01      	subs	r3, #1
 8016132:	061b      	lsls	r3, r3, #24
 8016134:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8016138:	4923      	ldr	r1, [pc, #140]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801613a:	4313      	orrs	r3, r2
 801613c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 801613e:	4b22      	ldr	r3, [pc, #136]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016142:	4a21      	ldr	r2, [pc, #132]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016144:	f023 0301 	bic.w	r3, r3, #1
 8016148:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 801614a:	4b1f      	ldr	r3, [pc, #124]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801614c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801614e:	4b21      	ldr	r3, [pc, #132]	@ (80161d4 <HAL_RCC_OscConfig+0x778>)
 8016150:	4013      	ands	r3, r2
 8016152:	687a      	ldr	r2, [r7, #4]
 8016154:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8016156:	00d2      	lsls	r2, r2, #3
 8016158:	491b      	ldr	r1, [pc, #108]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801615a:	4313      	orrs	r3, r2
 801615c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 801615e:	4b1a      	ldr	r3, [pc, #104]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016162:	f023 020c 	bic.w	r2, r3, #12
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801616a:	4917      	ldr	r1, [pc, #92]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801616c:	4313      	orrs	r3, r2
 801616e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8016170:	4b15      	ldr	r3, [pc, #84]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016174:	f023 0202 	bic.w	r2, r3, #2
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801617c:	4912      	ldr	r1, [pc, #72]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801617e:	4313      	orrs	r3, r2
 8016180:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8016182:	4b11      	ldr	r3, [pc, #68]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016186:	4a10      	ldr	r2, [pc, #64]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016188:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801618c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801618e:	4b0e      	ldr	r3, [pc, #56]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016192:	4a0d      	ldr	r2, [pc, #52]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 8016194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016198:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 801619a:	4b0b      	ldr	r3, [pc, #44]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 801619c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801619e:	4a0a      	ldr	r2, [pc, #40]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80161a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80161a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80161a6:	4b08      	ldr	r3, [pc, #32]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80161a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161aa:	4a07      	ldr	r2, [pc, #28]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80161ac:	f043 0301 	orr.w	r3, r3, #1
 80161b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80161b2:	4b05      	ldr	r3, [pc, #20]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80161b4:	681b      	ldr	r3, [r3, #0]
 80161b6:	4a04      	ldr	r2, [pc, #16]	@ (80161c8 <HAL_RCC_OscConfig+0x76c>)
 80161b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80161bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80161be:	f7ed fc6d 	bl	8003a9c <HAL_GetTick>
 80161c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80161c4:	e011      	b.n	80161ea <HAL_RCC_OscConfig+0x78e>
 80161c6:	bf00      	nop
 80161c8:	58024400 	.word	0x58024400
 80161cc:	58024800 	.word	0x58024800
 80161d0:	fffffc0c 	.word	0xfffffc0c
 80161d4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80161d8:	f7ed fc60 	bl	8003a9c <HAL_GetTick>
 80161dc:	4602      	mov	r2, r0
 80161de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161e0:	1ad3      	subs	r3, r2, r3
 80161e2:	2b02      	cmp	r3, #2
 80161e4:	d901      	bls.n	80161ea <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80161e6:	2303      	movs	r3, #3
 80161e8:	e08a      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80161ea:	4b47      	ldr	r3, [pc, #284]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80161ec:	681b      	ldr	r3, [r3, #0]
 80161ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d0f0      	beq.n	80161d8 <HAL_RCC_OscConfig+0x77c>
 80161f6:	e082      	b.n	80162fe <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80161f8:	4b43      	ldr	r3, [pc, #268]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80161fa:	681b      	ldr	r3, [r3, #0]
 80161fc:	4a42      	ldr	r2, [pc, #264]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80161fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8016202:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8016204:	f7ed fc4a 	bl	8003a9c <HAL_GetTick>
 8016208:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 801620a:	e008      	b.n	801621e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801620c:	f7ed fc46 	bl	8003a9c <HAL_GetTick>
 8016210:	4602      	mov	r2, r0
 8016212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016214:	1ad3      	subs	r3, r2, r3
 8016216:	2b02      	cmp	r3, #2
 8016218:	d901      	bls.n	801621e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 801621a:	2303      	movs	r3, #3
 801621c:	e070      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 801621e:	4b3a      	ldr	r3, [pc, #232]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 8016220:	681b      	ldr	r3, [r3, #0]
 8016222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016226:	2b00      	cmp	r3, #0
 8016228:	d1f0      	bne.n	801620c <HAL_RCC_OscConfig+0x7b0>
 801622a:	e068      	b.n	80162fe <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 801622c:	4b36      	ldr	r3, [pc, #216]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 801622e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016230:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8016232:	4b35      	ldr	r3, [pc, #212]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 8016234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016236:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801623c:	2b01      	cmp	r3, #1
 801623e:	d031      	beq.n	80162a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8016240:	693b      	ldr	r3, [r7, #16]
 8016242:	f003 0203 	and.w	r2, r3, #3
 8016246:	687b      	ldr	r3, [r7, #4]
 8016248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801624a:	429a      	cmp	r2, r3
 801624c:	d12a      	bne.n	80162a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 801624e:	693b      	ldr	r3, [r7, #16]
 8016250:	091b      	lsrs	r3, r3, #4
 8016252:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801625a:	429a      	cmp	r2, r3
 801625c:	d122      	bne.n	80162a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801625e:	68fb      	ldr	r3, [r7, #12]
 8016260:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016268:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 801626a:	429a      	cmp	r2, r3
 801626c:	d11a      	bne.n	80162a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801626e:	68fb      	ldr	r3, [r7, #12]
 8016270:	0a5b      	lsrs	r3, r3, #9
 8016272:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016276:	687b      	ldr	r3, [r7, #4]
 8016278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801627a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801627c:	429a      	cmp	r2, r3
 801627e:	d111      	bne.n	80162a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8016280:	68fb      	ldr	r3, [r7, #12]
 8016282:	0c1b      	lsrs	r3, r3, #16
 8016284:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801628c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801628e:	429a      	cmp	r2, r3
 8016290:	d108      	bne.n	80162a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8016292:	68fb      	ldr	r3, [r7, #12]
 8016294:	0e1b      	lsrs	r3, r3, #24
 8016296:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801629a:	687b      	ldr	r3, [r7, #4]
 801629c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801629e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80162a0:	429a      	cmp	r2, r3
 80162a2:	d001      	beq.n	80162a8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80162a4:	2301      	movs	r3, #1
 80162a6:	e02b      	b.n	8016300 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80162a8:	4b17      	ldr	r3, [pc, #92]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80162aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80162ac:	08db      	lsrs	r3, r3, #3
 80162ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80162b2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80162b8:	693a      	ldr	r2, [r7, #16]
 80162ba:	429a      	cmp	r2, r3
 80162bc:	d01f      	beq.n	80162fe <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80162be:	4b12      	ldr	r3, [pc, #72]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80162c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80162c2:	4a11      	ldr	r2, [pc, #68]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80162c4:	f023 0301 	bic.w	r3, r3, #1
 80162c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80162ca:	f7ed fbe7 	bl	8003a9c <HAL_GetTick>
 80162ce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80162d0:	bf00      	nop
 80162d2:	f7ed fbe3 	bl	8003a9c <HAL_GetTick>
 80162d6:	4602      	mov	r2, r0
 80162d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162da:	4293      	cmp	r3, r2
 80162dc:	d0f9      	beq.n	80162d2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80162de:	4b0a      	ldr	r3, [pc, #40]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80162e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80162e2:	4b0a      	ldr	r3, [pc, #40]	@ (801630c <HAL_RCC_OscConfig+0x8b0>)
 80162e4:	4013      	ands	r3, r2
 80162e6:	687a      	ldr	r2, [r7, #4]
 80162e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80162ea:	00d2      	lsls	r2, r2, #3
 80162ec:	4906      	ldr	r1, [pc, #24]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80162ee:	4313      	orrs	r3, r2
 80162f0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80162f2:	4b05      	ldr	r3, [pc, #20]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80162f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80162f6:	4a04      	ldr	r2, [pc, #16]	@ (8016308 <HAL_RCC_OscConfig+0x8ac>)
 80162f8:	f043 0301 	orr.w	r3, r3, #1
 80162fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80162fe:	2300      	movs	r3, #0
}
 8016300:	4618      	mov	r0, r3
 8016302:	3730      	adds	r7, #48	@ 0x30
 8016304:	46bd      	mov	sp, r7
 8016306:	bd80      	pop	{r7, pc}
 8016308:	58024400 	.word	0x58024400
 801630c:	ffff0007 	.word	0xffff0007

08016310 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8016310:	b580      	push	{r7, lr}
 8016312:	b086      	sub	sp, #24
 8016314:	af00      	add	r7, sp, #0
 8016316:	6078      	str	r0, [r7, #4]
 8016318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	2b00      	cmp	r3, #0
 801631e:	d101      	bne.n	8016324 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8016320:	2301      	movs	r3, #1
 8016322:	e19c      	b.n	801665e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8016324:	4b8a      	ldr	r3, [pc, #552]	@ (8016550 <HAL_RCC_ClockConfig+0x240>)
 8016326:	681b      	ldr	r3, [r3, #0]
 8016328:	f003 030f 	and.w	r3, r3, #15
 801632c:	683a      	ldr	r2, [r7, #0]
 801632e:	429a      	cmp	r2, r3
 8016330:	d910      	bls.n	8016354 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8016332:	4b87      	ldr	r3, [pc, #540]	@ (8016550 <HAL_RCC_ClockConfig+0x240>)
 8016334:	681b      	ldr	r3, [r3, #0]
 8016336:	f023 020f 	bic.w	r2, r3, #15
 801633a:	4985      	ldr	r1, [pc, #532]	@ (8016550 <HAL_RCC_ClockConfig+0x240>)
 801633c:	683b      	ldr	r3, [r7, #0]
 801633e:	4313      	orrs	r3, r2
 8016340:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8016342:	4b83      	ldr	r3, [pc, #524]	@ (8016550 <HAL_RCC_ClockConfig+0x240>)
 8016344:	681b      	ldr	r3, [r3, #0]
 8016346:	f003 030f 	and.w	r3, r3, #15
 801634a:	683a      	ldr	r2, [r7, #0]
 801634c:	429a      	cmp	r2, r3
 801634e:	d001      	beq.n	8016354 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8016350:	2301      	movs	r3, #1
 8016352:	e184      	b.n	801665e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	681b      	ldr	r3, [r3, #0]
 8016358:	f003 0304 	and.w	r3, r3, #4
 801635c:	2b00      	cmp	r3, #0
 801635e:	d010      	beq.n	8016382 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	691a      	ldr	r2, [r3, #16]
 8016364:	4b7b      	ldr	r3, [pc, #492]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016366:	699b      	ldr	r3, [r3, #24]
 8016368:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801636c:	429a      	cmp	r2, r3
 801636e:	d908      	bls.n	8016382 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8016370:	4b78      	ldr	r3, [pc, #480]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016372:	699b      	ldr	r3, [r3, #24]
 8016374:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	691b      	ldr	r3, [r3, #16]
 801637c:	4975      	ldr	r1, [pc, #468]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 801637e:	4313      	orrs	r3, r2
 8016380:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	681b      	ldr	r3, [r3, #0]
 8016386:	f003 0308 	and.w	r3, r3, #8
 801638a:	2b00      	cmp	r3, #0
 801638c:	d010      	beq.n	80163b0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	695a      	ldr	r2, [r3, #20]
 8016392:	4b70      	ldr	r3, [pc, #448]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016394:	69db      	ldr	r3, [r3, #28]
 8016396:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801639a:	429a      	cmp	r2, r3
 801639c:	d908      	bls.n	80163b0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 801639e:	4b6d      	ldr	r3, [pc, #436]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80163a0:	69db      	ldr	r3, [r3, #28]
 80163a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	695b      	ldr	r3, [r3, #20]
 80163aa:	496a      	ldr	r1, [pc, #424]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80163ac:	4313      	orrs	r3, r2
 80163ae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	681b      	ldr	r3, [r3, #0]
 80163b4:	f003 0310 	and.w	r3, r3, #16
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d010      	beq.n	80163de <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	699a      	ldr	r2, [r3, #24]
 80163c0:	4b64      	ldr	r3, [pc, #400]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80163c2:	69db      	ldr	r3, [r3, #28]
 80163c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80163c8:	429a      	cmp	r2, r3
 80163ca:	d908      	bls.n	80163de <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80163cc:	4b61      	ldr	r3, [pc, #388]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80163ce:	69db      	ldr	r3, [r3, #28]
 80163d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	699b      	ldr	r3, [r3, #24]
 80163d8:	495e      	ldr	r1, [pc, #376]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80163da:	4313      	orrs	r3, r2
 80163dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	681b      	ldr	r3, [r3, #0]
 80163e2:	f003 0320 	and.w	r3, r3, #32
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d010      	beq.n	801640c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80163ea:	687b      	ldr	r3, [r7, #4]
 80163ec:	69da      	ldr	r2, [r3, #28]
 80163ee:	4b59      	ldr	r3, [pc, #356]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80163f0:	6a1b      	ldr	r3, [r3, #32]
 80163f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80163f6:	429a      	cmp	r2, r3
 80163f8:	d908      	bls.n	801640c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80163fa:	4b56      	ldr	r3, [pc, #344]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80163fc:	6a1b      	ldr	r3, [r3, #32]
 80163fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	69db      	ldr	r3, [r3, #28]
 8016406:	4953      	ldr	r1, [pc, #332]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016408:	4313      	orrs	r3, r2
 801640a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	681b      	ldr	r3, [r3, #0]
 8016410:	f003 0302 	and.w	r3, r3, #2
 8016414:	2b00      	cmp	r3, #0
 8016416:	d010      	beq.n	801643a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	68da      	ldr	r2, [r3, #12]
 801641c:	4b4d      	ldr	r3, [pc, #308]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 801641e:	699b      	ldr	r3, [r3, #24]
 8016420:	f003 030f 	and.w	r3, r3, #15
 8016424:	429a      	cmp	r2, r3
 8016426:	d908      	bls.n	801643a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8016428:	4b4a      	ldr	r3, [pc, #296]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 801642a:	699b      	ldr	r3, [r3, #24]
 801642c:	f023 020f 	bic.w	r2, r3, #15
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	68db      	ldr	r3, [r3, #12]
 8016434:	4947      	ldr	r1, [pc, #284]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016436:	4313      	orrs	r3, r2
 8016438:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	681b      	ldr	r3, [r3, #0]
 801643e:	f003 0301 	and.w	r3, r3, #1
 8016442:	2b00      	cmp	r3, #0
 8016444:	d055      	beq.n	80164f2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8016446:	4b43      	ldr	r3, [pc, #268]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016448:	699b      	ldr	r3, [r3, #24]
 801644a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	689b      	ldr	r3, [r3, #8]
 8016452:	4940      	ldr	r1, [pc, #256]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016454:	4313      	orrs	r3, r2
 8016456:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	685b      	ldr	r3, [r3, #4]
 801645c:	2b02      	cmp	r3, #2
 801645e:	d107      	bne.n	8016470 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8016460:	4b3c      	ldr	r3, [pc, #240]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016462:	681b      	ldr	r3, [r3, #0]
 8016464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016468:	2b00      	cmp	r3, #0
 801646a:	d121      	bne.n	80164b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 801646c:	2301      	movs	r3, #1
 801646e:	e0f6      	b.n	801665e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	685b      	ldr	r3, [r3, #4]
 8016474:	2b03      	cmp	r3, #3
 8016476:	d107      	bne.n	8016488 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8016478:	4b36      	ldr	r3, [pc, #216]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 801647a:	681b      	ldr	r3, [r3, #0]
 801647c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016480:	2b00      	cmp	r3, #0
 8016482:	d115      	bne.n	80164b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8016484:	2301      	movs	r3, #1
 8016486:	e0ea      	b.n	801665e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	685b      	ldr	r3, [r3, #4]
 801648c:	2b01      	cmp	r3, #1
 801648e:	d107      	bne.n	80164a0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8016490:	4b30      	ldr	r3, [pc, #192]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016498:	2b00      	cmp	r3, #0
 801649a:	d109      	bne.n	80164b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 801649c:	2301      	movs	r3, #1
 801649e:	e0de      	b.n	801665e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80164a0:	4b2c      	ldr	r3, [pc, #176]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80164a2:	681b      	ldr	r3, [r3, #0]
 80164a4:	f003 0304 	and.w	r3, r3, #4
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d101      	bne.n	80164b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80164ac:	2301      	movs	r3, #1
 80164ae:	e0d6      	b.n	801665e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80164b0:	4b28      	ldr	r3, [pc, #160]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80164b2:	691b      	ldr	r3, [r3, #16]
 80164b4:	f023 0207 	bic.w	r2, r3, #7
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	685b      	ldr	r3, [r3, #4]
 80164bc:	4925      	ldr	r1, [pc, #148]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80164be:	4313      	orrs	r3, r2
 80164c0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80164c2:	f7ed faeb 	bl	8003a9c <HAL_GetTick>
 80164c6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80164c8:	e00a      	b.n	80164e0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80164ca:	f7ed fae7 	bl	8003a9c <HAL_GetTick>
 80164ce:	4602      	mov	r2, r0
 80164d0:	697b      	ldr	r3, [r7, #20]
 80164d2:	1ad3      	subs	r3, r2, r3
 80164d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80164d8:	4293      	cmp	r3, r2
 80164da:	d901      	bls.n	80164e0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80164dc:	2303      	movs	r3, #3
 80164de:	e0be      	b.n	801665e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80164e0:	4b1c      	ldr	r3, [pc, #112]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 80164e2:	691b      	ldr	r3, [r3, #16]
 80164e4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	685b      	ldr	r3, [r3, #4]
 80164ec:	00db      	lsls	r3, r3, #3
 80164ee:	429a      	cmp	r2, r3
 80164f0:	d1eb      	bne.n	80164ca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	f003 0302 	and.w	r3, r3, #2
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	d010      	beq.n	8016520 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	68da      	ldr	r2, [r3, #12]
 8016502:	4b14      	ldr	r3, [pc, #80]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016504:	699b      	ldr	r3, [r3, #24]
 8016506:	f003 030f 	and.w	r3, r3, #15
 801650a:	429a      	cmp	r2, r3
 801650c:	d208      	bcs.n	8016520 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801650e:	4b11      	ldr	r3, [pc, #68]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 8016510:	699b      	ldr	r3, [r3, #24]
 8016512:	f023 020f 	bic.w	r2, r3, #15
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	68db      	ldr	r3, [r3, #12]
 801651a:	490e      	ldr	r1, [pc, #56]	@ (8016554 <HAL_RCC_ClockConfig+0x244>)
 801651c:	4313      	orrs	r3, r2
 801651e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8016520:	4b0b      	ldr	r3, [pc, #44]	@ (8016550 <HAL_RCC_ClockConfig+0x240>)
 8016522:	681b      	ldr	r3, [r3, #0]
 8016524:	f003 030f 	and.w	r3, r3, #15
 8016528:	683a      	ldr	r2, [r7, #0]
 801652a:	429a      	cmp	r2, r3
 801652c:	d214      	bcs.n	8016558 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801652e:	4b08      	ldr	r3, [pc, #32]	@ (8016550 <HAL_RCC_ClockConfig+0x240>)
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	f023 020f 	bic.w	r2, r3, #15
 8016536:	4906      	ldr	r1, [pc, #24]	@ (8016550 <HAL_RCC_ClockConfig+0x240>)
 8016538:	683b      	ldr	r3, [r7, #0]
 801653a:	4313      	orrs	r3, r2
 801653c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801653e:	4b04      	ldr	r3, [pc, #16]	@ (8016550 <HAL_RCC_ClockConfig+0x240>)
 8016540:	681b      	ldr	r3, [r3, #0]
 8016542:	f003 030f 	and.w	r3, r3, #15
 8016546:	683a      	ldr	r2, [r7, #0]
 8016548:	429a      	cmp	r2, r3
 801654a:	d005      	beq.n	8016558 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 801654c:	2301      	movs	r3, #1
 801654e:	e086      	b.n	801665e <HAL_RCC_ClockConfig+0x34e>
 8016550:	52002000 	.word	0x52002000
 8016554:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	681b      	ldr	r3, [r3, #0]
 801655c:	f003 0304 	and.w	r3, r3, #4
 8016560:	2b00      	cmp	r3, #0
 8016562:	d010      	beq.n	8016586 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	691a      	ldr	r2, [r3, #16]
 8016568:	4b3f      	ldr	r3, [pc, #252]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 801656a:	699b      	ldr	r3, [r3, #24]
 801656c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8016570:	429a      	cmp	r2, r3
 8016572:	d208      	bcs.n	8016586 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8016574:	4b3c      	ldr	r3, [pc, #240]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 8016576:	699b      	ldr	r3, [r3, #24]
 8016578:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	691b      	ldr	r3, [r3, #16]
 8016580:	4939      	ldr	r1, [pc, #228]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 8016582:	4313      	orrs	r3, r2
 8016584:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	f003 0308 	and.w	r3, r3, #8
 801658e:	2b00      	cmp	r3, #0
 8016590:	d010      	beq.n	80165b4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	695a      	ldr	r2, [r3, #20]
 8016596:	4b34      	ldr	r3, [pc, #208]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 8016598:	69db      	ldr	r3, [r3, #28]
 801659a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801659e:	429a      	cmp	r2, r3
 80165a0:	d208      	bcs.n	80165b4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80165a2:	4b31      	ldr	r3, [pc, #196]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 80165a4:	69db      	ldr	r3, [r3, #28]
 80165a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	695b      	ldr	r3, [r3, #20]
 80165ae:	492e      	ldr	r1, [pc, #184]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 80165b0:	4313      	orrs	r3, r2
 80165b2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	681b      	ldr	r3, [r3, #0]
 80165b8:	f003 0310 	and.w	r3, r3, #16
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d010      	beq.n	80165e2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	699a      	ldr	r2, [r3, #24]
 80165c4:	4b28      	ldr	r3, [pc, #160]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 80165c6:	69db      	ldr	r3, [r3, #28]
 80165c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80165cc:	429a      	cmp	r2, r3
 80165ce:	d208      	bcs.n	80165e2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80165d0:	4b25      	ldr	r3, [pc, #148]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 80165d2:	69db      	ldr	r3, [r3, #28]
 80165d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	699b      	ldr	r3, [r3, #24]
 80165dc:	4922      	ldr	r1, [pc, #136]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 80165de:	4313      	orrs	r3, r2
 80165e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	681b      	ldr	r3, [r3, #0]
 80165e6:	f003 0320 	and.w	r3, r3, #32
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d010      	beq.n	8016610 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	69da      	ldr	r2, [r3, #28]
 80165f2:	4b1d      	ldr	r3, [pc, #116]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 80165f4:	6a1b      	ldr	r3, [r3, #32]
 80165f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80165fa:	429a      	cmp	r2, r3
 80165fc:	d208      	bcs.n	8016610 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80165fe:	4b1a      	ldr	r3, [pc, #104]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 8016600:	6a1b      	ldr	r3, [r3, #32]
 8016602:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	69db      	ldr	r3, [r3, #28]
 801660a:	4917      	ldr	r1, [pc, #92]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 801660c:	4313      	orrs	r3, r2
 801660e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8016610:	f000 f8be 	bl	8016790 <HAL_RCC_GetSysClockFreq>
 8016614:	4602      	mov	r2, r0
 8016616:	4b14      	ldr	r3, [pc, #80]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 8016618:	699b      	ldr	r3, [r3, #24]
 801661a:	0a1b      	lsrs	r3, r3, #8
 801661c:	f003 030f 	and.w	r3, r3, #15
 8016620:	4912      	ldr	r1, [pc, #72]	@ (801666c <HAL_RCC_ClockConfig+0x35c>)
 8016622:	5ccb      	ldrb	r3, [r1, r3]
 8016624:	f003 031f 	and.w	r3, r3, #31
 8016628:	fa22 f303 	lsr.w	r3, r2, r3
 801662c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 801662e:	4b0e      	ldr	r3, [pc, #56]	@ (8016668 <HAL_RCC_ClockConfig+0x358>)
 8016630:	699b      	ldr	r3, [r3, #24]
 8016632:	f003 030f 	and.w	r3, r3, #15
 8016636:	4a0d      	ldr	r2, [pc, #52]	@ (801666c <HAL_RCC_ClockConfig+0x35c>)
 8016638:	5cd3      	ldrb	r3, [r2, r3]
 801663a:	f003 031f 	and.w	r3, r3, #31
 801663e:	693a      	ldr	r2, [r7, #16]
 8016640:	fa22 f303 	lsr.w	r3, r2, r3
 8016644:	4a0a      	ldr	r2, [pc, #40]	@ (8016670 <HAL_RCC_ClockConfig+0x360>)
 8016646:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8016648:	4a0a      	ldr	r2, [pc, #40]	@ (8016674 <HAL_RCC_ClockConfig+0x364>)
 801664a:	693b      	ldr	r3, [r7, #16]
 801664c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 801664e:	4b0a      	ldr	r3, [pc, #40]	@ (8016678 <HAL_RCC_ClockConfig+0x368>)
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	4618      	mov	r0, r3
 8016654:	f7ed f9d8 	bl	8003a08 <HAL_InitTick>
 8016658:	4603      	mov	r3, r0
 801665a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 801665c:	7bfb      	ldrb	r3, [r7, #15]
}
 801665e:	4618      	mov	r0, r3
 8016660:	3718      	adds	r7, #24
 8016662:	46bd      	mov	sp, r7
 8016664:	bd80      	pop	{r7, pc}
 8016666:	bf00      	nop
 8016668:	58024400 	.word	0x58024400
 801666c:	0801fcf8 	.word	0x0801fcf8
 8016670:	2400000c 	.word	0x2400000c
 8016674:	24000008 	.word	0x24000008
 8016678:	2400002c 	.word	0x2400002c

0801667c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 801667c:	b580      	push	{r7, lr}
 801667e:	b08c      	sub	sp, #48	@ 0x30
 8016680:	af00      	add	r7, sp, #0
 8016682:	60f8      	str	r0, [r7, #12]
 8016684:	60b9      	str	r1, [r7, #8]
 8016686:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8016688:	68fb      	ldr	r3, [r7, #12]
 801668a:	2b00      	cmp	r3, #0
 801668c:	d12a      	bne.n	80166e4 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 801668e:	4b2d      	ldr	r3, [pc, #180]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 8016690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016694:	4a2b      	ldr	r2, [pc, #172]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 8016696:	f043 0301 	orr.w	r3, r3, #1
 801669a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801669e:	4b29      	ldr	r3, [pc, #164]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 80166a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80166a4:	f003 0301 	and.w	r3, r3, #1
 80166a8:	61bb      	str	r3, [r7, #24]
 80166aa:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80166ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80166b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80166b2:	2302      	movs	r3, #2
 80166b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80166b6:	2303      	movs	r3, #3
 80166b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80166ba:	2300      	movs	r3, #0
 80166bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80166be:	2300      	movs	r3, #0
 80166c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80166c2:	f107 031c 	add.w	r3, r7, #28
 80166c6:	4619      	mov	r1, r3
 80166c8:	481f      	ldr	r0, [pc, #124]	@ (8016748 <HAL_RCC_MCOConfig+0xcc>)
 80166ca:	f7f4 ffc5 	bl	800b658 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80166ce:	4b1d      	ldr	r3, [pc, #116]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 80166d0:	691b      	ldr	r3, [r3, #16]
 80166d2:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 80166d6:	68b9      	ldr	r1, [r7, #8]
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	430b      	orrs	r3, r1
 80166dc:	4919      	ldr	r1, [pc, #100]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 80166de:	4313      	orrs	r3, r2
 80166e0:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 80166e2:	e02a      	b.n	801673a <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 80166e4:	4b17      	ldr	r3, [pc, #92]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 80166e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80166ea:	4a16      	ldr	r2, [pc, #88]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 80166ec:	f043 0304 	orr.w	r3, r3, #4
 80166f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80166f4:	4b13      	ldr	r3, [pc, #76]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 80166f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80166fa:	f003 0304 	and.w	r3, r3, #4
 80166fe:	617b      	str	r3, [r7, #20]
 8016700:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8016702:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016708:	2302      	movs	r3, #2
 801670a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801670c:	2303      	movs	r3, #3
 801670e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016710:	2300      	movs	r3, #0
 8016712:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8016714:	2300      	movs	r3, #0
 8016716:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8016718:	f107 031c 	add.w	r3, r7, #28
 801671c:	4619      	mov	r1, r3
 801671e:	480b      	ldr	r0, [pc, #44]	@ (801674c <HAL_RCC_MCOConfig+0xd0>)
 8016720:	f7f4 ff9a 	bl	800b658 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8016724:	4b07      	ldr	r3, [pc, #28]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 8016726:	691b      	ldr	r3, [r3, #16]
 8016728:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	01d9      	lsls	r1, r3, #7
 8016730:	68bb      	ldr	r3, [r7, #8]
 8016732:	430b      	orrs	r3, r1
 8016734:	4903      	ldr	r1, [pc, #12]	@ (8016744 <HAL_RCC_MCOConfig+0xc8>)
 8016736:	4313      	orrs	r3, r2
 8016738:	610b      	str	r3, [r1, #16]
}
 801673a:	bf00      	nop
 801673c:	3730      	adds	r7, #48	@ 0x30
 801673e:	46bd      	mov	sp, r7
 8016740:	bd80      	pop	{r7, pc}
 8016742:	bf00      	nop
 8016744:	58024400 	.word	0x58024400
 8016748:	58020000 	.word	0x58020000
 801674c:	58020800 	.word	0x58020800

08016750 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8016750:	b480      	push	{r7}
 8016752:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8016754:	4b05      	ldr	r3, [pc, #20]	@ (801676c <HAL_RCC_EnableCSS+0x1c>)
 8016756:	681b      	ldr	r3, [r3, #0]
 8016758:	4a04      	ldr	r2, [pc, #16]	@ (801676c <HAL_RCC_EnableCSS+0x1c>)
 801675a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801675e:	6013      	str	r3, [r2, #0]
}
 8016760:	bf00      	nop
 8016762:	46bd      	mov	sp, r7
 8016764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016768:	4770      	bx	lr
 801676a:	bf00      	nop
 801676c:	58024400 	.word	0x58024400

08016770 <HAL_RCC_DisableCSS>:
/**
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
 8016770:	b480      	push	{r7}
 8016772:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_CSSHSEON);
 8016774:	4b05      	ldr	r3, [pc, #20]	@ (801678c <HAL_RCC_DisableCSS+0x1c>)
 8016776:	681b      	ldr	r3, [r3, #0]
 8016778:	4a04      	ldr	r2, [pc, #16]	@ (801678c <HAL_RCC_DisableCSS+0x1c>)
 801677a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 801677e:	6013      	str	r3, [r2, #0]
}
 8016780:	bf00      	nop
 8016782:	46bd      	mov	sp, r7
 8016784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016788:	4770      	bx	lr
 801678a:	bf00      	nop
 801678c:	58024400 	.word	0x58024400

08016790 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8016790:	b480      	push	{r7}
 8016792:	b089      	sub	sp, #36	@ 0x24
 8016794:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8016796:	4bb3      	ldr	r3, [pc, #716]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016798:	691b      	ldr	r3, [r3, #16]
 801679a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801679e:	2b18      	cmp	r3, #24
 80167a0:	f200 8155 	bhi.w	8016a4e <HAL_RCC_GetSysClockFreq+0x2be>
 80167a4:	a201      	add	r2, pc, #4	@ (adr r2, 80167ac <HAL_RCC_GetSysClockFreq+0x1c>)
 80167a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80167aa:	bf00      	nop
 80167ac:	08016811 	.word	0x08016811
 80167b0:	08016a4f 	.word	0x08016a4f
 80167b4:	08016a4f 	.word	0x08016a4f
 80167b8:	08016a4f 	.word	0x08016a4f
 80167bc:	08016a4f 	.word	0x08016a4f
 80167c0:	08016a4f 	.word	0x08016a4f
 80167c4:	08016a4f 	.word	0x08016a4f
 80167c8:	08016a4f 	.word	0x08016a4f
 80167cc:	08016837 	.word	0x08016837
 80167d0:	08016a4f 	.word	0x08016a4f
 80167d4:	08016a4f 	.word	0x08016a4f
 80167d8:	08016a4f 	.word	0x08016a4f
 80167dc:	08016a4f 	.word	0x08016a4f
 80167e0:	08016a4f 	.word	0x08016a4f
 80167e4:	08016a4f 	.word	0x08016a4f
 80167e8:	08016a4f 	.word	0x08016a4f
 80167ec:	0801683d 	.word	0x0801683d
 80167f0:	08016a4f 	.word	0x08016a4f
 80167f4:	08016a4f 	.word	0x08016a4f
 80167f8:	08016a4f 	.word	0x08016a4f
 80167fc:	08016a4f 	.word	0x08016a4f
 8016800:	08016a4f 	.word	0x08016a4f
 8016804:	08016a4f 	.word	0x08016a4f
 8016808:	08016a4f 	.word	0x08016a4f
 801680c:	08016843 	.word	0x08016843
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8016810:	4b94      	ldr	r3, [pc, #592]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016812:	681b      	ldr	r3, [r3, #0]
 8016814:	f003 0320 	and.w	r3, r3, #32
 8016818:	2b00      	cmp	r3, #0
 801681a:	d009      	beq.n	8016830 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801681c:	4b91      	ldr	r3, [pc, #580]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801681e:	681b      	ldr	r3, [r3, #0]
 8016820:	08db      	lsrs	r3, r3, #3
 8016822:	f003 0303 	and.w	r3, r3, #3
 8016826:	4a90      	ldr	r2, [pc, #576]	@ (8016a68 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8016828:	fa22 f303 	lsr.w	r3, r2, r3
 801682c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 801682e:	e111      	b.n	8016a54 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8016830:	4b8d      	ldr	r3, [pc, #564]	@ (8016a68 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8016832:	61bb      	str	r3, [r7, #24]
      break;
 8016834:	e10e      	b.n	8016a54 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8016836:	4b8d      	ldr	r3, [pc, #564]	@ (8016a6c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8016838:	61bb      	str	r3, [r7, #24]
      break;
 801683a:	e10b      	b.n	8016a54 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 801683c:	4b8c      	ldr	r3, [pc, #560]	@ (8016a70 <HAL_RCC_GetSysClockFreq+0x2e0>)
 801683e:	61bb      	str	r3, [r7, #24]
      break;
 8016840:	e108      	b.n	8016a54 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8016842:	4b88      	ldr	r3, [pc, #544]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016846:	f003 0303 	and.w	r3, r3, #3
 801684a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 801684c:	4b85      	ldr	r3, [pc, #532]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801684e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016850:	091b      	lsrs	r3, r3, #4
 8016852:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016856:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8016858:	4b82      	ldr	r3, [pc, #520]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801685a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801685c:	f003 0301 	and.w	r3, r3, #1
 8016860:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8016862:	4b80      	ldr	r3, [pc, #512]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016866:	08db      	lsrs	r3, r3, #3
 8016868:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801686c:	68fa      	ldr	r2, [r7, #12]
 801686e:	fb02 f303 	mul.w	r3, r2, r3
 8016872:	ee07 3a90 	vmov	s15, r3
 8016876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801687a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 801687e:	693b      	ldr	r3, [r7, #16]
 8016880:	2b00      	cmp	r3, #0
 8016882:	f000 80e1 	beq.w	8016a48 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8016886:	697b      	ldr	r3, [r7, #20]
 8016888:	2b02      	cmp	r3, #2
 801688a:	f000 8083 	beq.w	8016994 <HAL_RCC_GetSysClockFreq+0x204>
 801688e:	697b      	ldr	r3, [r7, #20]
 8016890:	2b02      	cmp	r3, #2
 8016892:	f200 80a1 	bhi.w	80169d8 <HAL_RCC_GetSysClockFreq+0x248>
 8016896:	697b      	ldr	r3, [r7, #20]
 8016898:	2b00      	cmp	r3, #0
 801689a:	d003      	beq.n	80168a4 <HAL_RCC_GetSysClockFreq+0x114>
 801689c:	697b      	ldr	r3, [r7, #20]
 801689e:	2b01      	cmp	r3, #1
 80168a0:	d056      	beq.n	8016950 <HAL_RCC_GetSysClockFreq+0x1c0>
 80168a2:	e099      	b.n	80169d8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80168a4:	4b6f      	ldr	r3, [pc, #444]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80168a6:	681b      	ldr	r3, [r3, #0]
 80168a8:	f003 0320 	and.w	r3, r3, #32
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d02d      	beq.n	801690c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80168b0:	4b6c      	ldr	r3, [pc, #432]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80168b2:	681b      	ldr	r3, [r3, #0]
 80168b4:	08db      	lsrs	r3, r3, #3
 80168b6:	f003 0303 	and.w	r3, r3, #3
 80168ba:	4a6b      	ldr	r2, [pc, #428]	@ (8016a68 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80168bc:	fa22 f303 	lsr.w	r3, r2, r3
 80168c0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	ee07 3a90 	vmov	s15, r3
 80168c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80168cc:	693b      	ldr	r3, [r7, #16]
 80168ce:	ee07 3a90 	vmov	s15, r3
 80168d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80168d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80168da:	4b62      	ldr	r3, [pc, #392]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80168dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80168de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80168e2:	ee07 3a90 	vmov	s15, r3
 80168e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80168ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80168ee:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8016a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 80168f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80168f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80168fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80168fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016906:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 801690a:	e087      	b.n	8016a1c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801690c:	693b      	ldr	r3, [r7, #16]
 801690e:	ee07 3a90 	vmov	s15, r3
 8016912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016916:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8016a78 <HAL_RCC_GetSysClockFreq+0x2e8>
 801691a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801691e:	4b51      	ldr	r3, [pc, #324]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016926:	ee07 3a90 	vmov	s15, r3
 801692a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801692e:	ed97 6a02 	vldr	s12, [r7, #8]
 8016932:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8016a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 8016936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801693a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801693e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016946:	ee67 7a27 	vmul.f32	s15, s14, s15
 801694a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 801694e:	e065      	b.n	8016a1c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016950:	693b      	ldr	r3, [r7, #16]
 8016952:	ee07 3a90 	vmov	s15, r3
 8016956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801695a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8016a7c <HAL_RCC_GetSysClockFreq+0x2ec>
 801695e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016962:	4b40      	ldr	r3, [pc, #256]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801696a:	ee07 3a90 	vmov	s15, r3
 801696e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016972:	ed97 6a02 	vldr	s12, [r7, #8]
 8016976:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8016a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 801697a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801697e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801698a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801698e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8016992:	e043      	b.n	8016a1c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8016994:	693b      	ldr	r3, [r7, #16]
 8016996:	ee07 3a90 	vmov	s15, r3
 801699a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801699e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8016a80 <HAL_RCC_GetSysClockFreq+0x2f0>
 80169a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80169a6:	4b2f      	ldr	r3, [pc, #188]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80169a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80169aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80169ae:	ee07 3a90 	vmov	s15, r3
 80169b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80169b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80169ba:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8016a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 80169be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80169c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80169c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80169ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80169ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80169d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80169d6:	e021      	b.n	8016a1c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80169d8:	693b      	ldr	r3, [r7, #16]
 80169da:	ee07 3a90 	vmov	s15, r3
 80169de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80169e2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8016a7c <HAL_RCC_GetSysClockFreq+0x2ec>
 80169e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80169ea:	4b1e      	ldr	r3, [pc, #120]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80169ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80169ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80169f2:	ee07 3a90 	vmov	s15, r3
 80169f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80169fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80169fe:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8016a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 8016a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016a0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8016a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016a16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8016a1a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8016a1c:	4b11      	ldr	r3, [pc, #68]	@ (8016a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8016a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016a20:	0a5b      	lsrs	r3, r3, #9
 8016a22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016a26:	3301      	adds	r3, #1
 8016a28:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8016a2a:	683b      	ldr	r3, [r7, #0]
 8016a2c:	ee07 3a90 	vmov	s15, r3
 8016a30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8016a34:	edd7 6a07 	vldr	s13, [r7, #28]
 8016a38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016a40:	ee17 3a90 	vmov	r3, s15
 8016a44:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8016a46:	e005      	b.n	8016a54 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8016a48:	2300      	movs	r3, #0
 8016a4a:	61bb      	str	r3, [r7, #24]
      break;
 8016a4c:	e002      	b.n	8016a54 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8016a4e:	4b07      	ldr	r3, [pc, #28]	@ (8016a6c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8016a50:	61bb      	str	r3, [r7, #24]
      break;
 8016a52:	bf00      	nop
  }

  return sysclockfreq;
 8016a54:	69bb      	ldr	r3, [r7, #24]
}
 8016a56:	4618      	mov	r0, r3
 8016a58:	3724      	adds	r7, #36	@ 0x24
 8016a5a:	46bd      	mov	sp, r7
 8016a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a60:	4770      	bx	lr
 8016a62:	bf00      	nop
 8016a64:	58024400 	.word	0x58024400
 8016a68:	03d09000 	.word	0x03d09000
 8016a6c:	003d0900 	.word	0x003d0900
 8016a70:	017d7840 	.word	0x017d7840
 8016a74:	46000000 	.word	0x46000000
 8016a78:	4c742400 	.word	0x4c742400
 8016a7c:	4a742400 	.word	0x4a742400
 8016a80:	4bbebc20 	.word	0x4bbebc20

08016a84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8016a84:	b580      	push	{r7, lr}
 8016a86:	b082      	sub	sp, #8
 8016a88:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8016a8a:	f7ff fe81 	bl	8016790 <HAL_RCC_GetSysClockFreq>
 8016a8e:	4602      	mov	r2, r0
 8016a90:	4b10      	ldr	r3, [pc, #64]	@ (8016ad4 <HAL_RCC_GetHCLKFreq+0x50>)
 8016a92:	699b      	ldr	r3, [r3, #24]
 8016a94:	0a1b      	lsrs	r3, r3, #8
 8016a96:	f003 030f 	and.w	r3, r3, #15
 8016a9a:	490f      	ldr	r1, [pc, #60]	@ (8016ad8 <HAL_RCC_GetHCLKFreq+0x54>)
 8016a9c:	5ccb      	ldrb	r3, [r1, r3]
 8016a9e:	f003 031f 	and.w	r3, r3, #31
 8016aa2:	fa22 f303 	lsr.w	r3, r2, r3
 8016aa6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8016aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8016ad4 <HAL_RCC_GetHCLKFreq+0x50>)
 8016aaa:	699b      	ldr	r3, [r3, #24]
 8016aac:	f003 030f 	and.w	r3, r3, #15
 8016ab0:	4a09      	ldr	r2, [pc, #36]	@ (8016ad8 <HAL_RCC_GetHCLKFreq+0x54>)
 8016ab2:	5cd3      	ldrb	r3, [r2, r3]
 8016ab4:	f003 031f 	and.w	r3, r3, #31
 8016ab8:	687a      	ldr	r2, [r7, #4]
 8016aba:	fa22 f303 	lsr.w	r3, r2, r3
 8016abe:	4a07      	ldr	r2, [pc, #28]	@ (8016adc <HAL_RCC_GetHCLKFreq+0x58>)
 8016ac0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8016ac2:	4a07      	ldr	r2, [pc, #28]	@ (8016ae0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8016ac8:	4b04      	ldr	r3, [pc, #16]	@ (8016adc <HAL_RCC_GetHCLKFreq+0x58>)
 8016aca:	681b      	ldr	r3, [r3, #0]
}
 8016acc:	4618      	mov	r0, r3
 8016ace:	3708      	adds	r7, #8
 8016ad0:	46bd      	mov	sp, r7
 8016ad2:	bd80      	pop	{r7, pc}
 8016ad4:	58024400 	.word	0x58024400
 8016ad8:	0801fcf8 	.word	0x0801fcf8
 8016adc:	2400000c 	.word	0x2400000c
 8016ae0:	24000008 	.word	0x24000008

08016ae4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8016ae4:	b580      	push	{r7, lr}
 8016ae6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8016ae8:	f7ff ffcc 	bl	8016a84 <HAL_RCC_GetHCLKFreq>
 8016aec:	4602      	mov	r2, r0
 8016aee:	4b06      	ldr	r3, [pc, #24]	@ (8016b08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8016af0:	69db      	ldr	r3, [r3, #28]
 8016af2:	091b      	lsrs	r3, r3, #4
 8016af4:	f003 0307 	and.w	r3, r3, #7
 8016af8:	4904      	ldr	r1, [pc, #16]	@ (8016b0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8016afa:	5ccb      	ldrb	r3, [r1, r3]
 8016afc:	f003 031f 	and.w	r3, r3, #31
 8016b00:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8016b04:	4618      	mov	r0, r3
 8016b06:	bd80      	pop	{r7, pc}
 8016b08:	58024400 	.word	0x58024400
 8016b0c:	0801fcf8 	.word	0x0801fcf8

08016b10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8016b10:	b580      	push	{r7, lr}
 8016b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8016b14:	f7ff ffb6 	bl	8016a84 <HAL_RCC_GetHCLKFreq>
 8016b18:	4602      	mov	r2, r0
 8016b1a:	4b06      	ldr	r3, [pc, #24]	@ (8016b34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8016b1c:	69db      	ldr	r3, [r3, #28]
 8016b1e:	0a1b      	lsrs	r3, r3, #8
 8016b20:	f003 0307 	and.w	r3, r3, #7
 8016b24:	4904      	ldr	r1, [pc, #16]	@ (8016b38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8016b26:	5ccb      	ldrb	r3, [r1, r3]
 8016b28:	f003 031f 	and.w	r3, r3, #31
 8016b2c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8016b30:	4618      	mov	r0, r3
 8016b32:	bd80      	pop	{r7, pc}
 8016b34:	58024400 	.word	0x58024400
 8016b38:	0801fcf8 	.word	0x0801fcf8

08016b3c <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct: pointer to an RCC_OscInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8016b3c:	b580      	push	{r7, lr}
 8016b3e:	b082      	sub	sp, #8
 8016b40:	af00      	add	r7, sp, #0
 8016b42:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_CSI | \
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	223f      	movs	r2, #63	@ 0x3f
 8016b48:	601a      	str	r2, [r3, #0]
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
  }
#else
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8016b4a:	4b72      	ldr	r3, [pc, #456]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016b4c:	681b      	ldr	r3, [r3, #0]
 8016b4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8016b52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8016b56:	d104      	bne.n	8016b62 <HAL_RCC_GetOscConfig+0x26>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 8016b5e:	605a      	str	r2, [r3, #4]
 8016b60:	e00e      	b.n	8016b80 <HAL_RCC_GetOscConfig+0x44>
  }
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 8016b62:	4b6c      	ldr	r3, [pc, #432]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016b64:	681b      	ldr	r3, [r3, #0]
 8016b66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8016b6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016b6e:	d104      	bne.n	8016b7a <HAL_RCC_GetOscConfig+0x3e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8016b76:	605a      	str	r2, [r3, #4]
 8016b78:	e002      	b.n	8016b80 <HAL_RCC_GetOscConfig+0x44>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8016b7a:	687b      	ldr	r3, [r7, #4]
 8016b7c:	2200      	movs	r2, #0
 8016b7e:	605a      	str	r2, [r3, #4]
  }
#endif /* RCC_CR_HSEEXT */

  /* Get the CSI configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_CSION) == RCC_CR_CSION)
 8016b80:	4b64      	ldr	r3, [pc, #400]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016b82:	681b      	ldr	r3, [r3, #0]
 8016b84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016b88:	2b80      	cmp	r3, #128	@ 0x80
 8016b8a:	d103      	bne.n	8016b94 <HAL_RCC_GetOscConfig+0x58>
  {
    RCC_OscInitStruct->CSIState = RCC_CSI_ON;
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	2280      	movs	r2, #128	@ 0x80
 8016b90:	61da      	str	r2, [r3, #28]
 8016b92:	e002      	b.n	8016b9a <HAL_RCC_GetOscConfig+0x5e>
  }
  else
  {
    RCC_OscInitStruct->CSIState = RCC_CSI_OFF;
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	2200      	movs	r2, #0
 8016b98:	61da      	str	r2, [r3, #28]
  }

#if defined(RCC_VER_X)
  if (HAL_GetREVID() <= REV_ID_Y)
 8016b9a:	f7ed f819 	bl	8003bd0 <HAL_GetREVID>
 8016b9e:	4603      	mov	r3, r0
 8016ba0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8016ba4:	4293      	cmp	r3, r2
 8016ba6:	d807      	bhi.n	8016bb8 <HAL_RCC_GetOscConfig+0x7c>
  {
    RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRIM_Msk) >> HAL_RCC_REV_Y_CSITRIM_Pos);
 8016ba8:	4b5a      	ldr	r3, [pc, #360]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016baa:	685b      	ldr	r3, [r3, #4]
 8016bac:	0e9b      	lsrs	r3, r3, #26
 8016bae:	f003 021f 	and.w	r2, r3, #31
 8016bb2:	687b      	ldr	r3, [r7, #4]
 8016bb4:	621a      	str	r2, [r3, #32]
 8016bb6:	e006      	b.n	8016bc6 <HAL_RCC_GetOscConfig+0x8a>
  }
  else
  {
    RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM) >> RCC_CSICFGR_CSITRIM_Pos);
 8016bb8:	4b56      	ldr	r3, [pc, #344]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016bba:	68db      	ldr	r3, [r3, #12]
 8016bbc:	0e1b      	lsrs	r3, r3, #24
 8016bbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	621a      	str	r2, [r3, #32]
#else
  RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM) >> RCC_CSICFGR_CSITRIM_Pos);
#endif /*RCC_VER_X*/

  /* Get the HSI configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 8016bc6:	4b53      	ldr	r3, [pc, #332]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016bc8:	681b      	ldr	r3, [r3, #0]
 8016bca:	f003 0301 	and.w	r3, r3, #1
 8016bce:	2b01      	cmp	r3, #1
 8016bd0:	d103      	bne.n	8016bda <HAL_RCC_GetOscConfig+0x9e>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8016bd2:	687b      	ldr	r3, [r7, #4]
 8016bd4:	2201      	movs	r2, #1
 8016bd6:	60da      	str	r2, [r3, #12]
 8016bd8:	e002      	b.n	8016be0 <HAL_RCC_GetOscConfig+0xa4>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	2200      	movs	r2, #0
 8016bde:	60da      	str	r2, [r3, #12]
  }

#if defined(RCC_VER_X)
  if (HAL_GetREVID() <= REV_ID_Y)
 8016be0:	f7ec fff6 	bl	8003bd0 <HAL_GetREVID>
 8016be4:	4603      	mov	r3, r0
 8016be6:	f241 0203 	movw	r2, #4099	@ 0x1003
 8016bea:	4293      	cmp	r3, r2
 8016bec:	d807      	bhi.n	8016bfe <HAL_RCC_GetOscConfig+0xc2>
  {
    RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk) >> HAL_RCC_REV_Y_HSITRIM_Pos);
 8016bee:	4b49      	ldr	r3, [pc, #292]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016bf0:	685b      	ldr	r3, [r3, #4]
 8016bf2:	0b1b      	lsrs	r3, r3, #12
 8016bf4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	611a      	str	r2, [r3, #16]
 8016bfc:	e006      	b.n	8016c0c <HAL_RCC_GetOscConfig+0xd0>
  }
  else
  {
    RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM) >> RCC_HSICFGR_HSITRIM_Pos);
 8016bfe:	4b45      	ldr	r3, [pc, #276]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016c00:	685b      	ldr	r3, [r3, #4]
 8016c02:	0e1b      	lsrs	r3, r3, #24
 8016c04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	611a      	str	r2, [r3, #16]
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
  }
#else
  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8016c0c:	4b41      	ldr	r3, [pc, #260]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016c10:	f003 0304 	and.w	r3, r3, #4
 8016c14:	2b04      	cmp	r3, #4
 8016c16:	d103      	bne.n	8016c20 <HAL_RCC_GetOscConfig+0xe4>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8016c18:	687b      	ldr	r3, [r7, #4]
 8016c1a:	2205      	movs	r2, #5
 8016c1c:	609a      	str	r2, [r3, #8]
 8016c1e:	e00c      	b.n	8016c3a <HAL_RCC_GetOscConfig+0xfe>
  }
  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8016c20:	4b3c      	ldr	r3, [pc, #240]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016c24:	f003 0301 	and.w	r3, r3, #1
 8016c28:	2b01      	cmp	r3, #1
 8016c2a:	d103      	bne.n	8016c34 <HAL_RCC_GetOscConfig+0xf8>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	2201      	movs	r2, #1
 8016c30:	609a      	str	r2, [r3, #8]
 8016c32:	e002      	b.n	8016c3a <HAL_RCC_GetOscConfig+0xfe>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	2200      	movs	r2, #0
 8016c38:	609a      	str	r2, [r3, #8]
  }
#endif /* RCC_BDCR_LSEEXT */

  /* Get the LSI configuration -----------------------------------------------*/
  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 8016c3a:	4b36      	ldr	r3, [pc, #216]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016c3e:	f003 0301 	and.w	r3, r3, #1
 8016c42:	2b01      	cmp	r3, #1
 8016c44:	d103      	bne.n	8016c4e <HAL_RCC_GetOscConfig+0x112>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8016c46:	687b      	ldr	r3, [r7, #4]
 8016c48:	2201      	movs	r2, #1
 8016c4a:	615a      	str	r2, [r3, #20]
 8016c4c:	e002      	b.n	8016c54 <HAL_RCC_GetOscConfig+0x118>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	2200      	movs	r2, #0
 8016c52:	615a      	str	r2, [r3, #20]
  }

  /* Get the HSI48 configuration ---------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSI48ON) == RCC_CR_HSI48ON)
 8016c54:	4b2f      	ldr	r3, [pc, #188]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016c56:	681b      	ldr	r3, [r3, #0]
 8016c58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8016c5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016c60:	d103      	bne.n	8016c6a <HAL_RCC_GetOscConfig+0x12e>
  {
    RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	2201      	movs	r2, #1
 8016c66:	619a      	str	r2, [r3, #24]
 8016c68:	e002      	b.n	8016c70 <HAL_RCC_GetOscConfig+0x134>
  }
  else
  {
    RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	2200      	movs	r2, #0
 8016c6e:	619a      	str	r2, [r3, #24]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 8016c70:	4b28      	ldr	r3, [pc, #160]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016c72:	681b      	ldr	r3, [r3, #0]
 8016c74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8016c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016c7c:	d103      	bne.n	8016c86 <HAL_RCC_GetOscConfig+0x14a>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	2202      	movs	r2, #2
 8016c82:	625a      	str	r2, [r3, #36]	@ 0x24
 8016c84:	e002      	b.n	8016c8c <HAL_RCC_GetOscConfig+0x150>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	2201      	movs	r2, #1
 8016c8a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8016c8c:	4b21      	ldr	r3, [pc, #132]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016c90:	f003 0203 	and.w	r2, r3, #3
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos);
 8016c98:	4b1e      	ldr	r3, [pc, #120]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016c9c:	091b      	lsrs	r3, r3, #4
 8016c9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) >> RCC_PLL1DIVR_N1_Pos) + 1U;
 8016ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016cae:	1c5a      	adds	r2, r3, #1
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) + 1U;
 8016cb4:	4b17      	ldr	r3, [pc, #92]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016cb8:	0e1b      	lsrs	r3, r3, #24
 8016cba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016cbe:	1c5a      	adds	r2, r3, #1
 8016cc0:	687b      	ldr	r3, [r7, #4]
 8016cc2:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) + 1U;
 8016cc4:	4b13      	ldr	r3, [pc, #76]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016cc8:	0a5b      	lsrs	r3, r3, #9
 8016cca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016cce:	1c5a      	adds	r2, r3, #1
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) + 1U;
 8016cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016cd8:	0c1b      	lsrs	r3, r3, #16
 8016cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016cde:	1c5a      	adds	r2, r3, #1
 8016ce0:	687b      	ldr	r3, [r7, #4]
 8016ce2:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC_OscInitStruct->PLL.PLLRGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL1RGE));
 8016ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ce8:	f003 020c 	and.w	r2, r3, #12
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	641a      	str	r2, [r3, #64]	@ 0x40
  RCC_OscInitStruct->PLL.PLLVCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL1VCOSEL) >> RCC_PLLCFGR_PLL1VCOSEL_Pos);
 8016cf0:	4b08      	ldr	r3, [pc, #32]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016cf4:	085b      	lsrs	r3, r3, #1
 8016cf6:	f003 0201 	and.w	r2, r3, #1
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	645a      	str	r2, [r3, #68]	@ 0x44
  RCC_OscInitStruct->PLL.PLLFRACN = (uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos));
 8016cfe:	4b05      	ldr	r3, [pc, #20]	@ (8016d14 <HAL_RCC_GetOscConfig+0x1d8>)
 8016d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016d02:	08db      	lsrs	r3, r3, #3
 8016d04:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8016d0c:	bf00      	nop
 8016d0e:	3708      	adds	r7, #8
 8016d10:	46bd      	mov	sp, r7
 8016d12:	bd80      	pop	{r7, pc}
 8016d14:	58024400 	.word	0x58024400

08016d18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8016d18:	b480      	push	{r7}
 8016d1a:	b083      	sub	sp, #12
 8016d1c:	af00      	add	r7, sp, #0
 8016d1e:	6078      	str	r0, [r7, #4]
 8016d20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8016d22:	687b      	ldr	r3, [r7, #4]
 8016d24:	223f      	movs	r2, #63	@ 0x3f
 8016d26:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8016d28:	4b1a      	ldr	r3, [pc, #104]	@ (8016d94 <HAL_RCC_GetClockConfig+0x7c>)
 8016d2a:	691b      	ldr	r3, [r3, #16]
 8016d2c:	f003 0207 	and.w	r2, r3, #7
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8016d34:	4b17      	ldr	r3, [pc, #92]	@ (8016d94 <HAL_RCC_GetClockConfig+0x7c>)
 8016d36:	699b      	ldr	r3, [r3, #24]
 8016d38:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8016d40:	4b14      	ldr	r3, [pc, #80]	@ (8016d94 <HAL_RCC_GetClockConfig+0x7c>)
 8016d42:	699b      	ldr	r3, [r3, #24]
 8016d44:	f003 020f 	and.w	r2, r3, #15
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8016d4c:	4b11      	ldr	r3, [pc, #68]	@ (8016d94 <HAL_RCC_GetClockConfig+0x7c>)
 8016d4e:	699b      	ldr	r3, [r3, #24]
 8016d50:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8016d58:	4b0e      	ldr	r3, [pc, #56]	@ (8016d94 <HAL_RCC_GetClockConfig+0x7c>)
 8016d5a:	69db      	ldr	r3, [r3, #28]
 8016d5c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8016d64:	4b0b      	ldr	r3, [pc, #44]	@ (8016d94 <HAL_RCC_GetClockConfig+0x7c>)
 8016d66:	69db      	ldr	r3, [r3, #28]
 8016d68:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8016d70:	4b08      	ldr	r3, [pc, #32]	@ (8016d94 <HAL_RCC_GetClockConfig+0x7c>)
 8016d72:	6a1b      	ldr	r3, [r3, #32]
 8016d74:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8016d7c:	4b06      	ldr	r3, [pc, #24]	@ (8016d98 <HAL_RCC_GetClockConfig+0x80>)
 8016d7e:	681b      	ldr	r3, [r3, #0]
 8016d80:	f003 020f 	and.w	r2, r3, #15
 8016d84:	683b      	ldr	r3, [r7, #0]
 8016d86:	601a      	str	r2, [r3, #0]
}
 8016d88:	bf00      	nop
 8016d8a:	370c      	adds	r7, #12
 8016d8c:	46bd      	mov	sp, r7
 8016d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d92:	4770      	bx	lr
 8016d94:	58024400 	.word	0x58024400
 8016d98:	52002000 	.word	0x52002000

08016d9c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8016d9c:	b580      	push	{r7, lr}
 8016d9e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8016da0:	4b07      	ldr	r3, [pc, #28]	@ (8016dc0 <HAL_RCC_NMI_IRQHandler+0x24>)
 8016da2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8016da4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8016da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8016dac:	d105      	bne.n	8016dba <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8016dae:	f000 f809 	bl	8016dc4 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8016db2:	4b03      	ldr	r3, [pc, #12]	@ (8016dc0 <HAL_RCC_NMI_IRQHandler+0x24>)
 8016db4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8016db8:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 8016dba:	bf00      	nop
 8016dbc:	bd80      	pop	{r7, pc}
 8016dbe:	bf00      	nop
 8016dc0:	58024400 	.word	0x58024400

08016dc4 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8016dc4:	b480      	push	{r7}
 8016dc6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8016dc8:	bf00      	nop
 8016dca:	46bd      	mov	sp, r7
 8016dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd0:	4770      	bx	lr
	...

08016dd4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8016dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8016dd8:	b0ca      	sub	sp, #296	@ 0x128
 8016dda:	af00      	add	r7, sp, #0
 8016ddc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8016de0:	2300      	movs	r3, #0
 8016de2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8016de6:	2300      	movs	r3, #0
 8016de8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8016dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016df4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8016df8:	2500      	movs	r5, #0
 8016dfa:	ea54 0305 	orrs.w	r3, r4, r5
 8016dfe:	d049      	beq.n	8016e94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8016e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8016e06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8016e0a:	d02f      	beq.n	8016e6c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8016e0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8016e10:	d828      	bhi.n	8016e64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8016e12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016e16:	d01a      	beq.n	8016e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8016e18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016e1c:	d822      	bhi.n	8016e64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8016e1e:	2b00      	cmp	r3, #0
 8016e20:	d003      	beq.n	8016e2a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8016e22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016e26:	d007      	beq.n	8016e38 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8016e28:	e01c      	b.n	8016e64 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016e2a:	4bb8      	ldr	r3, [pc, #736]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e2e:	4ab7      	ldr	r2, [pc, #732]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016e34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8016e36:	e01a      	b.n	8016e6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8016e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e3c:	3308      	adds	r3, #8
 8016e3e:	2102      	movs	r1, #2
 8016e40:	4618      	mov	r0, r3
 8016e42:	f002 ff4d 	bl	8019ce0 <RCCEx_PLL2_Config>
 8016e46:	4603      	mov	r3, r0
 8016e48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8016e4c:	e00f      	b.n	8016e6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8016e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e52:	3328      	adds	r3, #40	@ 0x28
 8016e54:	2102      	movs	r1, #2
 8016e56:	4618      	mov	r0, r3
 8016e58:	f002 fff4 	bl	8019e44 <RCCEx_PLL3_Config>
 8016e5c:	4603      	mov	r3, r0
 8016e5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8016e62:	e004      	b.n	8016e6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016e64:	2301      	movs	r3, #1
 8016e66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016e6a:	e000      	b.n	8016e6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8016e6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016e72:	2b00      	cmp	r3, #0
 8016e74:	d10a      	bne.n	8016e8c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8016e76:	4ba5      	ldr	r3, [pc, #660]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016e78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016e7a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8016e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8016e84:	4aa1      	ldr	r2, [pc, #644]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016e86:	430b      	orrs	r3, r1
 8016e88:	6513      	str	r3, [r2, #80]	@ 0x50
 8016e8a:	e003      	b.n	8016e94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016e8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016e90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8016e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e9c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8016ea0:	f04f 0900 	mov.w	r9, #0
 8016ea4:	ea58 0309 	orrs.w	r3, r8, r9
 8016ea8:	d047      	beq.n	8016f3a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8016eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016eb0:	2b04      	cmp	r3, #4
 8016eb2:	d82a      	bhi.n	8016f0a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8016eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8016ebc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8016eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016eba:	bf00      	nop
 8016ebc:	08016ed1 	.word	0x08016ed1
 8016ec0:	08016edf 	.word	0x08016edf
 8016ec4:	08016ef5 	.word	0x08016ef5
 8016ec8:	08016f13 	.word	0x08016f13
 8016ecc:	08016f13 	.word	0x08016f13
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016ed0:	4b8e      	ldr	r3, [pc, #568]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ed4:	4a8d      	ldr	r2, [pc, #564]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016ed6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016eda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8016edc:	e01a      	b.n	8016f14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016ee2:	3308      	adds	r3, #8
 8016ee4:	2100      	movs	r1, #0
 8016ee6:	4618      	mov	r0, r3
 8016ee8:	f002 fefa 	bl	8019ce0 <RCCEx_PLL2_Config>
 8016eec:	4603      	mov	r3, r0
 8016eee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8016ef2:	e00f      	b.n	8016f14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8016ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016ef8:	3328      	adds	r3, #40	@ 0x28
 8016efa:	2100      	movs	r1, #0
 8016efc:	4618      	mov	r0, r3
 8016efe:	f002 ffa1 	bl	8019e44 <RCCEx_PLL3_Config>
 8016f02:	4603      	mov	r3, r0
 8016f04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8016f08:	e004      	b.n	8016f14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016f0a:	2301      	movs	r3, #1
 8016f0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016f10:	e000      	b.n	8016f14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8016f12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016f14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016f18:	2b00      	cmp	r3, #0
 8016f1a:	d10a      	bne.n	8016f32 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8016f1c:	4b7b      	ldr	r3, [pc, #492]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016f20:	f023 0107 	bic.w	r1, r3, #7
 8016f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f2a:	4a78      	ldr	r2, [pc, #480]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016f2c:	430b      	orrs	r3, r1
 8016f2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8016f30:	e003      	b.n	8016f3a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016f32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016f36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8016f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f42:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8016f46:	f04f 0b00 	mov.w	fp, #0
 8016f4a:	ea5a 030b 	orrs.w	r3, sl, fp
 8016f4e:	d04c      	beq.n	8016fea <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8016f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016f56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016f5a:	d030      	beq.n	8016fbe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8016f5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016f60:	d829      	bhi.n	8016fb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8016f62:	2bc0      	cmp	r3, #192	@ 0xc0
 8016f64:	d02d      	beq.n	8016fc2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8016f66:	2bc0      	cmp	r3, #192	@ 0xc0
 8016f68:	d825      	bhi.n	8016fb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8016f6a:	2b80      	cmp	r3, #128	@ 0x80
 8016f6c:	d018      	beq.n	8016fa0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8016f6e:	2b80      	cmp	r3, #128	@ 0x80
 8016f70:	d821      	bhi.n	8016fb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d002      	beq.n	8016f7c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8016f76:	2b40      	cmp	r3, #64	@ 0x40
 8016f78:	d007      	beq.n	8016f8a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8016f7a:	e01c      	b.n	8016fb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016f7c:	4b63      	ldr	r3, [pc, #396]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016f80:	4a62      	ldr	r2, [pc, #392]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016f82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016f86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8016f88:	e01c      	b.n	8016fc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f8e:	3308      	adds	r3, #8
 8016f90:	2100      	movs	r1, #0
 8016f92:	4618      	mov	r0, r3
 8016f94:	f002 fea4 	bl	8019ce0 <RCCEx_PLL2_Config>
 8016f98:	4603      	mov	r3, r0
 8016f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8016f9e:	e011      	b.n	8016fc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8016fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016fa4:	3328      	adds	r3, #40	@ 0x28
 8016fa6:	2100      	movs	r1, #0
 8016fa8:	4618      	mov	r0, r3
 8016faa:	f002 ff4b 	bl	8019e44 <RCCEx_PLL3_Config>
 8016fae:	4603      	mov	r3, r0
 8016fb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8016fb4:	e006      	b.n	8016fc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8016fb6:	2301      	movs	r3, #1
 8016fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016fbc:	e002      	b.n	8016fc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8016fbe:	bf00      	nop
 8016fc0:	e000      	b.n	8016fc4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8016fc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	d10a      	bne.n	8016fe2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8016fcc:	4b4f      	ldr	r3, [pc, #316]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016fd0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8016fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016fda:	4a4c      	ldr	r2, [pc, #304]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8016fdc:	430b      	orrs	r3, r1
 8016fde:	6513      	str	r3, [r2, #80]	@ 0x50
 8016fe0:	e003      	b.n	8016fea <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8016fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ff2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8016ff6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8016ffa:	2300      	movs	r3, #0
 8016ffc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8017000:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8017004:	460b      	mov	r3, r1
 8017006:	4313      	orrs	r3, r2
 8017008:	d053      	beq.n	80170b2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 801700a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801700e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8017012:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8017016:	d035      	beq.n	8017084 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8017018:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801701c:	d82e      	bhi.n	801707c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 801701e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8017022:	d031      	beq.n	8017088 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8017024:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8017028:	d828      	bhi.n	801707c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 801702a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801702e:	d01a      	beq.n	8017066 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8017030:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8017034:	d822      	bhi.n	801707c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8017036:	2b00      	cmp	r3, #0
 8017038:	d003      	beq.n	8017042 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 801703a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801703e:	d007      	beq.n	8017050 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8017040:	e01c      	b.n	801707c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8017042:	4b32      	ldr	r3, [pc, #200]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8017044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017046:	4a31      	ldr	r2, [pc, #196]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8017048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801704c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801704e:	e01c      	b.n	801708a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8017050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017054:	3308      	adds	r3, #8
 8017056:	2100      	movs	r1, #0
 8017058:	4618      	mov	r0, r3
 801705a:	f002 fe41 	bl	8019ce0 <RCCEx_PLL2_Config>
 801705e:	4603      	mov	r3, r0
 8017060:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8017064:	e011      	b.n	801708a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8017066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801706a:	3328      	adds	r3, #40	@ 0x28
 801706c:	2100      	movs	r1, #0
 801706e:	4618      	mov	r0, r3
 8017070:	f002 fee8 	bl	8019e44 <RCCEx_PLL3_Config>
 8017074:	4603      	mov	r3, r0
 8017076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801707a:	e006      	b.n	801708a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 801707c:	2301      	movs	r3, #1
 801707e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017082:	e002      	b.n	801708a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8017084:	bf00      	nop
 8017086:	e000      	b.n	801708a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8017088:	bf00      	nop
    }

    if (ret == HAL_OK)
 801708a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801708e:	2b00      	cmp	r3, #0
 8017090:	d10b      	bne.n	80170aa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8017092:	4b1e      	ldr	r3, [pc, #120]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8017094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017096:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 801709a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801709e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80170a2:	4a1a      	ldr	r2, [pc, #104]	@ (801710c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80170a4:	430b      	orrs	r3, r1
 80170a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80170a8:	e003      	b.n	80170b2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80170aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80170ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80170b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80170b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170ba:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80170be:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80170c2:	2300      	movs	r3, #0
 80170c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80170c8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80170cc:	460b      	mov	r3, r1
 80170ce:	4313      	orrs	r3, r2
 80170d0:	d056      	beq.n	8017180 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80170d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80170d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80170da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80170de:	d038      	beq.n	8017152 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80170e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80170e4:	d831      	bhi.n	801714a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80170e6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80170ea:	d034      	beq.n	8017156 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80170ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80170f0:	d82b      	bhi.n	801714a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80170f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80170f6:	d01d      	beq.n	8017134 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80170f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80170fc:	d825      	bhi.n	801714a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80170fe:	2b00      	cmp	r3, #0
 8017100:	d006      	beq.n	8017110 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8017102:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8017106:	d00a      	beq.n	801711e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8017108:	e01f      	b.n	801714a <HAL_RCCEx_PeriphCLKConfig+0x376>
 801710a:	bf00      	nop
 801710c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8017110:	4ba2      	ldr	r3, [pc, #648]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8017112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017114:	4aa1      	ldr	r2, [pc, #644]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8017116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801711a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801711c:	e01c      	b.n	8017158 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801711e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017122:	3308      	adds	r3, #8
 8017124:	2100      	movs	r1, #0
 8017126:	4618      	mov	r0, r3
 8017128:	f002 fdda 	bl	8019ce0 <RCCEx_PLL2_Config>
 801712c:	4603      	mov	r3, r0
 801712e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8017132:	e011      	b.n	8017158 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8017134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017138:	3328      	adds	r3, #40	@ 0x28
 801713a:	2100      	movs	r1, #0
 801713c:	4618      	mov	r0, r3
 801713e:	f002 fe81 	bl	8019e44 <RCCEx_PLL3_Config>
 8017142:	4603      	mov	r3, r0
 8017144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8017148:	e006      	b.n	8017158 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 801714a:	2301      	movs	r3, #1
 801714c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017150:	e002      	b.n	8017158 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8017152:	bf00      	nop
 8017154:	e000      	b.n	8017158 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8017156:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017158:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801715c:	2b00      	cmp	r3, #0
 801715e:	d10b      	bne.n	8017178 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8017160:	4b8e      	ldr	r3, [pc, #568]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8017162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017164:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8017168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801716c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8017170:	4a8a      	ldr	r2, [pc, #552]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8017172:	430b      	orrs	r3, r1
 8017174:	6593      	str	r3, [r2, #88]	@ 0x58
 8017176:	e003      	b.n	8017180 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801717c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8017180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017188:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 801718c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8017190:	2300      	movs	r3, #0
 8017192:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8017196:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 801719a:	460b      	mov	r3, r1
 801719c:	4313      	orrs	r3, r2
 801719e:	d03a      	beq.n	8017216 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80171a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80171a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80171a6:	2b30      	cmp	r3, #48	@ 0x30
 80171a8:	d01f      	beq.n	80171ea <HAL_RCCEx_PeriphCLKConfig+0x416>
 80171aa:	2b30      	cmp	r3, #48	@ 0x30
 80171ac:	d819      	bhi.n	80171e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80171ae:	2b20      	cmp	r3, #32
 80171b0:	d00c      	beq.n	80171cc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80171b2:	2b20      	cmp	r3, #32
 80171b4:	d815      	bhi.n	80171e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d019      	beq.n	80171ee <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80171ba:	2b10      	cmp	r3, #16
 80171bc:	d111      	bne.n	80171e2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80171be:	4b77      	ldr	r3, [pc, #476]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80171c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80171c2:	4a76      	ldr	r2, [pc, #472]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80171c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80171c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80171ca:	e011      	b.n	80171f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80171cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80171d0:	3308      	adds	r3, #8
 80171d2:	2102      	movs	r1, #2
 80171d4:	4618      	mov	r0, r3
 80171d6:	f002 fd83 	bl	8019ce0 <RCCEx_PLL2_Config>
 80171da:	4603      	mov	r3, r0
 80171dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80171e0:	e006      	b.n	80171f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80171e2:	2301      	movs	r3, #1
 80171e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80171e8:	e002      	b.n	80171f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80171ea:	bf00      	nop
 80171ec:	e000      	b.n	80171f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80171ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80171f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d10a      	bne.n	801720e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80171f8:	4b68      	ldr	r3, [pc, #416]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80171fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80171fc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8017200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017206:	4a65      	ldr	r2, [pc, #404]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8017208:	430b      	orrs	r3, r1
 801720a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801720c:	e003      	b.n	8017216 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801720e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017212:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8017216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801721a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801721e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8017222:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8017226:	2300      	movs	r3, #0
 8017228:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 801722c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8017230:	460b      	mov	r3, r1
 8017232:	4313      	orrs	r3, r2
 8017234:	d051      	beq.n	80172da <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8017236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801723a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801723c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017240:	d035      	beq.n	80172ae <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8017242:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017246:	d82e      	bhi.n	80172a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8017248:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801724c:	d031      	beq.n	80172b2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 801724e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8017252:	d828      	bhi.n	80172a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8017254:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8017258:	d01a      	beq.n	8017290 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 801725a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801725e:	d822      	bhi.n	80172a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8017260:	2b00      	cmp	r3, #0
 8017262:	d003      	beq.n	801726c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8017264:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017268:	d007      	beq.n	801727a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 801726a:	e01c      	b.n	80172a6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801726c:	4b4b      	ldr	r3, [pc, #300]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801726e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017270:	4a4a      	ldr	r2, [pc, #296]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8017272:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8017276:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8017278:	e01c      	b.n	80172b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801727a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801727e:	3308      	adds	r3, #8
 8017280:	2100      	movs	r1, #0
 8017282:	4618      	mov	r0, r3
 8017284:	f002 fd2c 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017288:	4603      	mov	r3, r0
 801728a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 801728e:	e011      	b.n	80172b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8017290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017294:	3328      	adds	r3, #40	@ 0x28
 8017296:	2100      	movs	r1, #0
 8017298:	4618      	mov	r0, r3
 801729a:	f002 fdd3 	bl	8019e44 <RCCEx_PLL3_Config>
 801729e:	4603      	mov	r3, r0
 80172a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80172a4:	e006      	b.n	80172b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80172a6:	2301      	movs	r3, #1
 80172a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80172ac:	e002      	b.n	80172b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80172ae:	bf00      	nop
 80172b0:	e000      	b.n	80172b4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80172b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80172b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d10a      	bne.n	80172d2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80172bc:	4b37      	ldr	r3, [pc, #220]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80172be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80172c0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80172c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80172c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80172ca:	4a34      	ldr	r2, [pc, #208]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80172cc:	430b      	orrs	r3, r1
 80172ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80172d0:	e003      	b.n	80172da <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80172d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80172d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80172da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80172de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172e2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80172e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80172ea:	2300      	movs	r3, #0
 80172ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80172f0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80172f4:	460b      	mov	r3, r1
 80172f6:	4313      	orrs	r3, r2
 80172f8:	d056      	beq.n	80173a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80172fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80172fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017300:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8017304:	d033      	beq.n	801736e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8017306:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801730a:	d82c      	bhi.n	8017366 <HAL_RCCEx_PeriphCLKConfig+0x592>
 801730c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8017310:	d02f      	beq.n	8017372 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8017312:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8017316:	d826      	bhi.n	8017366 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8017318:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801731c:	d02b      	beq.n	8017376 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 801731e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8017322:	d820      	bhi.n	8017366 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8017324:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017328:	d012      	beq.n	8017350 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 801732a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801732e:	d81a      	bhi.n	8017366 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8017330:	2b00      	cmp	r3, #0
 8017332:	d022      	beq.n	801737a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8017334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017338:	d115      	bne.n	8017366 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801733a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801733e:	3308      	adds	r3, #8
 8017340:	2101      	movs	r1, #1
 8017342:	4618      	mov	r0, r3
 8017344:	f002 fccc 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017348:	4603      	mov	r3, r0
 801734a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 801734e:	e015      	b.n	801737c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8017350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017354:	3328      	adds	r3, #40	@ 0x28
 8017356:	2101      	movs	r1, #1
 8017358:	4618      	mov	r0, r3
 801735a:	f002 fd73 	bl	8019e44 <RCCEx_PLL3_Config>
 801735e:	4603      	mov	r3, r0
 8017360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8017364:	e00a      	b.n	801737c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017366:	2301      	movs	r3, #1
 8017368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801736c:	e006      	b.n	801737c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801736e:	bf00      	nop
 8017370:	e004      	b.n	801737c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8017372:	bf00      	nop
 8017374:	e002      	b.n	801737c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8017376:	bf00      	nop
 8017378:	e000      	b.n	801737c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801737a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801737c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017380:	2b00      	cmp	r3, #0
 8017382:	d10d      	bne.n	80173a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8017384:	4b05      	ldr	r3, [pc, #20]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8017386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017388:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 801738c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017390:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017392:	4a02      	ldr	r2, [pc, #8]	@ (801739c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8017394:	430b      	orrs	r3, r1
 8017396:	6513      	str	r3, [r2, #80]	@ 0x50
 8017398:	e006      	b.n	80173a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 801739a:	bf00      	nop
 801739c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80173a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80173a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80173a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80173ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173b0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80173b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80173b8:	2300      	movs	r3, #0
 80173ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80173be:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80173c2:	460b      	mov	r3, r1
 80173c4:	4313      	orrs	r3, r2
 80173c6:	d055      	beq.n	8017474 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80173c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80173cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80173d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80173d4:	d033      	beq.n	801743e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80173d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80173da:	d82c      	bhi.n	8017436 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80173dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80173e0:	d02f      	beq.n	8017442 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80173e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80173e6:	d826      	bhi.n	8017436 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80173e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80173ec:	d02b      	beq.n	8017446 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80173ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80173f2:	d820      	bhi.n	8017436 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80173f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80173f8:	d012      	beq.n	8017420 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80173fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80173fe:	d81a      	bhi.n	8017436 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8017400:	2b00      	cmp	r3, #0
 8017402:	d022      	beq.n	801744a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8017404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017408:	d115      	bne.n	8017436 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801740a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801740e:	3308      	adds	r3, #8
 8017410:	2101      	movs	r1, #1
 8017412:	4618      	mov	r0, r3
 8017414:	f002 fc64 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017418:	4603      	mov	r3, r0
 801741a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 801741e:	e015      	b.n	801744c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8017420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017424:	3328      	adds	r3, #40	@ 0x28
 8017426:	2101      	movs	r1, #1
 8017428:	4618      	mov	r0, r3
 801742a:	f002 fd0b 	bl	8019e44 <RCCEx_PLL3_Config>
 801742e:	4603      	mov	r3, r0
 8017430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8017434:	e00a      	b.n	801744c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8017436:	2301      	movs	r3, #1
 8017438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801743c:	e006      	b.n	801744c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801743e:	bf00      	nop
 8017440:	e004      	b.n	801744c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8017442:	bf00      	nop
 8017444:	e002      	b.n	801744c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8017446:	bf00      	nop
 8017448:	e000      	b.n	801744c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 801744a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801744c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017450:	2b00      	cmp	r3, #0
 8017452:	d10b      	bne.n	801746c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8017454:	4ba3      	ldr	r3, [pc, #652]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017458:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 801745c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017460:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8017464:	4a9f      	ldr	r2, [pc, #636]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017466:	430b      	orrs	r3, r1
 8017468:	6593      	str	r3, [r2, #88]	@ 0x58
 801746a:	e003      	b.n	8017474 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801746c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017470:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8017474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017478:	e9d3 2300 	ldrd	r2, r3, [r3]
 801747c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8017480:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8017484:	2300      	movs	r3, #0
 8017486:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 801748a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801748e:	460b      	mov	r3, r1
 8017490:	4313      	orrs	r3, r2
 8017492:	d037      	beq.n	8017504 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8017494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801749a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801749e:	d00e      	beq.n	80174be <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80174a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80174a4:	d816      	bhi.n	80174d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	d018      	beq.n	80174dc <HAL_RCCEx_PeriphCLKConfig+0x708>
 80174aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80174ae:	d111      	bne.n	80174d4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80174b0:	4b8c      	ldr	r3, [pc, #560]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80174b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80174b4:	4a8b      	ldr	r2, [pc, #556]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80174b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80174ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80174bc:	e00f      	b.n	80174de <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80174be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80174c2:	3308      	adds	r3, #8
 80174c4:	2101      	movs	r1, #1
 80174c6:	4618      	mov	r0, r3
 80174c8:	f002 fc0a 	bl	8019ce0 <RCCEx_PLL2_Config>
 80174cc:	4603      	mov	r3, r0
 80174ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80174d2:	e004      	b.n	80174de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80174d4:	2301      	movs	r3, #1
 80174d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80174da:	e000      	b.n	80174de <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80174dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80174de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80174e2:	2b00      	cmp	r3, #0
 80174e4:	d10a      	bne.n	80174fc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80174e6:	4b7f      	ldr	r3, [pc, #508]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80174e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80174ea:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80174ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80174f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80174f4:	4a7b      	ldr	r2, [pc, #492]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80174f6:	430b      	orrs	r3, r1
 80174f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80174fa:	e003      	b.n	8017504 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80174fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017500:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8017504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801750c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8017510:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8017514:	2300      	movs	r3, #0
 8017516:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 801751a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 801751e:	460b      	mov	r3, r1
 8017520:	4313      	orrs	r3, r2
 8017522:	d039      	beq.n	8017598 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8017524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801752a:	2b03      	cmp	r3, #3
 801752c:	d81c      	bhi.n	8017568 <HAL_RCCEx_PeriphCLKConfig+0x794>
 801752e:	a201      	add	r2, pc, #4	@ (adr r2, 8017534 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8017530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017534:	08017571 	.word	0x08017571
 8017538:	08017545 	.word	0x08017545
 801753c:	08017553 	.word	0x08017553
 8017540:	08017571 	.word	0x08017571
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8017544:	4b67      	ldr	r3, [pc, #412]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017548:	4a66      	ldr	r2, [pc, #408]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801754a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801754e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8017550:	e00f      	b.n	8017572 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8017552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017556:	3308      	adds	r3, #8
 8017558:	2102      	movs	r1, #2
 801755a:	4618      	mov	r0, r3
 801755c:	f002 fbc0 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017560:	4603      	mov	r3, r0
 8017562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8017566:	e004      	b.n	8017572 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8017568:	2301      	movs	r3, #1
 801756a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801756e:	e000      	b.n	8017572 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8017570:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017576:	2b00      	cmp	r3, #0
 8017578:	d10a      	bne.n	8017590 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 801757a:	4b5a      	ldr	r3, [pc, #360]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801757c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801757e:	f023 0103 	bic.w	r1, r3, #3
 8017582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017588:	4a56      	ldr	r2, [pc, #344]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801758a:	430b      	orrs	r3, r1
 801758c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801758e:	e003      	b.n	8017598 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017590:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017594:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8017598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801759c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175a0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80175a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80175a8:	2300      	movs	r3, #0
 80175aa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80175ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80175b2:	460b      	mov	r3, r1
 80175b4:	4313      	orrs	r3, r2
 80175b6:	f000 809f 	beq.w	80176f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80175ba:	4b4b      	ldr	r3, [pc, #300]	@ (80176e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80175bc:	681b      	ldr	r3, [r3, #0]
 80175be:	4a4a      	ldr	r2, [pc, #296]	@ (80176e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80175c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80175c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80175c6:	f7ec fa69 	bl	8003a9c <HAL_GetTick>
 80175ca:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80175ce:	e00b      	b.n	80175e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80175d0:	f7ec fa64 	bl	8003a9c <HAL_GetTick>
 80175d4:	4602      	mov	r2, r0
 80175d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80175da:	1ad3      	subs	r3, r2, r3
 80175dc:	2b64      	cmp	r3, #100	@ 0x64
 80175de:	d903      	bls.n	80175e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80175e0:	2303      	movs	r3, #3
 80175e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80175e6:	e005      	b.n	80175f4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80175e8:	4b3f      	ldr	r3, [pc, #252]	@ (80176e8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80175ea:	681b      	ldr	r3, [r3, #0]
 80175ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d0ed      	beq.n	80175d0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80175f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80175f8:	2b00      	cmp	r3, #0
 80175fa:	d179      	bne.n	80176f0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80175fc:	4b39      	ldr	r3, [pc, #228]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80175fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8017600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017604:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8017608:	4053      	eors	r3, r2
 801760a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801760e:	2b00      	cmp	r3, #0
 8017610:	d015      	beq.n	801763e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8017612:	4b34      	ldr	r3, [pc, #208]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017616:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801761a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801761e:	4b31      	ldr	r3, [pc, #196]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017622:	4a30      	ldr	r2, [pc, #192]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8017628:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 801762a:	4b2e      	ldr	r3, [pc, #184]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801762c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801762e:	4a2d      	ldr	r2, [pc, #180]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017630:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8017634:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8017636:	4a2b      	ldr	r2, [pc, #172]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017638:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 801763c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 801763e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017642:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8017646:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801764a:	d118      	bne.n	801767e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801764c:	f7ec fa26 	bl	8003a9c <HAL_GetTick>
 8017650:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8017654:	e00d      	b.n	8017672 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8017656:	f7ec fa21 	bl	8003a9c <HAL_GetTick>
 801765a:	4602      	mov	r2, r0
 801765c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8017660:	1ad2      	subs	r2, r2, r3
 8017662:	f241 3388 	movw	r3, #5000	@ 0x1388
 8017666:	429a      	cmp	r2, r3
 8017668:	d903      	bls.n	8017672 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 801766a:	2303      	movs	r3, #3
 801766c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8017670:	e005      	b.n	801767e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8017672:	4b1c      	ldr	r3, [pc, #112]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8017674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017676:	f003 0302 	and.w	r3, r3, #2
 801767a:	2b00      	cmp	r3, #0
 801767c:	d0eb      	beq.n	8017656 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 801767e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017682:	2b00      	cmp	r3, #0
 8017684:	d129      	bne.n	80176da <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8017686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801768a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801768e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8017692:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8017696:	d10e      	bne.n	80176b6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8017698:	4b12      	ldr	r3, [pc, #72]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801769a:	691b      	ldr	r3, [r3, #16]
 801769c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80176a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80176a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80176a8:	091a      	lsrs	r2, r3, #4
 80176aa:	4b10      	ldr	r3, [pc, #64]	@ (80176ec <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80176ac:	4013      	ands	r3, r2
 80176ae:	4a0d      	ldr	r2, [pc, #52]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80176b0:	430b      	orrs	r3, r1
 80176b2:	6113      	str	r3, [r2, #16]
 80176b4:	e005      	b.n	80176c2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80176b6:	4b0b      	ldr	r3, [pc, #44]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80176b8:	691b      	ldr	r3, [r3, #16]
 80176ba:	4a0a      	ldr	r2, [pc, #40]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80176bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80176c0:	6113      	str	r3, [r2, #16]
 80176c2:	4b08      	ldr	r3, [pc, #32]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80176c4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80176c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80176ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80176ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80176d2:	4a04      	ldr	r2, [pc, #16]	@ (80176e4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80176d4:	430b      	orrs	r3, r1
 80176d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80176d8:	e00e      	b.n	80176f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80176da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80176de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80176e2:	e009      	b.n	80176f8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80176e4:	58024400 	.word	0x58024400
 80176e8:	58024800 	.word	0x58024800
 80176ec:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80176f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80176f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80176f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80176fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017700:	f002 0301 	and.w	r3, r2, #1
 8017704:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8017708:	2300      	movs	r3, #0
 801770a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801770e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8017712:	460b      	mov	r3, r1
 8017714:	4313      	orrs	r3, r2
 8017716:	f000 8089 	beq.w	801782c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 801771a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801771e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017720:	2b28      	cmp	r3, #40	@ 0x28
 8017722:	d86b      	bhi.n	80177fc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8017724:	a201      	add	r2, pc, #4	@ (adr r2, 801772c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8017726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801772a:	bf00      	nop
 801772c:	08017805 	.word	0x08017805
 8017730:	080177fd 	.word	0x080177fd
 8017734:	080177fd 	.word	0x080177fd
 8017738:	080177fd 	.word	0x080177fd
 801773c:	080177fd 	.word	0x080177fd
 8017740:	080177fd 	.word	0x080177fd
 8017744:	080177fd 	.word	0x080177fd
 8017748:	080177fd 	.word	0x080177fd
 801774c:	080177d1 	.word	0x080177d1
 8017750:	080177fd 	.word	0x080177fd
 8017754:	080177fd 	.word	0x080177fd
 8017758:	080177fd 	.word	0x080177fd
 801775c:	080177fd 	.word	0x080177fd
 8017760:	080177fd 	.word	0x080177fd
 8017764:	080177fd 	.word	0x080177fd
 8017768:	080177fd 	.word	0x080177fd
 801776c:	080177e7 	.word	0x080177e7
 8017770:	080177fd 	.word	0x080177fd
 8017774:	080177fd 	.word	0x080177fd
 8017778:	080177fd 	.word	0x080177fd
 801777c:	080177fd 	.word	0x080177fd
 8017780:	080177fd 	.word	0x080177fd
 8017784:	080177fd 	.word	0x080177fd
 8017788:	080177fd 	.word	0x080177fd
 801778c:	08017805 	.word	0x08017805
 8017790:	080177fd 	.word	0x080177fd
 8017794:	080177fd 	.word	0x080177fd
 8017798:	080177fd 	.word	0x080177fd
 801779c:	080177fd 	.word	0x080177fd
 80177a0:	080177fd 	.word	0x080177fd
 80177a4:	080177fd 	.word	0x080177fd
 80177a8:	080177fd 	.word	0x080177fd
 80177ac:	08017805 	.word	0x08017805
 80177b0:	080177fd 	.word	0x080177fd
 80177b4:	080177fd 	.word	0x080177fd
 80177b8:	080177fd 	.word	0x080177fd
 80177bc:	080177fd 	.word	0x080177fd
 80177c0:	080177fd 	.word	0x080177fd
 80177c4:	080177fd 	.word	0x080177fd
 80177c8:	080177fd 	.word	0x080177fd
 80177cc:	08017805 	.word	0x08017805
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80177d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80177d4:	3308      	adds	r3, #8
 80177d6:	2101      	movs	r1, #1
 80177d8:	4618      	mov	r0, r3
 80177da:	f002 fa81 	bl	8019ce0 <RCCEx_PLL2_Config>
 80177de:	4603      	mov	r3, r0
 80177e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80177e4:	e00f      	b.n	8017806 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80177e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80177ea:	3328      	adds	r3, #40	@ 0x28
 80177ec:	2101      	movs	r1, #1
 80177ee:	4618      	mov	r0, r3
 80177f0:	f002 fb28 	bl	8019e44 <RCCEx_PLL3_Config>
 80177f4:	4603      	mov	r3, r0
 80177f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80177fa:	e004      	b.n	8017806 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80177fc:	2301      	movs	r3, #1
 80177fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017802:	e000      	b.n	8017806 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8017804:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017806:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801780a:	2b00      	cmp	r3, #0
 801780c:	d10a      	bne.n	8017824 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 801780e:	4bbf      	ldr	r3, [pc, #764]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8017810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017812:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8017816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801781a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801781c:	4abb      	ldr	r2, [pc, #748]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801781e:	430b      	orrs	r3, r1
 8017820:	6553      	str	r3, [r2, #84]	@ 0x54
 8017822:	e003      	b.n	801782c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017828:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 801782c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017834:	f002 0302 	and.w	r3, r2, #2
 8017838:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801783c:	2300      	movs	r3, #0
 801783e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8017842:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8017846:	460b      	mov	r3, r1
 8017848:	4313      	orrs	r3, r2
 801784a:	d041      	beq.n	80178d0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 801784c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017850:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017852:	2b05      	cmp	r3, #5
 8017854:	d824      	bhi.n	80178a0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8017856:	a201      	add	r2, pc, #4	@ (adr r2, 801785c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8017858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801785c:	080178a9 	.word	0x080178a9
 8017860:	08017875 	.word	0x08017875
 8017864:	0801788b 	.word	0x0801788b
 8017868:	080178a9 	.word	0x080178a9
 801786c:	080178a9 	.word	0x080178a9
 8017870:	080178a9 	.word	0x080178a9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8017874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017878:	3308      	adds	r3, #8
 801787a:	2101      	movs	r1, #1
 801787c:	4618      	mov	r0, r3
 801787e:	f002 fa2f 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017882:	4603      	mov	r3, r0
 8017884:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8017888:	e00f      	b.n	80178aa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801788a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801788e:	3328      	adds	r3, #40	@ 0x28
 8017890:	2101      	movs	r1, #1
 8017892:	4618      	mov	r0, r3
 8017894:	f002 fad6 	bl	8019e44 <RCCEx_PLL3_Config>
 8017898:	4603      	mov	r3, r0
 801789a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 801789e:	e004      	b.n	80178aa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80178a0:	2301      	movs	r3, #1
 80178a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80178a6:	e000      	b.n	80178aa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80178a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80178aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80178ae:	2b00      	cmp	r3, #0
 80178b0:	d10a      	bne.n	80178c8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80178b2:	4b96      	ldr	r3, [pc, #600]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80178b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80178b6:	f023 0107 	bic.w	r1, r3, #7
 80178ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80178be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80178c0:	4a92      	ldr	r2, [pc, #584]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80178c2:	430b      	orrs	r3, r1
 80178c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80178c6:	e003      	b.n	80178d0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80178c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80178cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80178d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80178d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178d8:	f002 0304 	and.w	r3, r2, #4
 80178dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80178e0:	2300      	movs	r3, #0
 80178e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80178e6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80178ea:	460b      	mov	r3, r1
 80178ec:	4313      	orrs	r3, r2
 80178ee:	d044      	beq.n	801797a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80178f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80178f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80178f8:	2b05      	cmp	r3, #5
 80178fa:	d825      	bhi.n	8017948 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80178fc:	a201      	add	r2, pc, #4	@ (adr r2, 8017904 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80178fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017902:	bf00      	nop
 8017904:	08017951 	.word	0x08017951
 8017908:	0801791d 	.word	0x0801791d
 801790c:	08017933 	.word	0x08017933
 8017910:	08017951 	.word	0x08017951
 8017914:	08017951 	.word	0x08017951
 8017918:	08017951 	.word	0x08017951
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801791c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017920:	3308      	adds	r3, #8
 8017922:	2101      	movs	r1, #1
 8017924:	4618      	mov	r0, r3
 8017926:	f002 f9db 	bl	8019ce0 <RCCEx_PLL2_Config>
 801792a:	4603      	mov	r3, r0
 801792c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8017930:	e00f      	b.n	8017952 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8017932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017936:	3328      	adds	r3, #40	@ 0x28
 8017938:	2101      	movs	r1, #1
 801793a:	4618      	mov	r0, r3
 801793c:	f002 fa82 	bl	8019e44 <RCCEx_PLL3_Config>
 8017940:	4603      	mov	r3, r0
 8017942:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8017946:	e004      	b.n	8017952 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017948:	2301      	movs	r3, #1
 801794a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801794e:	e000      	b.n	8017952 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8017950:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017956:	2b00      	cmp	r3, #0
 8017958:	d10b      	bne.n	8017972 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801795a:	4b6c      	ldr	r3, [pc, #432]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801795c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801795e:	f023 0107 	bic.w	r1, r3, #7
 8017962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017966:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801796a:	4a68      	ldr	r2, [pc, #416]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801796c:	430b      	orrs	r3, r1
 801796e:	6593      	str	r3, [r2, #88]	@ 0x58
 8017970:	e003      	b.n	801797a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017972:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017976:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 801797a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801797e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017982:	f002 0320 	and.w	r3, r2, #32
 8017986:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801798a:	2300      	movs	r3, #0
 801798c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8017990:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8017994:	460b      	mov	r3, r1
 8017996:	4313      	orrs	r3, r2
 8017998:	d055      	beq.n	8017a46 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 801799a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801799e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80179a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80179a6:	d033      	beq.n	8017a10 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80179a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80179ac:	d82c      	bhi.n	8017a08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80179ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80179b2:	d02f      	beq.n	8017a14 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80179b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80179b8:	d826      	bhi.n	8017a08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80179ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80179be:	d02b      	beq.n	8017a18 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80179c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80179c4:	d820      	bhi.n	8017a08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80179c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80179ca:	d012      	beq.n	80179f2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80179cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80179d0:	d81a      	bhi.n	8017a08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80179d2:	2b00      	cmp	r3, #0
 80179d4:	d022      	beq.n	8017a1c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80179d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80179da:	d115      	bne.n	8017a08 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80179dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80179e0:	3308      	adds	r3, #8
 80179e2:	2100      	movs	r1, #0
 80179e4:	4618      	mov	r0, r3
 80179e6:	f002 f97b 	bl	8019ce0 <RCCEx_PLL2_Config>
 80179ea:	4603      	mov	r3, r0
 80179ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80179f0:	e015      	b.n	8017a1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80179f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80179f6:	3328      	adds	r3, #40	@ 0x28
 80179f8:	2102      	movs	r1, #2
 80179fa:	4618      	mov	r0, r3
 80179fc:	f002 fa22 	bl	8019e44 <RCCEx_PLL3_Config>
 8017a00:	4603      	mov	r3, r0
 8017a02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8017a06:	e00a      	b.n	8017a1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017a08:	2301      	movs	r3, #1
 8017a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017a0e:	e006      	b.n	8017a1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8017a10:	bf00      	nop
 8017a12:	e004      	b.n	8017a1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8017a14:	bf00      	nop
 8017a16:	e002      	b.n	8017a1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8017a18:	bf00      	nop
 8017a1a:	e000      	b.n	8017a1e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8017a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017a22:	2b00      	cmp	r3, #0
 8017a24:	d10b      	bne.n	8017a3e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8017a26:	4b39      	ldr	r3, [pc, #228]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8017a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017a2a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8017a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017a36:	4a35      	ldr	r2, [pc, #212]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8017a38:	430b      	orrs	r3, r1
 8017a3a:	6553      	str	r3, [r2, #84]	@ 0x54
 8017a3c:	e003      	b.n	8017a46 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017a42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8017a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a4e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8017a52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8017a56:	2300      	movs	r3, #0
 8017a58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8017a5c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8017a60:	460b      	mov	r3, r1
 8017a62:	4313      	orrs	r3, r2
 8017a64:	d058      	beq.n	8017b18 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8017a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017a6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8017a6e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8017a72:	d033      	beq.n	8017adc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8017a74:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8017a78:	d82c      	bhi.n	8017ad4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8017a7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017a7e:	d02f      	beq.n	8017ae0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8017a80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017a84:	d826      	bhi.n	8017ad4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8017a86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8017a8a:	d02b      	beq.n	8017ae4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8017a8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8017a90:	d820      	bhi.n	8017ad4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8017a92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017a96:	d012      	beq.n	8017abe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8017a98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8017a9c:	d81a      	bhi.n	8017ad4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	d022      	beq.n	8017ae8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8017aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8017aa6:	d115      	bne.n	8017ad4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8017aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017aac:	3308      	adds	r3, #8
 8017aae:	2100      	movs	r1, #0
 8017ab0:	4618      	mov	r0, r3
 8017ab2:	f002 f915 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017ab6:	4603      	mov	r3, r0
 8017ab8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8017abc:	e015      	b.n	8017aea <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8017abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017ac2:	3328      	adds	r3, #40	@ 0x28
 8017ac4:	2102      	movs	r1, #2
 8017ac6:	4618      	mov	r0, r3
 8017ac8:	f002 f9bc 	bl	8019e44 <RCCEx_PLL3_Config>
 8017acc:	4603      	mov	r3, r0
 8017ace:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8017ad2:	e00a      	b.n	8017aea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017ad4:	2301      	movs	r3, #1
 8017ad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017ada:	e006      	b.n	8017aea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8017adc:	bf00      	nop
 8017ade:	e004      	b.n	8017aea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8017ae0:	bf00      	nop
 8017ae2:	e002      	b.n	8017aea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8017ae4:	bf00      	nop
 8017ae6:	e000      	b.n	8017aea <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8017ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	d10e      	bne.n	8017b10 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8017af2:	4b06      	ldr	r3, [pc, #24]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8017af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017af6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8017afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017afe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8017b02:	4a02      	ldr	r2, [pc, #8]	@ (8017b0c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8017b04:	430b      	orrs	r3, r1
 8017b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8017b08:	e006      	b.n	8017b18 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8017b0a:	bf00      	nop
 8017b0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017b10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017b14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8017b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b20:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8017b24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8017b28:	2300      	movs	r3, #0
 8017b2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8017b2e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8017b32:	460b      	mov	r3, r1
 8017b34:	4313      	orrs	r3, r2
 8017b36:	d055      	beq.n	8017be4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8017b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017b3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8017b40:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8017b44:	d033      	beq.n	8017bae <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8017b46:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8017b4a:	d82c      	bhi.n	8017ba6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8017b4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017b50:	d02f      	beq.n	8017bb2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8017b52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017b56:	d826      	bhi.n	8017ba6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8017b58:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8017b5c:	d02b      	beq.n	8017bb6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8017b5e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8017b62:	d820      	bhi.n	8017ba6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8017b64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017b68:	d012      	beq.n	8017b90 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8017b6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017b6e:	d81a      	bhi.n	8017ba6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d022      	beq.n	8017bba <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8017b74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8017b78:	d115      	bne.n	8017ba6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8017b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017b7e:	3308      	adds	r3, #8
 8017b80:	2100      	movs	r1, #0
 8017b82:	4618      	mov	r0, r3
 8017b84:	f002 f8ac 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017b88:	4603      	mov	r3, r0
 8017b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8017b8e:	e015      	b.n	8017bbc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8017b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017b94:	3328      	adds	r3, #40	@ 0x28
 8017b96:	2102      	movs	r1, #2
 8017b98:	4618      	mov	r0, r3
 8017b9a:	f002 f953 	bl	8019e44 <RCCEx_PLL3_Config>
 8017b9e:	4603      	mov	r3, r0
 8017ba0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8017ba4:	e00a      	b.n	8017bbc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017ba6:	2301      	movs	r3, #1
 8017ba8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017bac:	e006      	b.n	8017bbc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8017bae:	bf00      	nop
 8017bb0:	e004      	b.n	8017bbc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8017bb2:	bf00      	nop
 8017bb4:	e002      	b.n	8017bbc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8017bb6:	bf00      	nop
 8017bb8:	e000      	b.n	8017bbc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8017bba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017bbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d10b      	bne.n	8017bdc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8017bc4:	4ba1      	ldr	r3, [pc, #644]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017bc8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8017bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017bd0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8017bd4:	4a9d      	ldr	r2, [pc, #628]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017bd6:	430b      	orrs	r3, r1
 8017bd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8017bda:	e003      	b.n	8017be4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017bdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017be0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8017be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017bec:	f002 0308 	and.w	r3, r2, #8
 8017bf0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8017bf4:	2300      	movs	r3, #0
 8017bf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8017bfa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8017bfe:	460b      	mov	r3, r1
 8017c00:	4313      	orrs	r3, r2
 8017c02:	d01e      	beq.n	8017c42 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8017c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017c10:	d10c      	bne.n	8017c2c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8017c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017c16:	3328      	adds	r3, #40	@ 0x28
 8017c18:	2102      	movs	r1, #2
 8017c1a:	4618      	mov	r0, r3
 8017c1c:	f002 f912 	bl	8019e44 <RCCEx_PLL3_Config>
 8017c20:	4603      	mov	r3, r0
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	d002      	beq.n	8017c2c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8017c26:	2301      	movs	r3, #1
 8017c28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8017c2c:	4b87      	ldr	r3, [pc, #540]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017c30:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8017c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017c38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017c3c:	4a83      	ldr	r2, [pc, #524]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017c3e:	430b      	orrs	r3, r1
 8017c40:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8017c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c4a:	f002 0310 	and.w	r3, r2, #16
 8017c4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8017c52:	2300      	movs	r3, #0
 8017c54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8017c58:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8017c5c:	460b      	mov	r3, r1
 8017c5e:	4313      	orrs	r3, r2
 8017c60:	d01e      	beq.n	8017ca0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8017c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017c66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8017c6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017c6e:	d10c      	bne.n	8017c8a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8017c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017c74:	3328      	adds	r3, #40	@ 0x28
 8017c76:	2102      	movs	r1, #2
 8017c78:	4618      	mov	r0, r3
 8017c7a:	f002 f8e3 	bl	8019e44 <RCCEx_PLL3_Config>
 8017c7e:	4603      	mov	r3, r0
 8017c80:	2b00      	cmp	r3, #0
 8017c82:	d002      	beq.n	8017c8a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8017c84:	2301      	movs	r3, #1
 8017c86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8017c8a:	4b70      	ldr	r3, [pc, #448]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c8e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8017c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017c96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8017c9a:	4a6c      	ldr	r2, [pc, #432]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017c9c:	430b      	orrs	r3, r1
 8017c9e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8017ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ca8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8017cac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8017cb0:	2300      	movs	r3, #0
 8017cb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8017cb6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8017cba:	460b      	mov	r3, r1
 8017cbc:	4313      	orrs	r3, r2
 8017cbe:	d03e      	beq.n	8017d3e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8017cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017cc4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8017cc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017ccc:	d022      	beq.n	8017d14 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8017cce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017cd2:	d81b      	bhi.n	8017d0c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8017cd4:	2b00      	cmp	r3, #0
 8017cd6:	d003      	beq.n	8017ce0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8017cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017cdc:	d00b      	beq.n	8017cf6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8017cde:	e015      	b.n	8017d0c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8017ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017ce4:	3308      	adds	r3, #8
 8017ce6:	2100      	movs	r1, #0
 8017ce8:	4618      	mov	r0, r3
 8017cea:	f001 fff9 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017cee:	4603      	mov	r3, r0
 8017cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8017cf4:	e00f      	b.n	8017d16 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8017cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017cfa:	3328      	adds	r3, #40	@ 0x28
 8017cfc:	2102      	movs	r1, #2
 8017cfe:	4618      	mov	r0, r3
 8017d00:	f002 f8a0 	bl	8019e44 <RCCEx_PLL3_Config>
 8017d04:	4603      	mov	r3, r0
 8017d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8017d0a:	e004      	b.n	8017d16 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017d0c:	2301      	movs	r3, #1
 8017d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017d12:	e000      	b.n	8017d16 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8017d14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017d16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017d1a:	2b00      	cmp	r3, #0
 8017d1c:	d10b      	bne.n	8017d36 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8017d1e:	4b4b      	ldr	r3, [pc, #300]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017d22:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8017d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017d2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8017d2e:	4a47      	ldr	r2, [pc, #284]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017d30:	430b      	orrs	r3, r1
 8017d32:	6593      	str	r3, [r2, #88]	@ 0x58
 8017d34:	e003      	b.n	8017d3e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017d36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017d3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8017d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d46:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8017d4a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8017d4c:	2300      	movs	r3, #0
 8017d4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8017d50:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8017d54:	460b      	mov	r3, r1
 8017d56:	4313      	orrs	r3, r2
 8017d58:	d03b      	beq.n	8017dd2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8017d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017d62:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8017d66:	d01f      	beq.n	8017da8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8017d68:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8017d6c:	d818      	bhi.n	8017da0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8017d6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8017d72:	d003      	beq.n	8017d7c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8017d74:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8017d78:	d007      	beq.n	8017d8a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8017d7a:	e011      	b.n	8017da0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8017d7c:	4b33      	ldr	r3, [pc, #204]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017d80:	4a32      	ldr	r2, [pc, #200]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017d82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8017d86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8017d88:	e00f      	b.n	8017daa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8017d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017d8e:	3328      	adds	r3, #40	@ 0x28
 8017d90:	2101      	movs	r1, #1
 8017d92:	4618      	mov	r0, r3
 8017d94:	f002 f856 	bl	8019e44 <RCCEx_PLL3_Config>
 8017d98:	4603      	mov	r3, r0
 8017d9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8017d9e:	e004      	b.n	8017daa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017da0:	2301      	movs	r3, #1
 8017da2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017da6:	e000      	b.n	8017daa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8017da8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017daa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017dae:	2b00      	cmp	r3, #0
 8017db0:	d10b      	bne.n	8017dca <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8017db2:	4b26      	ldr	r3, [pc, #152]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017db6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8017dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017dc2:	4a22      	ldr	r2, [pc, #136]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017dc4:	430b      	orrs	r3, r1
 8017dc6:	6553      	str	r3, [r2, #84]	@ 0x54
 8017dc8:	e003      	b.n	8017dd2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017dce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8017dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017dda:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8017dde:	673b      	str	r3, [r7, #112]	@ 0x70
 8017de0:	2300      	movs	r3, #0
 8017de2:	677b      	str	r3, [r7, #116]	@ 0x74
 8017de4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8017de8:	460b      	mov	r3, r1
 8017dea:	4313      	orrs	r3, r2
 8017dec:	d034      	beq.n	8017e58 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8017dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017df4:	2b00      	cmp	r3, #0
 8017df6:	d003      	beq.n	8017e00 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8017df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017dfc:	d007      	beq.n	8017e0e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8017dfe:	e011      	b.n	8017e24 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8017e00:	4b12      	ldr	r3, [pc, #72]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017e04:	4a11      	ldr	r2, [pc, #68]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017e06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8017e0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8017e0c:	e00e      	b.n	8017e2c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8017e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017e12:	3308      	adds	r3, #8
 8017e14:	2102      	movs	r1, #2
 8017e16:	4618      	mov	r0, r3
 8017e18:	f001 ff62 	bl	8019ce0 <RCCEx_PLL2_Config>
 8017e1c:	4603      	mov	r3, r0
 8017e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8017e22:	e003      	b.n	8017e2c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8017e24:	2301      	movs	r3, #1
 8017e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017e2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d10d      	bne.n	8017e50 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8017e34:	4b05      	ldr	r3, [pc, #20]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017e38:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8017e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017e42:	4a02      	ldr	r2, [pc, #8]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8017e44:	430b      	orrs	r3, r1
 8017e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8017e48:	e006      	b.n	8017e58 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8017e4a:	bf00      	nop
 8017e4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017e50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017e54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8017e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e60:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8017e64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8017e66:	2300      	movs	r3, #0
 8017e68:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8017e6a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8017e6e:	460b      	mov	r3, r1
 8017e70:	4313      	orrs	r3, r2
 8017e72:	d00c      	beq.n	8017e8e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8017e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017e78:	3328      	adds	r3, #40	@ 0x28
 8017e7a:	2102      	movs	r1, #2
 8017e7c:	4618      	mov	r0, r3
 8017e7e:	f001 ffe1 	bl	8019e44 <RCCEx_PLL3_Config>
 8017e82:	4603      	mov	r3, r0
 8017e84:	2b00      	cmp	r3, #0
 8017e86:	d002      	beq.n	8017e8e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8017e88:	2301      	movs	r3, #1
 8017e8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8017e8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e96:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8017e9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8017e9c:	2300      	movs	r3, #0
 8017e9e:	667b      	str	r3, [r7, #100]	@ 0x64
 8017ea0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8017ea4:	460b      	mov	r3, r1
 8017ea6:	4313      	orrs	r3, r2
 8017ea8:	d038      	beq.n	8017f1c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8017eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017eb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8017eb6:	d018      	beq.n	8017eea <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8017eb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8017ebc:	d811      	bhi.n	8017ee2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8017ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017ec2:	d014      	beq.n	8017eee <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8017ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017ec8:	d80b      	bhi.n	8017ee2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8017eca:	2b00      	cmp	r3, #0
 8017ecc:	d011      	beq.n	8017ef2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8017ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8017ed2:	d106      	bne.n	8017ee2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8017ed4:	4bc3      	ldr	r3, [pc, #780]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ed8:	4ac2      	ldr	r2, [pc, #776]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017eda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8017ede:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8017ee0:	e008      	b.n	8017ef4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8017ee2:	2301      	movs	r3, #1
 8017ee4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8017ee8:	e004      	b.n	8017ef4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8017eea:	bf00      	nop
 8017eec:	e002      	b.n	8017ef4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8017eee:	bf00      	nop
 8017ef0:	e000      	b.n	8017ef4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8017ef2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8017ef4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017ef8:	2b00      	cmp	r3, #0
 8017efa:	d10b      	bne.n	8017f14 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8017efc:	4bb9      	ldr	r3, [pc, #740]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017efe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017f00:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8017f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017f08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8017f0c:	4ab5      	ldr	r2, [pc, #724]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017f0e:	430b      	orrs	r3, r1
 8017f10:	6553      	str	r3, [r2, #84]	@ 0x54
 8017f12:	e003      	b.n	8017f1c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017f14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8017f18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8017f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f24:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8017f28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8017f2a:	2300      	movs	r3, #0
 8017f2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8017f2e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8017f32:	460b      	mov	r3, r1
 8017f34:	4313      	orrs	r3, r2
 8017f36:	d009      	beq.n	8017f4c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8017f38:	4baa      	ldr	r3, [pc, #680]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017f3c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8017f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017f44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017f46:	4aa7      	ldr	r2, [pc, #668]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017f48:	430b      	orrs	r3, r1
 8017f4a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8017f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f54:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8017f58:	653b      	str	r3, [r7, #80]	@ 0x50
 8017f5a:	2300      	movs	r3, #0
 8017f5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8017f5e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8017f62:	460b      	mov	r3, r1
 8017f64:	4313      	orrs	r3, r2
 8017f66:	d00a      	beq.n	8017f7e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8017f68:	4b9e      	ldr	r3, [pc, #632]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017f6a:	691b      	ldr	r3, [r3, #16]
 8017f6c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8017f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017f74:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8017f78:	4a9a      	ldr	r2, [pc, #616]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017f7a:	430b      	orrs	r3, r1
 8017f7c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8017f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f86:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8017f8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8017f8c:	2300      	movs	r3, #0
 8017f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8017f90:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8017f94:	460b      	mov	r3, r1
 8017f96:	4313      	orrs	r3, r2
 8017f98:	d009      	beq.n	8017fae <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8017f9a:	4b92      	ldr	r3, [pc, #584]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017f9e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8017fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017fa8:	4a8e      	ldr	r2, [pc, #568]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017faa:	430b      	orrs	r3, r1
 8017fac:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8017fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017fb6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8017fba:	643b      	str	r3, [r7, #64]	@ 0x40
 8017fbc:	2300      	movs	r3, #0
 8017fbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8017fc0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8017fc4:	460b      	mov	r3, r1
 8017fc6:	4313      	orrs	r3, r2
 8017fc8:	d00e      	beq.n	8017fe8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8017fca:	4b86      	ldr	r3, [pc, #536]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017fcc:	691b      	ldr	r3, [r3, #16]
 8017fce:	4a85      	ldr	r2, [pc, #532]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017fd0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8017fd4:	6113      	str	r3, [r2, #16]
 8017fd6:	4b83      	ldr	r3, [pc, #524]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017fd8:	6919      	ldr	r1, [r3, #16]
 8017fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017fde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8017fe2:	4a80      	ldr	r2, [pc, #512]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8017fe4:	430b      	orrs	r3, r1
 8017fe6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8017fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8017fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ff0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8017ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017ff6:	2300      	movs	r3, #0
 8017ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8017ffa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8017ffe:	460b      	mov	r3, r1
 8018000:	4313      	orrs	r3, r2
 8018002:	d009      	beq.n	8018018 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8018004:	4b77      	ldr	r3, [pc, #476]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8018006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018008:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 801800c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8018010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018012:	4a74      	ldr	r2, [pc, #464]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8018014:	430b      	orrs	r3, r1
 8018016:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8018018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801801c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018020:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8018024:	633b      	str	r3, [r7, #48]	@ 0x30
 8018026:	2300      	movs	r3, #0
 8018028:	637b      	str	r3, [r7, #52]	@ 0x34
 801802a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 801802e:	460b      	mov	r3, r1
 8018030:	4313      	orrs	r3, r2
 8018032:	d00a      	beq.n	801804a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8018034:	4b6b      	ldr	r3, [pc, #428]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8018036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018038:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 801803c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8018040:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8018044:	4a67      	ldr	r2, [pc, #412]	@ (80181e4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8018046:	430b      	orrs	r3, r1
 8018048:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 801804a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801804e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018052:	2100      	movs	r1, #0
 8018054:	62b9      	str	r1, [r7, #40]	@ 0x28
 8018056:	f003 0301 	and.w	r3, r3, #1
 801805a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801805c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8018060:	460b      	mov	r3, r1
 8018062:	4313      	orrs	r3, r2
 8018064:	d011      	beq.n	801808a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8018066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801806a:	3308      	adds	r3, #8
 801806c:	2100      	movs	r1, #0
 801806e:	4618      	mov	r0, r3
 8018070:	f001 fe36 	bl	8019ce0 <RCCEx_PLL2_Config>
 8018074:	4603      	mov	r3, r0
 8018076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801807a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801807e:	2b00      	cmp	r3, #0
 8018080:	d003      	beq.n	801808a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8018082:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8018086:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 801808a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801808e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018092:	2100      	movs	r1, #0
 8018094:	6239      	str	r1, [r7, #32]
 8018096:	f003 0302 	and.w	r3, r3, #2
 801809a:	627b      	str	r3, [r7, #36]	@ 0x24
 801809c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80180a0:	460b      	mov	r3, r1
 80180a2:	4313      	orrs	r3, r2
 80180a4:	d011      	beq.n	80180ca <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80180a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80180aa:	3308      	adds	r3, #8
 80180ac:	2101      	movs	r1, #1
 80180ae:	4618      	mov	r0, r3
 80180b0:	f001 fe16 	bl	8019ce0 <RCCEx_PLL2_Config>
 80180b4:	4603      	mov	r3, r0
 80180b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80180ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80180be:	2b00      	cmp	r3, #0
 80180c0:	d003      	beq.n	80180ca <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80180c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80180c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80180ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80180ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180d2:	2100      	movs	r1, #0
 80180d4:	61b9      	str	r1, [r7, #24]
 80180d6:	f003 0304 	and.w	r3, r3, #4
 80180da:	61fb      	str	r3, [r7, #28]
 80180dc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80180e0:	460b      	mov	r3, r1
 80180e2:	4313      	orrs	r3, r2
 80180e4:	d011      	beq.n	801810a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80180e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80180ea:	3308      	adds	r3, #8
 80180ec:	2102      	movs	r1, #2
 80180ee:	4618      	mov	r0, r3
 80180f0:	f001 fdf6 	bl	8019ce0 <RCCEx_PLL2_Config>
 80180f4:	4603      	mov	r3, r0
 80180f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80180fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80180fe:	2b00      	cmp	r3, #0
 8018100:	d003      	beq.n	801810a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8018102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8018106:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 801810a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801810e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018112:	2100      	movs	r1, #0
 8018114:	6139      	str	r1, [r7, #16]
 8018116:	f003 0308 	and.w	r3, r3, #8
 801811a:	617b      	str	r3, [r7, #20]
 801811c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8018120:	460b      	mov	r3, r1
 8018122:	4313      	orrs	r3, r2
 8018124:	d011      	beq.n	801814a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8018126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801812a:	3328      	adds	r3, #40	@ 0x28
 801812c:	2100      	movs	r1, #0
 801812e:	4618      	mov	r0, r3
 8018130:	f001 fe88 	bl	8019e44 <RCCEx_PLL3_Config>
 8018134:	4603      	mov	r3, r0
 8018136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 801813a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801813e:	2b00      	cmp	r3, #0
 8018140:	d003      	beq.n	801814a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8018142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8018146:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 801814a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801814e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018152:	2100      	movs	r1, #0
 8018154:	60b9      	str	r1, [r7, #8]
 8018156:	f003 0310 	and.w	r3, r3, #16
 801815a:	60fb      	str	r3, [r7, #12]
 801815c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8018160:	460b      	mov	r3, r1
 8018162:	4313      	orrs	r3, r2
 8018164:	d011      	beq.n	801818a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8018166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801816a:	3328      	adds	r3, #40	@ 0x28
 801816c:	2101      	movs	r1, #1
 801816e:	4618      	mov	r0, r3
 8018170:	f001 fe68 	bl	8019e44 <RCCEx_PLL3_Config>
 8018174:	4603      	mov	r3, r0
 8018176:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 801817a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801817e:	2b00      	cmp	r3, #0
 8018180:	d003      	beq.n	801818a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8018182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8018186:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 801818a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801818e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018192:	2100      	movs	r1, #0
 8018194:	6039      	str	r1, [r7, #0]
 8018196:	f003 0320 	and.w	r3, r3, #32
 801819a:	607b      	str	r3, [r7, #4]
 801819c:	e9d7 1200 	ldrd	r1, r2, [r7]
 80181a0:	460b      	mov	r3, r1
 80181a2:	4313      	orrs	r3, r2
 80181a4:	d011      	beq.n	80181ca <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80181a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80181aa:	3328      	adds	r3, #40	@ 0x28
 80181ac:	2102      	movs	r1, #2
 80181ae:	4618      	mov	r0, r3
 80181b0:	f001 fe48 	bl	8019e44 <RCCEx_PLL3_Config>
 80181b4:	4603      	mov	r3, r0
 80181b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80181ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d003      	beq.n	80181ca <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80181c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80181c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80181ca:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d101      	bne.n	80181d6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80181d2:	2300      	movs	r3, #0
 80181d4:	e000      	b.n	80181d8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80181d6:	2301      	movs	r3, #1
}
 80181d8:	4618      	mov	r0, r3
 80181da:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80181de:	46bd      	mov	sp, r7
 80181e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80181e4:	58024400 	.word	0x58024400

080181e8 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @retval None
  *
  *   (*) : Available on some STM32H7 lines only.
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80181e8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80181ec:	b08b      	sub	sp, #44	@ 0x2c
 80181ee:	af00      	add	r7, sp, #0
 80181f0:	6278      	str	r0, [r7, #36]	@ 0x24
  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection =
 80181f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80181f4:	4aab      	ldr	r2, [pc, #684]	@ (80184a4 <HAL_RCCEx_GetPeriphCLKConfig+0x2bc>)
 80181f6:	f04f 0300 	mov.w	r3, #0
 80181fa:	e9c1 2300 	strd	r2, r3, [r1]
    RCC_PERIPHCLK_CKPER;

#if defined(I2C5)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235;
#else
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C123;
 80181fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018204:	f042 0408 	orr.w	r4, r2, #8
 8018208:	461d      	mov	r5, r3
 801820a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801820c:	e9c3 4500 	strd	r4, r5, [r3]
#endif /* RCC_CDCCIP1R_SAI2ASEL */
#if defined(RCC_CDCCIP1R_SAI2BSEL)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2B;
#endif /* RCC_CDCCIP1R_SAI2BSEL */
#if defined(SAI3)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23;
 8018210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018216:	f442 7100 	orr.w	r1, r2, #512	@ 0x200
 801821a:	61b9      	str	r1, [r7, #24]
 801821c:	61fb      	str	r3, [r7, #28]
 801821e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018220:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8018224:	e9c3 1200 	strd	r1, r2, [r3]
#endif /* SAI3 */
#if defined(SAI4)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A;
 8018228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801822a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801822e:	f442 6180 	orr.w	r1, r2, #1024	@ 0x400
 8018232:	6139      	str	r1, [r7, #16]
 8018234:	617b      	str	r3, [r7, #20]
 8018236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018238:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801823c:	e9c3 1200 	strd	r1, r2, [r3]
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B;
 8018240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018246:	f442 6100 	orr.w	r1, r2, #2048	@ 0x800
 801824a:	60b9      	str	r1, [r7, #8]
 801824c:	60fb      	str	r3, [r7, #12]
 801824e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018250:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8018254:	e9c3 1200 	strd	r1, r2, [r3]
#endif /* SAI4 */
#if defined(DFSDM2_BASE)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DFSDM2;
#endif /* DFSDM2 */
#if defined(QUADSPI)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI;
 8018258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801825a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801825e:	f042 7100 	orr.w	r1, r2, #33554432	@ 0x2000000
 8018262:	6039      	str	r1, [r7, #0]
 8018264:	607b      	str	r3, [r7, #4]
 8018266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018268:	e9d7 1200 	ldrd	r1, r2, [r7]
 801826c:	e9c3 1200 	strd	r1, r2, [r3]
#endif /* QUADSPI */
#if defined(OCTOSPI1) || defined(OCTOSPI2)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI;
#endif /* OCTOSPI1 || OCTOSPI2 */
#if defined(HRTIM1)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
 8018270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018276:	f042 5a80 	orr.w	sl, r2, #268435456	@ 0x10000000
 801827a:	469b      	mov	fp, r3
 801827c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801827e:	e9c3 ab00 	strd	sl, fp, [r3]
#endif /* HRTIM1 */
#if defined(LTDC)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 8018282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018288:	f042 5800 	orr.w	r8, r2, #536870912	@ 0x20000000
 801828c:	4699      	mov	r9, r3
 801828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018290:	e9c3 8900 	strd	r8, r9, [r3]
#if defined(DSI)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI;
#endif /* DSI */

  /* Get the PLL3 Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos);
 8018294:	4b84      	ldr	r3, [pc, #528]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018298:	0d1b      	lsrs	r3, r3, #20
 801829a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 801829e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182a0:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos) + 1U;
 80182a2:	4b81      	ldr	r3, [pc, #516]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80182a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80182a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80182aa:	1c5a      	adds	r2, r3, #1
 80182ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos) + 1U;
 80182b0:	4b7d      	ldr	r3, [pc, #500]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80182b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80182b4:	0e1b      	lsrs	r3, r3, #24
 80182b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80182ba:	1c5a      	adds	r2, r3, #1
 80182bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182be:	639a      	str	r2, [r3, #56]	@ 0x38
  PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos) + 1U;
 80182c0:	4b79      	ldr	r3, [pc, #484]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80182c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80182c4:	0a5b      	lsrs	r3, r3, #9
 80182c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80182ca:	1c5a      	adds	r2, r3, #1
 80182cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182ce:	631a      	str	r2, [r3, #48]	@ 0x30
  PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos) + 1U;
 80182d0:	4b75      	ldr	r3, [pc, #468]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80182d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80182d4:	0c1b      	lsrs	r3, r3, #16
 80182d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80182da:	1c5a      	adds	r2, r3, #1
 80182dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182de:	635a      	str	r2, [r3, #52]	@ 0x34
  PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3RGE_Pos);
 80182e0:	4b71      	ldr	r3, [pc, #452]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80182e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80182e4:	0a9b      	lsrs	r3, r3, #10
 80182e6:	f003 0203 	and.w	r2, r3, #3
 80182ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182ec:	63da      	str	r2, [r3, #60]	@ 0x3c
  PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFGR_PLL3VCOSEL_Pos);
 80182ee:	4b6e      	ldr	r3, [pc, #440]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80182f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80182f2:	0a5b      	lsrs	r3, r3, #9
 80182f4:	f003 0201 	and.w	r2, r3, #1
 80182f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80182fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the PLL2 Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos);
 80182fc:	4b6a      	ldr	r3, [pc, #424]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80182fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018300:	0b1b      	lsrs	r3, r3, #12
 8018302:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8018306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018308:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos) + 1U;
 801830a:	4b67      	ldr	r3, [pc, #412]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801830c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801830e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018312:	1c5a      	adds	r2, r3, #1
 8018314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018316:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos) + 1U;
 8018318:	4b63      	ldr	r3, [pc, #396]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801831a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801831c:	0e1b      	lsrs	r3, r3, #24
 801831e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018322:	1c5a      	adds	r2, r3, #1
 8018324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018326:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos) + 1U;
 8018328:	4b5f      	ldr	r3, [pc, #380]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801832a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801832c:	0a5b      	lsrs	r3, r3, #9
 801832e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018332:	1c5a      	adds	r2, r3, #1
 8018334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018336:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos) + 1U;
 8018338:	4b5b      	ldr	r3, [pc, #364]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801833a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801833c:	0c1b      	lsrs	r3, r3, #16
 801833e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018342:	1c5a      	adds	r2, r3, #1
 8018344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018346:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2RGE_Pos);
 8018348:	4b57      	ldr	r3, [pc, #348]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801834a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801834c:	099b      	lsrs	r3, r3, #6
 801834e:	f003 0203 	and.w	r2, r3, #3
 8018352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018354:	61da      	str	r2, [r3, #28]
  PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFGR_PLL2VCOSEL_Pos);
 8018356:	4b54      	ldr	r3, [pc, #336]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801835a:	095b      	lsrs	r3, r3, #5
 801835c:	f003 0201 	and.w	r2, r3, #1
 8018360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018362:	621a      	str	r2, [r3, #32]

  /* Get the USART1 configuration --------------------------------------------*/
  PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 8018364:	4b50      	ldr	r3, [pc, #320]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018368:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 801836c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801836e:	67da      	str	r2, [r3, #124]	@ 0x7c
  /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
  PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 8018370:	4b4d      	ldr	r3, [pc, #308]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018374:	f003 0207 	and.w	r2, r3, #7
 8018378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801837a:	679a      	str	r2, [r3, #120]	@ 0x78
  /* Get the LPUART1 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 801837c:	4b4a      	ldr	r3, [pc, #296]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801837e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018380:	f003 0207 	and.w	r2, r3, #7
 8018384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018386:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if defined(I2C5)
  /* Get the I2C1/2/3/5 clock source -----------------------------------------*/
  PeriphClkInit->I2c1235ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
#else
  /* Get the I2C1/2/3 clock source -------------------------------------------*/
  PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 801838a:	4b47      	ldr	r3, [pc, #284]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801838c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801838e:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 8018392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018394:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /*I2C5*/
  /* Get the LPTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 8018398:	4b43      	ldr	r3, [pc, #268]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801839a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801839c:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80183a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  /* Get the LPTIM2 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 80183a6:	4b40      	ldr	r3, [pc, #256]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80183a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80183aa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80183ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
  PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 80183b4:	4b3c      	ldr	r3, [pc, #240]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80183b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80183b8:	f403 4260 	and.w	r2, r3, #57344	@ 0xe000
 80183bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183be:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  /* Get the SAI1 clock source -----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 80183c2:	4b39      	ldr	r3, [pc, #228]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80183c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80183c6:	f003 0207 	and.w	r2, r3, #7
 80183ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183cc:	659a      	str	r2, [r3, #88]	@ 0x58
#if defined(SAI3)
  /* Get the SAI2/3 clock source ---------------------------------------------*/
  PeriphClkInit->Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();
 80183ce:	4b36      	ldr	r3, [pc, #216]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80183d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80183d2:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 80183d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183d8:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Get the SAI2B clock source ---------------------------------------------*/
  PeriphClkInit->Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();
#endif  /*SAI2B*/
#if defined(SAI4)
  /* Get the SAI4A clock source ----------------------------------------------*/
  PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 80183da:	4b33      	ldr	r3, [pc, #204]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80183dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80183de:	f403 0260 	and.w	r2, r3, #14680064	@ 0xe00000
 80183e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183e4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  /* Get the SAI4B clock source ----------------------------------------------*/
  PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 80183e8:	4b2f      	ldr	r3, [pc, #188]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80183ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80183ec:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80183f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80183f2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif  /*SAI4*/
  /* Get the RTC clock source ------------------------------------------------*/
  PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 80183f6:	4b2c      	ldr	r3, [pc, #176]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80183f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80183fa:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80183fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018400:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  /* Get the USB clock source ------------------------------------------------*/
  PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 8018404:	4b28      	ldr	r3, [pc, #160]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018408:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 801840c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801840e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  /* Get the SDMMC clock source ----------------------------------------------*/
  PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 8018412:	4b25      	ldr	r3, [pc, #148]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018416:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 801841a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801841c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Get the RNG clock source ------------------------------------------------*/
  PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 801841e:	4b22      	ldr	r3, [pc, #136]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018422:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8018426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018428:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
#if defined(HRTIM1)
  /* Get the HRTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
 801842c:	4b1e      	ldr	r3, [pc, #120]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801842e:	691b      	ldr	r3, [r3, #16]
 8018430:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8018434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018436:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
#endif /* HRTIM1 */
  /* Get the ADC clock source ------------------------------------------------*/
  PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 801843a:	4b1b      	ldr	r3, [pc, #108]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801843c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801843e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8018442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018444:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  /* Get the SWPMI1 clock source ---------------------------------------------*/
  PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
 8018448:	4b17      	ldr	r3, [pc, #92]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801844a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801844c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8018450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018452:	675a      	str	r2, [r3, #116]	@ 0x74
  /* Get the DFSDM1 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 8018454:	4b14      	ldr	r3, [pc, #80]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018458:	f003 7280 	and.w	r2, r3, #16777216	@ 0x1000000
 801845c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801845e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined(DFSDM2_BASE)
  /* Get the DFSDM2 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();
#endif /* DFSDM2 */
  /* Get the SPDIFRX clock source --------------------------------------------*/
  PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 8018460:	4b11      	ldr	r3, [pc, #68]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018464:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 8018468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801846a:	669a      	str	r2, [r3, #104]	@ 0x68
  /* Get the SPI1/2/3 clock source -------------------------------------------*/
  PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 801846c:	4b0e      	ldr	r3, [pc, #56]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801846e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018470:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
 8018474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018476:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Get the SPI4/5 clock source ---------------------------------------------*/
  PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 8018478:	4b0b      	ldr	r3, [pc, #44]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 801847a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801847c:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
 8018480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018482:	665a      	str	r2, [r3, #100]	@ 0x64
  /* Get the SPI6 clock source -----------------------------------------------*/
  PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 8018484:	4b08      	ldr	r3, [pc, #32]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018488:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 801848c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801848e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* Get the FDCAN clock source ----------------------------------------------*/
  PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 8018492:	4b05      	ldr	r3, [pc, #20]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 8018494:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018496:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
 801849a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801849c:	671a      	str	r2, [r3, #112]	@ 0x70
  /* Get the CEC clock source ------------------------------------------------*/
  PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 801849e:	4b02      	ldr	r3, [pc, #8]	@ (80184a8 <HAL_RCCEx_GetPeriphCLKConfig+0x2c0>)
 80184a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80184a2:	e003      	b.n	80184ac <HAL_RCCEx_GetPeriphCLKConfig+0x2c4>
 80184a4:	c9fff1f7 	.word	0xc9fff1f7
 80184a8:	58024400 	.word	0x58024400
 80184ac:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80184b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  /* Get the FMC clock source ------------------------------------------------*/
  PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 80184b6:	4b14      	ldr	r3, [pc, #80]	@ (8018508 <HAL_RCCEx_GetPeriphCLKConfig+0x320>)
 80184b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80184ba:	f003 0203 	and.w	r2, r3, #3
 80184be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184c0:	649a      	str	r2, [r3, #72]	@ 0x48
#if defined(QUADSPI)
  /* Get the QSPI clock source -----------------------------------------------*/
  PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
 80184c2:	4b11      	ldr	r3, [pc, #68]	@ (8018508 <HAL_RCCEx_GetPeriphCLKConfig+0x320>)
 80184c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80184c6:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80184ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Get the DSI clock source ------------------------------------------------*/
  PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
#endif /*DSI*/

  /* Get the CKPER clock source ----------------------------------------------*/
  PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 80184ce:	4b0e      	ldr	r3, [pc, #56]	@ (8018508 <HAL_RCCEx_GetPeriphCLKConfig+0x320>)
 80184d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80184d2:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
 80184d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 80184da:	4b0b      	ldr	r3, [pc, #44]	@ (8018508 <HAL_RCCEx_GetPeriphCLKConfig+0x320>)
 80184dc:	691b      	ldr	r3, [r3, #16]
 80184de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80184e2:	2b00      	cmp	r3, #0
 80184e4:	d104      	bne.n	80184f0 <HAL_RCCEx_GetPeriphCLKConfig+0x308>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 80184e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184e8:	2200      	movs	r2, #0
 80184ea:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 80184ee:	e004      	b.n	80184fa <HAL_RCCEx_GetPeriphCLKConfig+0x312>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 80184f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80184f2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80184f6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 80184fa:	bf00      	nop
 80184fc:	372c      	adds	r7, #44	@ 0x2c
 80184fe:	46bd      	mov	sp, r7
 8018500:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8018504:	4770      	bx	lr
 8018506:	bf00      	nop
 8018508:	58024400 	.word	0x58024400

0801850c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 801850c:	b580      	push	{r7, lr}
 801850e:	b090      	sub	sp, #64	@ 0x40
 8018510:	af00      	add	r7, sp, #0
 8018512:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8018516:	e9d7 2300 	ldrd	r2, r3, [r7]
 801851a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 801851e:	430b      	orrs	r3, r1
 8018520:	f040 8094 	bne.w	801864c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8018524:	4b9e      	ldr	r3, [pc, #632]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8018526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018528:	f003 0307 	and.w	r3, r3, #7
 801852c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801852e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018530:	2b04      	cmp	r3, #4
 8018532:	f200 8087 	bhi.w	8018644 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8018536:	a201      	add	r2, pc, #4	@ (adr r2, 801853c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8018538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801853c:	08018551 	.word	0x08018551
 8018540:	08018579 	.word	0x08018579
 8018544:	080185a1 	.word	0x080185a1
 8018548:	0801863d 	.word	0x0801863d
 801854c:	080185c9 	.word	0x080185c9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8018550:	4b93      	ldr	r3, [pc, #588]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8018552:	681b      	ldr	r3, [r3, #0]
 8018554:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018558:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801855c:	d108      	bne.n	8018570 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801855e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8018562:	4618      	mov	r0, r3
 8018564:	f001 f826 	bl	80195b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8018568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801856a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801856c:	f000 bd45 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018570:	2300      	movs	r3, #0
 8018572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018574:	f000 bd41 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018578:	4b89      	ldr	r3, [pc, #548]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801857a:	681b      	ldr	r3, [r3, #0]
 801857c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018580:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018584:	d108      	bne.n	8018598 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8018586:	f107 0318 	add.w	r3, r7, #24
 801858a:	4618      	mov	r0, r3
 801858c:	f000 fd6a 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8018590:	69bb      	ldr	r3, [r7, #24]
 8018592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018594:	f000 bd31 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018598:	2300      	movs	r3, #0
 801859a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801859c:	f000 bd2d 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80185a0:	4b7f      	ldr	r3, [pc, #508]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80185a2:	681b      	ldr	r3, [r3, #0]
 80185a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80185a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80185ac:	d108      	bne.n	80185c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80185ae:	f107 030c 	add.w	r3, r7, #12
 80185b2:	4618      	mov	r0, r3
 80185b4:	f000 feaa 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80185b8:	68fb      	ldr	r3, [r7, #12]
 80185ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80185bc:	f000 bd1d 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80185c0:	2300      	movs	r3, #0
 80185c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80185c4:	f000 bd19 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80185c8:	4b75      	ldr	r3, [pc, #468]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80185ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80185cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80185d0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80185d2:	4b73      	ldr	r3, [pc, #460]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80185d4:	681b      	ldr	r3, [r3, #0]
 80185d6:	f003 0304 	and.w	r3, r3, #4
 80185da:	2b04      	cmp	r3, #4
 80185dc:	d10c      	bne.n	80185f8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80185de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80185e0:	2b00      	cmp	r3, #0
 80185e2:	d109      	bne.n	80185f8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80185e4:	4b6e      	ldr	r3, [pc, #440]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80185e6:	681b      	ldr	r3, [r3, #0]
 80185e8:	08db      	lsrs	r3, r3, #3
 80185ea:	f003 0303 	and.w	r3, r3, #3
 80185ee:	4a6d      	ldr	r2, [pc, #436]	@ (80187a4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80185f0:	fa22 f303 	lsr.w	r3, r2, r3
 80185f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80185f6:	e01f      	b.n	8018638 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80185f8:	4b69      	ldr	r3, [pc, #420]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80185fa:	681b      	ldr	r3, [r3, #0]
 80185fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018604:	d106      	bne.n	8018614 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8018606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018608:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801860c:	d102      	bne.n	8018614 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801860e:	4b66      	ldr	r3, [pc, #408]	@ (80187a8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8018610:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018612:	e011      	b.n	8018638 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8018614:	4b62      	ldr	r3, [pc, #392]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8018616:	681b      	ldr	r3, [r3, #0]
 8018618:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801861c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018620:	d106      	bne.n	8018630 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8018622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018628:	d102      	bne.n	8018630 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801862a:	4b60      	ldr	r3, [pc, #384]	@ (80187ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 801862c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801862e:	e003      	b.n	8018638 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8018630:	2300      	movs	r3, #0
 8018632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8018634:	f000 bce1 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8018638:	f000 bcdf 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801863c:	4b5c      	ldr	r3, [pc, #368]	@ (80187b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 801863e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018640:	f000 bcdb 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8018644:	2300      	movs	r3, #0
 8018646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018648:	f000 bcd7 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 801864c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018650:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8018654:	430b      	orrs	r3, r1
 8018656:	f040 80ad 	bne.w	80187b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 801865a:	4b51      	ldr	r3, [pc, #324]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801865c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801865e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8018662:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8018664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018666:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801866a:	d056      	beq.n	801871a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 801866c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801866e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018672:	f200 8090 	bhi.w	8018796 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8018676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018678:	2bc0      	cmp	r3, #192	@ 0xc0
 801867a:	f000 8088 	beq.w	801878e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 801867e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018680:	2bc0      	cmp	r3, #192	@ 0xc0
 8018682:	f200 8088 	bhi.w	8018796 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8018686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018688:	2b80      	cmp	r3, #128	@ 0x80
 801868a:	d032      	beq.n	80186f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 801868c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801868e:	2b80      	cmp	r3, #128	@ 0x80
 8018690:	f200 8081 	bhi.w	8018796 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8018694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018696:	2b00      	cmp	r3, #0
 8018698:	d003      	beq.n	80186a2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 801869a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801869c:	2b40      	cmp	r3, #64	@ 0x40
 801869e:	d014      	beq.n	80186ca <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80186a0:	e079      	b.n	8018796 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80186a2:	4b3f      	ldr	r3, [pc, #252]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80186a4:	681b      	ldr	r3, [r3, #0]
 80186a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80186aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80186ae:	d108      	bne.n	80186c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80186b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80186b4:	4618      	mov	r0, r3
 80186b6:	f000 ff7d 	bl	80195b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80186ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80186bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80186be:	f000 bc9c 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80186c2:	2300      	movs	r3, #0
 80186c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80186c6:	f000 bc98 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80186ca:	4b35      	ldr	r3, [pc, #212]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80186cc:	681b      	ldr	r3, [r3, #0]
 80186ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80186d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80186d6:	d108      	bne.n	80186ea <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80186d8:	f107 0318 	add.w	r3, r7, #24
 80186dc:	4618      	mov	r0, r3
 80186de:	f000 fcc1 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80186e2:	69bb      	ldr	r3, [r7, #24]
 80186e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80186e6:	f000 bc88 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80186ea:	2300      	movs	r3, #0
 80186ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80186ee:	f000 bc84 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80186f2:	4b2b      	ldr	r3, [pc, #172]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80186f4:	681b      	ldr	r3, [r3, #0]
 80186f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80186fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80186fe:	d108      	bne.n	8018712 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8018700:	f107 030c 	add.w	r3, r7, #12
 8018704:	4618      	mov	r0, r3
 8018706:	f000 fe01 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801870a:	68fb      	ldr	r3, [r7, #12]
 801870c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801870e:	f000 bc74 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018712:	2300      	movs	r3, #0
 8018714:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018716:	f000 bc70 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801871a:	4b21      	ldr	r3, [pc, #132]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801871c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801871e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8018722:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8018724:	4b1e      	ldr	r3, [pc, #120]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8018726:	681b      	ldr	r3, [r3, #0]
 8018728:	f003 0304 	and.w	r3, r3, #4
 801872c:	2b04      	cmp	r3, #4
 801872e:	d10c      	bne.n	801874a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8018730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018732:	2b00      	cmp	r3, #0
 8018734:	d109      	bne.n	801874a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8018736:	4b1a      	ldr	r3, [pc, #104]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8018738:	681b      	ldr	r3, [r3, #0]
 801873a:	08db      	lsrs	r3, r3, #3
 801873c:	f003 0303 	and.w	r3, r3, #3
 8018740:	4a18      	ldr	r2, [pc, #96]	@ (80187a4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8018742:	fa22 f303 	lsr.w	r3, r2, r3
 8018746:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018748:	e01f      	b.n	801878a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801874a:	4b15      	ldr	r3, [pc, #84]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801874c:	681b      	ldr	r3, [r3, #0]
 801874e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018756:	d106      	bne.n	8018766 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8018758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801875a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801875e:	d102      	bne.n	8018766 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8018760:	4b11      	ldr	r3, [pc, #68]	@ (80187a8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8018762:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018764:	e011      	b.n	801878a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8018766:	4b0e      	ldr	r3, [pc, #56]	@ (80187a0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8018768:	681b      	ldr	r3, [r3, #0]
 801876a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801876e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018772:	d106      	bne.n	8018782 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8018774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018776:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801877a:	d102      	bne.n	8018782 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 801877c:	4b0b      	ldr	r3, [pc, #44]	@ (80187ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 801877e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018780:	e003      	b.n	801878a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8018782:	2300      	movs	r3, #0
 8018784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8018786:	f000 bc38 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801878a:	f000 bc36 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 801878e:	4b08      	ldr	r3, [pc, #32]	@ (80187b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8018790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018792:	f000 bc32 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8018796:	2300      	movs	r3, #0
 8018798:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801879a:	f000 bc2e 	b.w	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 801879e:	bf00      	nop
 80187a0:	58024400 	.word	0x58024400
 80187a4:	03d09000 	.word	0x03d09000
 80187a8:	003d0900 	.word	0x003d0900
 80187ac:	017d7840 	.word	0x017d7840
 80187b0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80187b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80187b8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80187bc:	430b      	orrs	r3, r1
 80187be:	f040 809c 	bne.w	80188fa <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80187c2:	4b9e      	ldr	r3, [pc, #632]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80187c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80187c6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80187ca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80187cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80187d2:	d054      	beq.n	801887e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80187d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80187da:	f200 808b 	bhi.w	80188f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80187de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80187e4:	f000 8083 	beq.w	80188ee <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80187e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187ea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80187ee:	f200 8081 	bhi.w	80188f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80187f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80187f8:	d02f      	beq.n	801885a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80187fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80187fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8018800:	d878      	bhi.n	80188f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8018802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018804:	2b00      	cmp	r3, #0
 8018806:	d004      	beq.n	8018812 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8018808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801880a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801880e:	d012      	beq.n	8018836 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8018810:	e070      	b.n	80188f4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8018812:	4b8a      	ldr	r3, [pc, #552]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8018814:	681b      	ldr	r3, [r3, #0]
 8018816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801881a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801881e:	d107      	bne.n	8018830 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8018820:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8018824:	4618      	mov	r0, r3
 8018826:	f000 fec5 	bl	80195b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801882a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801882c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801882e:	e3e4      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018830:	2300      	movs	r3, #0
 8018832:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018834:	e3e1      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018836:	4b81      	ldr	r3, [pc, #516]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8018838:	681b      	ldr	r3, [r3, #0]
 801883a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801883e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018842:	d107      	bne.n	8018854 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8018844:	f107 0318 	add.w	r3, r7, #24
 8018848:	4618      	mov	r0, r3
 801884a:	f000 fc0b 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801884e:	69bb      	ldr	r3, [r7, #24]
 8018850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018852:	e3d2      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018854:	2300      	movs	r3, #0
 8018856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018858:	e3cf      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801885a:	4b78      	ldr	r3, [pc, #480]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801885c:	681b      	ldr	r3, [r3, #0]
 801885e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8018862:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018866:	d107      	bne.n	8018878 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8018868:	f107 030c 	add.w	r3, r7, #12
 801886c:	4618      	mov	r0, r3
 801886e:	f000 fd4d 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8018872:	68fb      	ldr	r3, [r7, #12]
 8018874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018876:	e3c0      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018878:	2300      	movs	r3, #0
 801887a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801887c:	e3bd      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801887e:	4b6f      	ldr	r3, [pc, #444]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8018880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018882:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8018886:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8018888:	4b6c      	ldr	r3, [pc, #432]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801888a:	681b      	ldr	r3, [r3, #0]
 801888c:	f003 0304 	and.w	r3, r3, #4
 8018890:	2b04      	cmp	r3, #4
 8018892:	d10c      	bne.n	80188ae <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8018894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018896:	2b00      	cmp	r3, #0
 8018898:	d109      	bne.n	80188ae <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801889a:	4b68      	ldr	r3, [pc, #416]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801889c:	681b      	ldr	r3, [r3, #0]
 801889e:	08db      	lsrs	r3, r3, #3
 80188a0:	f003 0303 	and.w	r3, r3, #3
 80188a4:	4a66      	ldr	r2, [pc, #408]	@ (8018a40 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80188a6:	fa22 f303 	lsr.w	r3, r2, r3
 80188aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80188ac:	e01e      	b.n	80188ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80188ae:	4b63      	ldr	r3, [pc, #396]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80188b0:	681b      	ldr	r3, [r3, #0]
 80188b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80188b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80188ba:	d106      	bne.n	80188ca <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80188bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80188be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80188c2:	d102      	bne.n	80188ca <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80188c4:	4b5f      	ldr	r3, [pc, #380]	@ (8018a44 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80188c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80188c8:	e010      	b.n	80188ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80188ca:	4b5c      	ldr	r3, [pc, #368]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80188cc:	681b      	ldr	r3, [r3, #0]
 80188ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80188d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80188d6:	d106      	bne.n	80188e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80188d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80188da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80188de:	d102      	bne.n	80188e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80188e0:	4b59      	ldr	r3, [pc, #356]	@ (8018a48 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80188e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80188e4:	e002      	b.n	80188ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80188e6:	2300      	movs	r3, #0
 80188e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80188ea:	e386      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80188ec:	e385      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80188ee:	4b57      	ldr	r3, [pc, #348]	@ (8018a4c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80188f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80188f2:	e382      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80188f4:	2300      	movs	r3, #0
 80188f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80188f8:	e37f      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80188fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80188fe:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8018902:	430b      	orrs	r3, r1
 8018904:	f040 80a7 	bne.w	8018a56 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8018908:	4b4c      	ldr	r3, [pc, #304]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801890a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801890c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8018910:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8018912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018914:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8018918:	d055      	beq.n	80189c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 801891a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801891c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8018920:	f200 8096 	bhi.w	8018a50 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8018924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018926:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 801892a:	f000 8084 	beq.w	8018a36 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 801892e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018930:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8018934:	f200 808c 	bhi.w	8018a50 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8018938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801893a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801893e:	d030      	beq.n	80189a2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8018940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018942:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018946:	f200 8083 	bhi.w	8018a50 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 801894a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801894c:	2b00      	cmp	r3, #0
 801894e:	d004      	beq.n	801895a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8018950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018952:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8018956:	d012      	beq.n	801897e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8018958:	e07a      	b.n	8018a50 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801895a:	4b38      	ldr	r3, [pc, #224]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801895c:	681b      	ldr	r3, [r3, #0]
 801895e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018962:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018966:	d107      	bne.n	8018978 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8018968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801896c:	4618      	mov	r0, r3
 801896e:	f000 fe21 	bl	80195b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8018972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018976:	e340      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018978:	2300      	movs	r3, #0
 801897a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801897c:	e33d      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 801897e:	4b2f      	ldr	r3, [pc, #188]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8018980:	681b      	ldr	r3, [r3, #0]
 8018982:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018986:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801898a:	d107      	bne.n	801899c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801898c:	f107 0318 	add.w	r3, r7, #24
 8018990:	4618      	mov	r0, r3
 8018992:	f000 fb67 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8018996:	69bb      	ldr	r3, [r7, #24]
 8018998:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801899a:	e32e      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801899c:	2300      	movs	r3, #0
 801899e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80189a0:	e32b      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80189a2:	4b26      	ldr	r3, [pc, #152]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80189a4:	681b      	ldr	r3, [r3, #0]
 80189a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80189aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80189ae:	d107      	bne.n	80189c0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80189b0:	f107 030c 	add.w	r3, r7, #12
 80189b4:	4618      	mov	r0, r3
 80189b6:	f000 fca9 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80189ba:	68fb      	ldr	r3, [r7, #12]
 80189bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80189be:	e31c      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80189c0:	2300      	movs	r3, #0
 80189c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80189c4:	e319      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80189c6:	4b1d      	ldr	r3, [pc, #116]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80189c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80189ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80189ce:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80189d0:	4b1a      	ldr	r3, [pc, #104]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80189d2:	681b      	ldr	r3, [r3, #0]
 80189d4:	f003 0304 	and.w	r3, r3, #4
 80189d8:	2b04      	cmp	r3, #4
 80189da:	d10c      	bne.n	80189f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80189dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80189de:	2b00      	cmp	r3, #0
 80189e0:	d109      	bne.n	80189f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80189e2:	4b16      	ldr	r3, [pc, #88]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80189e4:	681b      	ldr	r3, [r3, #0]
 80189e6:	08db      	lsrs	r3, r3, #3
 80189e8:	f003 0303 	and.w	r3, r3, #3
 80189ec:	4a14      	ldr	r2, [pc, #80]	@ (8018a40 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80189ee:	fa22 f303 	lsr.w	r3, r2, r3
 80189f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80189f4:	e01e      	b.n	8018a34 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80189f6:	4b11      	ldr	r3, [pc, #68]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80189f8:	681b      	ldr	r3, [r3, #0]
 80189fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80189fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018a02:	d106      	bne.n	8018a12 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8018a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018a06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018a0a:	d102      	bne.n	8018a12 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8018a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8018a44 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8018a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018a10:	e010      	b.n	8018a34 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8018a12:	4b0a      	ldr	r3, [pc, #40]	@ (8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8018a14:	681b      	ldr	r3, [r3, #0]
 8018a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018a1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018a1e:	d106      	bne.n	8018a2e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8018a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018a22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018a26:	d102      	bne.n	8018a2e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8018a28:	4b07      	ldr	r3, [pc, #28]	@ (8018a48 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8018a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018a2c:	e002      	b.n	8018a34 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8018a2e:	2300      	movs	r3, #0
 8018a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8018a32:	e2e2      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8018a34:	e2e1      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8018a36:	4b05      	ldr	r3, [pc, #20]	@ (8018a4c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8018a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018a3a:	e2de      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8018a3c:	58024400 	.word	0x58024400
 8018a40:	03d09000 	.word	0x03d09000
 8018a44:	003d0900 	.word	0x003d0900
 8018a48:	017d7840 	.word	0x017d7840
 8018a4c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8018a50:	2300      	movs	r3, #0
 8018a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018a54:	e2d1      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8018a56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018a5a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8018a5e:	430b      	orrs	r3, r1
 8018a60:	f040 809c 	bne.w	8018b9c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8018a64:	4b93      	ldr	r3, [pc, #588]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018a66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018a68:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8018a6c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8018a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8018a74:	d054      	beq.n	8018b20 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8018a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8018a7c:	f200 808b 	bhi.w	8018b96 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8018a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8018a86:	f000 8083 	beq.w	8018b90 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8018a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a8c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8018a90:	f200 8081 	bhi.w	8018b96 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8018a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8018a9a:	d02f      	beq.n	8018afc <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8018a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8018aa2:	d878      	bhi.n	8018b96 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8018aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018aa6:	2b00      	cmp	r3, #0
 8018aa8:	d004      	beq.n	8018ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8018aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018aac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8018ab0:	d012      	beq.n	8018ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8018ab2:	e070      	b.n	8018b96 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8018ab4:	4b7f      	ldr	r3, [pc, #508]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018ab6:	681b      	ldr	r3, [r3, #0]
 8018ab8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018abc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018ac0:	d107      	bne.n	8018ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8018ac2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8018ac6:	4618      	mov	r0, r3
 8018ac8:	f000 fd74 	bl	80195b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8018acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018ad0:	e293      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018ad2:	2300      	movs	r3, #0
 8018ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018ad6:	e290      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018ad8:	4b76      	ldr	r3, [pc, #472]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018ada:	681b      	ldr	r3, [r3, #0]
 8018adc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018ae0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018ae4:	d107      	bne.n	8018af6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8018ae6:	f107 0318 	add.w	r3, r7, #24
 8018aea:	4618      	mov	r0, r3
 8018aec:	f000 faba 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8018af0:	69bb      	ldr	r3, [r7, #24]
 8018af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018af4:	e281      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018af6:	2300      	movs	r3, #0
 8018af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018afa:	e27e      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8018afc:	4b6d      	ldr	r3, [pc, #436]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018afe:	681b      	ldr	r3, [r3, #0]
 8018b00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8018b04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018b08:	d107      	bne.n	8018b1a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8018b0a:	f107 030c 	add.w	r3, r7, #12
 8018b0e:	4618      	mov	r0, r3
 8018b10:	f000 fbfc 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8018b14:	68fb      	ldr	r3, [r7, #12]
 8018b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018b18:	e26f      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018b1a:	2300      	movs	r3, #0
 8018b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018b1e:	e26c      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8018b20:	4b64      	ldr	r3, [pc, #400]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018b24:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8018b28:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8018b2a:	4b62      	ldr	r3, [pc, #392]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018b2c:	681b      	ldr	r3, [r3, #0]
 8018b2e:	f003 0304 	and.w	r3, r3, #4
 8018b32:	2b04      	cmp	r3, #4
 8018b34:	d10c      	bne.n	8018b50 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8018b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018b38:	2b00      	cmp	r3, #0
 8018b3a:	d109      	bne.n	8018b50 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8018b3c:	4b5d      	ldr	r3, [pc, #372]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018b3e:	681b      	ldr	r3, [r3, #0]
 8018b40:	08db      	lsrs	r3, r3, #3
 8018b42:	f003 0303 	and.w	r3, r3, #3
 8018b46:	4a5c      	ldr	r2, [pc, #368]	@ (8018cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8018b48:	fa22 f303 	lsr.w	r3, r2, r3
 8018b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018b4e:	e01e      	b.n	8018b8e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8018b50:	4b58      	ldr	r3, [pc, #352]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018b52:	681b      	ldr	r3, [r3, #0]
 8018b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018b58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018b5c:	d106      	bne.n	8018b6c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8018b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018b60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018b64:	d102      	bne.n	8018b6c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8018b66:	4b55      	ldr	r3, [pc, #340]	@ (8018cbc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8018b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018b6a:	e010      	b.n	8018b8e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8018b6c:	4b51      	ldr	r3, [pc, #324]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018b6e:	681b      	ldr	r3, [r3, #0]
 8018b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018b74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018b78:	d106      	bne.n	8018b88 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8018b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018b7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018b80:	d102      	bne.n	8018b88 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8018b82:	4b4f      	ldr	r3, [pc, #316]	@ (8018cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8018b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018b86:	e002      	b.n	8018b8e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8018b88:	2300      	movs	r3, #0
 8018b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8018b8c:	e235      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8018b8e:	e234      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8018b90:	4b4c      	ldr	r3, [pc, #304]	@ (8018cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8018b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018b94:	e231      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8018b96:	2300      	movs	r3, #0
 8018b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018b9a:	e22e      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8018b9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018ba0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8018ba4:	430b      	orrs	r3, r1
 8018ba6:	f040 808f 	bne.w	8018cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8018baa:	4b42      	ldr	r3, [pc, #264]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018bac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018bae:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8018bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8018bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bb6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8018bba:	d06b      	beq.n	8018c94 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8018bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bbe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8018bc2:	d874      	bhi.n	8018cae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8018bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8018bca:	d056      	beq.n	8018c7a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8018bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8018bd2:	d86c      	bhi.n	8018cae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8018bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bd6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8018bda:	d03b      	beq.n	8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8018bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bde:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8018be2:	d864      	bhi.n	8018cae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8018be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018be6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018bea:	d021      	beq.n	8018c30 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8018bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018bf2:	d85c      	bhi.n	8018cae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8018bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	d004      	beq.n	8018c04 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8018bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018c00:	d004      	beq.n	8018c0c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8018c02:	e054      	b.n	8018cae <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8018c04:	f7fd ff6e 	bl	8016ae4 <HAL_RCC_GetPCLK1Freq>
 8018c08:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8018c0a:	e1f6      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018c0c:	4b29      	ldr	r3, [pc, #164]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018c0e:	681b      	ldr	r3, [r3, #0]
 8018c10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018c14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018c18:	d107      	bne.n	8018c2a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8018c1a:	f107 0318 	add.w	r3, r7, #24
 8018c1e:	4618      	mov	r0, r3
 8018c20:	f000 fa20 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8018c24:	69fb      	ldr	r3, [r7, #28]
 8018c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018c28:	e1e7      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018c2a:	2300      	movs	r3, #0
 8018c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018c2e:	e1e4      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8018c30:	4b20      	ldr	r3, [pc, #128]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018c32:	681b      	ldr	r3, [r3, #0]
 8018c34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8018c38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018c3c:	d107      	bne.n	8018c4e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8018c3e:	f107 030c 	add.w	r3, r7, #12
 8018c42:	4618      	mov	r0, r3
 8018c44:	f000 fb62 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8018c48:	693b      	ldr	r3, [r7, #16]
 8018c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018c4c:	e1d5      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018c4e:	2300      	movs	r3, #0
 8018c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018c52:	e1d2      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018c54:	4b17      	ldr	r3, [pc, #92]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018c56:	681b      	ldr	r3, [r3, #0]
 8018c58:	f003 0304 	and.w	r3, r3, #4
 8018c5c:	2b04      	cmp	r3, #4
 8018c5e:	d109      	bne.n	8018c74 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8018c60:	4b14      	ldr	r3, [pc, #80]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018c62:	681b      	ldr	r3, [r3, #0]
 8018c64:	08db      	lsrs	r3, r3, #3
 8018c66:	f003 0303 	and.w	r3, r3, #3
 8018c6a:	4a13      	ldr	r2, [pc, #76]	@ (8018cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8018c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8018c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018c72:	e1c2      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018c74:	2300      	movs	r3, #0
 8018c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018c78:	e1bf      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8018c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018c7c:	681b      	ldr	r3, [r3, #0]
 8018c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018c82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018c86:	d102      	bne.n	8018c8e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8018c88:	4b0c      	ldr	r3, [pc, #48]	@ (8018cbc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8018c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018c8c:	e1b5      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018c8e:	2300      	movs	r3, #0
 8018c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018c92:	e1b2      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8018c94:	4b07      	ldr	r3, [pc, #28]	@ (8018cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8018c96:	681b      	ldr	r3, [r3, #0]
 8018c98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018c9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018ca0:	d102      	bne.n	8018ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8018ca2:	4b07      	ldr	r3, [pc, #28]	@ (8018cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8018ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018ca6:	e1a8      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018ca8:	2300      	movs	r3, #0
 8018caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018cac:	e1a5      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8018cae:	2300      	movs	r3, #0
 8018cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018cb2:	e1a2      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8018cb4:	58024400 	.word	0x58024400
 8018cb8:	03d09000 	.word	0x03d09000
 8018cbc:	003d0900 	.word	0x003d0900
 8018cc0:	017d7840 	.word	0x017d7840
 8018cc4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8018cc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018ccc:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8018cd0:	430b      	orrs	r3, r1
 8018cd2:	d173      	bne.n	8018dbc <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8018cd4:	4b9c      	ldr	r3, [pc, #624]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018cd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8018cdc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8018cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018ce0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018ce4:	d02f      	beq.n	8018d46 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8018ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018ce8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018cec:	d863      	bhi.n	8018db6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8018cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018cf0:	2b00      	cmp	r3, #0
 8018cf2:	d004      	beq.n	8018cfe <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8018cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018cf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018cfa:	d012      	beq.n	8018d22 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8018cfc:	e05b      	b.n	8018db6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018cfe:	4b92      	ldr	r3, [pc, #584]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018d00:	681b      	ldr	r3, [r3, #0]
 8018d02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018d06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018d0a:	d107      	bne.n	8018d1c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8018d0c:	f107 0318 	add.w	r3, r7, #24
 8018d10:	4618      	mov	r0, r3
 8018d12:	f000 f9a7 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8018d16:	69bb      	ldr	r3, [r7, #24]
 8018d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018d1a:	e16e      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018d1c:	2300      	movs	r3, #0
 8018d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018d20:	e16b      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8018d22:	4b89      	ldr	r3, [pc, #548]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018d24:	681b      	ldr	r3, [r3, #0]
 8018d26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8018d2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018d2e:	d107      	bne.n	8018d40 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8018d30:	f107 030c 	add.w	r3, r7, #12
 8018d34:	4618      	mov	r0, r3
 8018d36:	f000 fae9 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8018d3a:	697b      	ldr	r3, [r7, #20]
 8018d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018d3e:	e15c      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018d40:	2300      	movs	r3, #0
 8018d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018d44:	e159      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8018d46:	4b80      	ldr	r3, [pc, #512]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018d4a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8018d4e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8018d50:	4b7d      	ldr	r3, [pc, #500]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018d52:	681b      	ldr	r3, [r3, #0]
 8018d54:	f003 0304 	and.w	r3, r3, #4
 8018d58:	2b04      	cmp	r3, #4
 8018d5a:	d10c      	bne.n	8018d76 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8018d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d5e:	2b00      	cmp	r3, #0
 8018d60:	d109      	bne.n	8018d76 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8018d62:	4b79      	ldr	r3, [pc, #484]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018d64:	681b      	ldr	r3, [r3, #0]
 8018d66:	08db      	lsrs	r3, r3, #3
 8018d68:	f003 0303 	and.w	r3, r3, #3
 8018d6c:	4a77      	ldr	r2, [pc, #476]	@ (8018f4c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8018d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8018d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018d74:	e01e      	b.n	8018db4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8018d76:	4b74      	ldr	r3, [pc, #464]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018d78:	681b      	ldr	r3, [r3, #0]
 8018d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018d7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018d82:	d106      	bne.n	8018d92 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8018d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018d8a:	d102      	bne.n	8018d92 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8018d8c:	4b70      	ldr	r3, [pc, #448]	@ (8018f50 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8018d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018d90:	e010      	b.n	8018db4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8018d92:	4b6d      	ldr	r3, [pc, #436]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018d94:	681b      	ldr	r3, [r3, #0]
 8018d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018d9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018d9e:	d106      	bne.n	8018dae <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8018da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018da2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018da6:	d102      	bne.n	8018dae <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8018da8:	4b6a      	ldr	r3, [pc, #424]	@ (8018f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8018daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8018dac:	e002      	b.n	8018db4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8018dae:	2300      	movs	r3, #0
 8018db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8018db2:	e122      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8018db4:	e121      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8018db6:	2300      	movs	r3, #0
 8018db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018dba:	e11e      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8018dbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018dc0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8018dc4:	430b      	orrs	r3, r1
 8018dc6:	d133      	bne.n	8018e30 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8018dc8:	4b5f      	ldr	r3, [pc, #380]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8018dd0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8018dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d004      	beq.n	8018de2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8018dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018dda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018dde:	d012      	beq.n	8018e06 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8018de0:	e023      	b.n	8018e2a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8018de2:	4b59      	ldr	r3, [pc, #356]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018de4:	681b      	ldr	r3, [r3, #0]
 8018de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018dea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018dee:	d107      	bne.n	8018e00 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8018df0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8018df4:	4618      	mov	r0, r3
 8018df6:	f000 fbdd 	bl	80195b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8018dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018dfe:	e0fc      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018e00:	2300      	movs	r3, #0
 8018e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018e04:	e0f9      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018e06:	4b50      	ldr	r3, [pc, #320]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018e08:	681b      	ldr	r3, [r3, #0]
 8018e0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018e0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018e12:	d107      	bne.n	8018e24 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8018e14:	f107 0318 	add.w	r3, r7, #24
 8018e18:	4618      	mov	r0, r3
 8018e1a:	f000 f923 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8018e1e:	6a3b      	ldr	r3, [r7, #32]
 8018e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018e22:	e0ea      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018e24:	2300      	movs	r3, #0
 8018e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018e28:	e0e7      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8018e2a:	2300      	movs	r3, #0
 8018e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018e2e:	e0e4      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8018e30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018e34:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8018e38:	430b      	orrs	r3, r1
 8018e3a:	f040 808d 	bne.w	8018f58 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8018e3e:	4b42      	ldr	r3, [pc, #264]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018e42:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8018e46:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8018e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8018e4e:	d06b      	beq.n	8018f28 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8018e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8018e56:	d874      	bhi.n	8018f42 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8018e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8018e5e:	d056      	beq.n	8018f0e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8018e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8018e66:	d86c      	bhi.n	8018f42 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8018e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8018e6e:	d03b      	beq.n	8018ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8018e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8018e76:	d864      	bhi.n	8018f42 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8018e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018e7e:	d021      	beq.n	8018ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8018e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018e86:	d85c      	bhi.n	8018f42 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8018e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e8a:	2b00      	cmp	r3, #0
 8018e8c:	d004      	beq.n	8018e98 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8018e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018e94:	d004      	beq.n	8018ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8018e96:	e054      	b.n	8018f42 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8018e98:	f000 f8ce 	bl	8019038 <HAL_RCCEx_GetD3PCLK1Freq>
 8018e9c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8018e9e:	e0ac      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018ea0:	4b29      	ldr	r3, [pc, #164]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018ea2:	681b      	ldr	r3, [r3, #0]
 8018ea4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018ea8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018eac:	d107      	bne.n	8018ebe <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8018eae:	f107 0318 	add.w	r3, r7, #24
 8018eb2:	4618      	mov	r0, r3
 8018eb4:	f000 f8d6 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8018eb8:	69fb      	ldr	r3, [r7, #28]
 8018eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018ebc:	e09d      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018ebe:	2300      	movs	r3, #0
 8018ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018ec2:	e09a      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8018ec4:	4b20      	ldr	r3, [pc, #128]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018ec6:	681b      	ldr	r3, [r3, #0]
 8018ec8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8018ecc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018ed0:	d107      	bne.n	8018ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8018ed2:	f107 030c 	add.w	r3, r7, #12
 8018ed6:	4618      	mov	r0, r3
 8018ed8:	f000 fa18 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8018edc:	693b      	ldr	r3, [r7, #16]
 8018ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018ee0:	e08b      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018ee2:	2300      	movs	r3, #0
 8018ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018ee6:	e088      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018ee8:	4b17      	ldr	r3, [pc, #92]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018eea:	681b      	ldr	r3, [r3, #0]
 8018eec:	f003 0304 	and.w	r3, r3, #4
 8018ef0:	2b04      	cmp	r3, #4
 8018ef2:	d109      	bne.n	8018f08 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8018ef4:	4b14      	ldr	r3, [pc, #80]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018ef6:	681b      	ldr	r3, [r3, #0]
 8018ef8:	08db      	lsrs	r3, r3, #3
 8018efa:	f003 0303 	and.w	r3, r3, #3
 8018efe:	4a13      	ldr	r2, [pc, #76]	@ (8018f4c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8018f00:	fa22 f303 	lsr.w	r3, r2, r3
 8018f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018f06:	e078      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018f08:	2300      	movs	r3, #0
 8018f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018f0c:	e075      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8018f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018f10:	681b      	ldr	r3, [r3, #0]
 8018f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018f1a:	d102      	bne.n	8018f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8018f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8018f50 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8018f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018f20:	e06b      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018f22:	2300      	movs	r3, #0
 8018f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018f26:	e068      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8018f28:	4b07      	ldr	r3, [pc, #28]	@ (8018f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8018f2a:	681b      	ldr	r3, [r3, #0]
 8018f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018f30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018f34:	d102      	bne.n	8018f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8018f36:	4b07      	ldr	r3, [pc, #28]	@ (8018f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8018f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018f3a:	e05e      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018f3c:	2300      	movs	r3, #0
 8018f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018f40:	e05b      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8018f42:	2300      	movs	r3, #0
 8018f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018f46:	e058      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8018f48:	58024400 	.word	0x58024400
 8018f4c:	03d09000 	.word	0x03d09000
 8018f50:	003d0900 	.word	0x003d0900
 8018f54:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8018f58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018f5c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8018f60:	430b      	orrs	r3, r1
 8018f62:	d148      	bne.n	8018ff6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8018f64:	4b27      	ldr	r3, [pc, #156]	@ (8019004 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8018f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018f68:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8018f6c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8018f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018f70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018f74:	d02a      	beq.n	8018fcc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8018f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018f78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018f7c:	d838      	bhi.n	8018ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8018f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018f80:	2b00      	cmp	r3, #0
 8018f82:	d004      	beq.n	8018f8e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8018f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018f86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018f8a:	d00d      	beq.n	8018fa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8018f8c:	e030      	b.n	8018ff0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8018f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8019004 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8018f90:	681b      	ldr	r3, [r3, #0]
 8018f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018f96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018f9a:	d102      	bne.n	8018fa2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8018f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8019008 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8018f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018fa0:	e02b      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018fa2:	2300      	movs	r3, #0
 8018fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018fa6:	e028      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8018fa8:	4b16      	ldr	r3, [pc, #88]	@ (8019004 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8018faa:	681b      	ldr	r3, [r3, #0]
 8018fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018fb0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018fb4:	d107      	bne.n	8018fc6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8018fb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8018fba:	4618      	mov	r0, r3
 8018fbc:	f000 fafa 	bl	80195b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8018fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018fc4:	e019      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018fc6:	2300      	movs	r3, #0
 8018fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018fca:	e016      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8018fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8019004 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8018fce:	681b      	ldr	r3, [r3, #0]
 8018fd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018fd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018fd8:	d107      	bne.n	8018fea <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8018fda:	f107 0318 	add.w	r3, r7, #24
 8018fde:	4618      	mov	r0, r3
 8018fe0:	f000 f840 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8018fe4:	69fb      	ldr	r3, [r7, #28]
 8018fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8018fe8:	e007      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8018fea:	2300      	movs	r3, #0
 8018fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018fee:	e004      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8018ff0:	2300      	movs	r3, #0
 8018ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8018ff4:	e001      	b.n	8018ffa <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8018ff6:	2300      	movs	r3, #0
 8018ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8018ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8018ffc:	4618      	mov	r0, r3
 8018ffe:	3740      	adds	r7, #64	@ 0x40
 8019000:	46bd      	mov	sp, r7
 8019002:	bd80      	pop	{r7, pc}
 8019004:	58024400 	.word	0x58024400
 8019008:	017d7840 	.word	0x017d7840

0801900c <HAL_RCCEx_GetD1PCLK1Freq>:
  * @note   Each time D1PCLK1 changes, this function must be called to update the
  *         right D1PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D1PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)
{
 801900c:	b580      	push	{r7, lr}
 801900e:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_D1PPRE)
  /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE) >> RCC_D1CFGR_D1PPRE_Pos] & 0x1FU));
 8019010:	f7fd fd38 	bl	8016a84 <HAL_RCC_GetHCLKFreq>
 8019014:	4602      	mov	r2, r0
 8019016:	4b06      	ldr	r3, [pc, #24]	@ (8019030 <HAL_RCCEx_GetD1PCLK1Freq+0x24>)
 8019018:	699b      	ldr	r3, [r3, #24]
 801901a:	091b      	lsrs	r3, r3, #4
 801901c:	f003 0307 	and.w	r3, r3, #7
 8019020:	4904      	ldr	r1, [pc, #16]	@ (8019034 <HAL_RCCEx_GetD1PCLK1Freq+0x28>)
 8019022:	5ccb      	ldrb	r3, [r1, r3]
 8019024:	f003 031f 	and.w	r3, r3, #31
 8019028:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE) >> RCC_CDCFGR1_CDPPRE_Pos] & 0x1FU));
#endif
}
 801902c:	4618      	mov	r0, r3
 801902e:	bd80      	pop	{r7, pc}
 8019030:	58024400 	.word	0x58024400
 8019034:	0801fcf8 	.word	0x0801fcf8

08019038 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8019038:	b580      	push	{r7, lr}
 801903a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 801903c:	f7fd fd22 	bl	8016a84 <HAL_RCC_GetHCLKFreq>
 8019040:	4602      	mov	r2, r0
 8019042:	4b06      	ldr	r3, [pc, #24]	@ (801905c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8019044:	6a1b      	ldr	r3, [r3, #32]
 8019046:	091b      	lsrs	r3, r3, #4
 8019048:	f003 0307 	and.w	r3, r3, #7
 801904c:	4904      	ldr	r1, [pc, #16]	@ (8019060 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 801904e:	5ccb      	ldrb	r3, [r1, r3]
 8019050:	f003 031f 	and.w	r3, r3, #31
 8019054:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8019058:	4618      	mov	r0, r3
 801905a:	bd80      	pop	{r7, pc}
 801905c:	58024400 	.word	0x58024400
 8019060:	0801fcf8 	.word	0x0801fcf8

08019064 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8019064:	b480      	push	{r7}
 8019066:	b089      	sub	sp, #36	@ 0x24
 8019068:	af00      	add	r7, sp, #0
 801906a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801906c:	4ba1      	ldr	r3, [pc, #644]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801906e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019070:	f003 0303 	and.w	r3, r3, #3
 8019074:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8019076:	4b9f      	ldr	r3, [pc, #636]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8019078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801907a:	0b1b      	lsrs	r3, r3, #12
 801907c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8019080:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8019082:	4b9c      	ldr	r3, [pc, #624]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8019084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019086:	091b      	lsrs	r3, r3, #4
 8019088:	f003 0301 	and.w	r3, r3, #1
 801908c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 801908e:	4b99      	ldr	r3, [pc, #612]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8019090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019092:	08db      	lsrs	r3, r3, #3
 8019094:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019098:	693a      	ldr	r2, [r7, #16]
 801909a:	fb02 f303 	mul.w	r3, r2, r3
 801909e:	ee07 3a90 	vmov	s15, r3
 80190a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80190a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80190aa:	697b      	ldr	r3, [r7, #20]
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	f000 8111 	beq.w	80192d4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80190b2:	69bb      	ldr	r3, [r7, #24]
 80190b4:	2b02      	cmp	r3, #2
 80190b6:	f000 8083 	beq.w	80191c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80190ba:	69bb      	ldr	r3, [r7, #24]
 80190bc:	2b02      	cmp	r3, #2
 80190be:	f200 80a1 	bhi.w	8019204 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80190c2:	69bb      	ldr	r3, [r7, #24]
 80190c4:	2b00      	cmp	r3, #0
 80190c6:	d003      	beq.n	80190d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80190c8:	69bb      	ldr	r3, [r7, #24]
 80190ca:	2b01      	cmp	r3, #1
 80190cc:	d056      	beq.n	801917c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80190ce:	e099      	b.n	8019204 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80190d0:	4b88      	ldr	r3, [pc, #544]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80190d2:	681b      	ldr	r3, [r3, #0]
 80190d4:	f003 0320 	and.w	r3, r3, #32
 80190d8:	2b00      	cmp	r3, #0
 80190da:	d02d      	beq.n	8019138 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80190dc:	4b85      	ldr	r3, [pc, #532]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80190de:	681b      	ldr	r3, [r3, #0]
 80190e0:	08db      	lsrs	r3, r3, #3
 80190e2:	f003 0303 	and.w	r3, r3, #3
 80190e6:	4a84      	ldr	r2, [pc, #528]	@ (80192f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80190e8:	fa22 f303 	lsr.w	r3, r2, r3
 80190ec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80190ee:	68bb      	ldr	r3, [r7, #8]
 80190f0:	ee07 3a90 	vmov	s15, r3
 80190f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80190f8:	697b      	ldr	r3, [r7, #20]
 80190fa:	ee07 3a90 	vmov	s15, r3
 80190fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019106:	4b7b      	ldr	r3, [pc, #492]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8019108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801910a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801910e:	ee07 3a90 	vmov	s15, r3
 8019112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019116:	ed97 6a03 	vldr	s12, [r7, #12]
 801911a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80192fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801911e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8019122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801912a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801912e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019132:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8019136:	e087      	b.n	8019248 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8019138:	697b      	ldr	r3, [r7, #20]
 801913a:	ee07 3a90 	vmov	s15, r3
 801913e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019142:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8019300 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8019146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801914a:	4b6a      	ldr	r3, [pc, #424]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801914c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801914e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019152:	ee07 3a90 	vmov	s15, r3
 8019156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801915a:	ed97 6a03 	vldr	s12, [r7, #12]
 801915e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80192fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8019162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8019166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801916a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801916e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019176:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801917a:	e065      	b.n	8019248 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801917c:	697b      	ldr	r3, [r7, #20]
 801917e:	ee07 3a90 	vmov	s15, r3
 8019182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019186:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8019304 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801918a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801918e:	4b59      	ldr	r3, [pc, #356]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8019190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019196:	ee07 3a90 	vmov	s15, r3
 801919a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801919e:	ed97 6a03 	vldr	s12, [r7, #12]
 80191a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80192fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80191a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80191aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80191ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80191b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80191b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80191ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80191be:	e043      	b.n	8019248 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80191c0:	697b      	ldr	r3, [r7, #20]
 80191c2:	ee07 3a90 	vmov	s15, r3
 80191c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80191ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8019308 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80191ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80191d2:	4b48      	ldr	r3, [pc, #288]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80191d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80191d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80191da:	ee07 3a90 	vmov	s15, r3
 80191de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80191e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80191e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80192fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80191ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80191ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80191f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80191f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80191fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80191fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8019202:	e021      	b.n	8019248 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8019204:	697b      	ldr	r3, [r7, #20]
 8019206:	ee07 3a90 	vmov	s15, r3
 801920a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801920e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8019304 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8019212:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019216:	4b37      	ldr	r3, [pc, #220]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8019218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801921a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801921e:	ee07 3a90 	vmov	s15, r3
 8019222:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019226:	ed97 6a03 	vldr	s12, [r7, #12]
 801922a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80192fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801922e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8019232:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019236:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801923a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801923e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019242:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8019246:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8019248:	4b2a      	ldr	r3, [pc, #168]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801924a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801924c:	0a5b      	lsrs	r3, r3, #9
 801924e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019252:	ee07 3a90 	vmov	s15, r3
 8019256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801925a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801925e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8019262:	edd7 6a07 	vldr	s13, [r7, #28]
 8019266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801926a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801926e:	ee17 2a90 	vmov	r2, s15
 8019272:	687b      	ldr	r3, [r7, #4]
 8019274:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8019276:	4b1f      	ldr	r3, [pc, #124]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8019278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801927a:	0c1b      	lsrs	r3, r3, #16
 801927c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019280:	ee07 3a90 	vmov	s15, r3
 8019284:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019288:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801928c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8019290:	edd7 6a07 	vldr	s13, [r7, #28]
 8019294:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8019298:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801929c:	ee17 2a90 	vmov	r2, s15
 80192a0:	687b      	ldr	r3, [r7, #4]
 80192a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80192a4:	4b13      	ldr	r3, [pc, #76]	@ (80192f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80192a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80192a8:	0e1b      	lsrs	r3, r3, #24
 80192aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80192ae:	ee07 3a90 	vmov	s15, r3
 80192b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80192b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80192ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80192be:	edd7 6a07 	vldr	s13, [r7, #28]
 80192c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80192c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80192ca:	ee17 2a90 	vmov	r2, s15
 80192ce:	687b      	ldr	r3, [r7, #4]
 80192d0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80192d2:	e008      	b.n	80192e6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80192d4:	687b      	ldr	r3, [r7, #4]
 80192d6:	2200      	movs	r2, #0
 80192d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80192da:	687b      	ldr	r3, [r7, #4]
 80192dc:	2200      	movs	r2, #0
 80192de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	2200      	movs	r2, #0
 80192e4:	609a      	str	r2, [r3, #8]
}
 80192e6:	bf00      	nop
 80192e8:	3724      	adds	r7, #36	@ 0x24
 80192ea:	46bd      	mov	sp, r7
 80192ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192f0:	4770      	bx	lr
 80192f2:	bf00      	nop
 80192f4:	58024400 	.word	0x58024400
 80192f8:	03d09000 	.word	0x03d09000
 80192fc:	46000000 	.word	0x46000000
 8019300:	4c742400 	.word	0x4c742400
 8019304:	4a742400 	.word	0x4a742400
 8019308:	4bbebc20 	.word	0x4bbebc20

0801930c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 801930c:	b480      	push	{r7}
 801930e:	b089      	sub	sp, #36	@ 0x24
 8019310:	af00      	add	r7, sp, #0
 8019312:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8019314:	4ba1      	ldr	r3, [pc, #644]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8019316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019318:	f003 0303 	and.w	r3, r3, #3
 801931c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 801931e:	4b9f      	ldr	r3, [pc, #636]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8019320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019322:	0d1b      	lsrs	r3, r3, #20
 8019324:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8019328:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 801932a:	4b9c      	ldr	r3, [pc, #624]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801932c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801932e:	0a1b      	lsrs	r3, r3, #8
 8019330:	f003 0301 	and.w	r3, r3, #1
 8019334:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8019336:	4b99      	ldr	r3, [pc, #612]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8019338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801933a:	08db      	lsrs	r3, r3, #3
 801933c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019340:	693a      	ldr	r2, [r7, #16]
 8019342:	fb02 f303 	mul.w	r3, r2, r3
 8019346:	ee07 3a90 	vmov	s15, r3
 801934a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801934e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8019352:	697b      	ldr	r3, [r7, #20]
 8019354:	2b00      	cmp	r3, #0
 8019356:	f000 8111 	beq.w	801957c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 801935a:	69bb      	ldr	r3, [r7, #24]
 801935c:	2b02      	cmp	r3, #2
 801935e:	f000 8083 	beq.w	8019468 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8019362:	69bb      	ldr	r3, [r7, #24]
 8019364:	2b02      	cmp	r3, #2
 8019366:	f200 80a1 	bhi.w	80194ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 801936a:	69bb      	ldr	r3, [r7, #24]
 801936c:	2b00      	cmp	r3, #0
 801936e:	d003      	beq.n	8019378 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8019370:	69bb      	ldr	r3, [r7, #24]
 8019372:	2b01      	cmp	r3, #1
 8019374:	d056      	beq.n	8019424 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8019376:	e099      	b.n	80194ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8019378:	4b88      	ldr	r3, [pc, #544]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801937a:	681b      	ldr	r3, [r3, #0]
 801937c:	f003 0320 	and.w	r3, r3, #32
 8019380:	2b00      	cmp	r3, #0
 8019382:	d02d      	beq.n	80193e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8019384:	4b85      	ldr	r3, [pc, #532]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8019386:	681b      	ldr	r3, [r3, #0]
 8019388:	08db      	lsrs	r3, r3, #3
 801938a:	f003 0303 	and.w	r3, r3, #3
 801938e:	4a84      	ldr	r2, [pc, #528]	@ (80195a0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8019390:	fa22 f303 	lsr.w	r3, r2, r3
 8019394:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8019396:	68bb      	ldr	r3, [r7, #8]
 8019398:	ee07 3a90 	vmov	s15, r3
 801939c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80193a0:	697b      	ldr	r3, [r7, #20]
 80193a2:	ee07 3a90 	vmov	s15, r3
 80193a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80193aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80193ae:	4b7b      	ldr	r3, [pc, #492]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80193b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80193b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80193b6:	ee07 3a90 	vmov	s15, r3
 80193ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80193be:	ed97 6a03 	vldr	s12, [r7, #12]
 80193c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80195a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80193c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80193ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80193ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80193d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80193d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80193da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80193de:	e087      	b.n	80194f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80193e0:	697b      	ldr	r3, [r7, #20]
 80193e2:	ee07 3a90 	vmov	s15, r3
 80193e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80193ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80195a8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80193ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80193f2:	4b6a      	ldr	r3, [pc, #424]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80193f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80193f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80193fa:	ee07 3a90 	vmov	s15, r3
 80193fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019402:	ed97 6a03 	vldr	s12, [r7, #12]
 8019406:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80195a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801940a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801940e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019412:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8019416:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801941a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801941e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8019422:	e065      	b.n	80194f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8019424:	697b      	ldr	r3, [r7, #20]
 8019426:	ee07 3a90 	vmov	s15, r3
 801942a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801942e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80195ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8019432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019436:	4b59      	ldr	r3, [pc, #356]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8019438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801943a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801943e:	ee07 3a90 	vmov	s15, r3
 8019442:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019446:	ed97 6a03 	vldr	s12, [r7, #12]
 801944a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80195a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801944e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8019452:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019456:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801945a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801945e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019462:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8019466:	e043      	b.n	80194f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8019468:	697b      	ldr	r3, [r7, #20]
 801946a:	ee07 3a90 	vmov	s15, r3
 801946e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019472:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80195b0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8019476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801947a:	4b48      	ldr	r3, [pc, #288]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801947c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801947e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019482:	ee07 3a90 	vmov	s15, r3
 8019486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801948a:	ed97 6a03 	vldr	s12, [r7, #12]
 801948e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80195a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8019492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8019496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801949a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801949e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80194a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80194a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80194aa:	e021      	b.n	80194f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80194ac:	697b      	ldr	r3, [r7, #20]
 80194ae:	ee07 3a90 	vmov	s15, r3
 80194b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80194b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80195ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80194ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80194be:	4b37      	ldr	r3, [pc, #220]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80194c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80194c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80194c6:	ee07 3a90 	vmov	s15, r3
 80194ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80194ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80194d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80195a4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80194d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80194da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80194de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80194e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80194e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80194ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80194ee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80194f0:	4b2a      	ldr	r3, [pc, #168]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80194f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80194f4:	0a5b      	lsrs	r3, r3, #9
 80194f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80194fa:	ee07 3a90 	vmov	s15, r3
 80194fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019502:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8019506:	ee37 7a87 	vadd.f32	s14, s15, s14
 801950a:	edd7 6a07 	vldr	s13, [r7, #28]
 801950e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8019512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8019516:	ee17 2a90 	vmov	r2, s15
 801951a:	687b      	ldr	r3, [r7, #4]
 801951c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801951e:	4b1f      	ldr	r3, [pc, #124]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8019520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019522:	0c1b      	lsrs	r3, r3, #16
 8019524:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019528:	ee07 3a90 	vmov	s15, r3
 801952c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019530:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8019534:	ee37 7a87 	vadd.f32	s14, s15, s14
 8019538:	edd7 6a07 	vldr	s13, [r7, #28]
 801953c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8019540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8019544:	ee17 2a90 	vmov	r2, s15
 8019548:	687b      	ldr	r3, [r7, #4]
 801954a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 801954c:	4b13      	ldr	r3, [pc, #76]	@ (801959c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801954e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019550:	0e1b      	lsrs	r3, r3, #24
 8019552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019556:	ee07 3a90 	vmov	s15, r3
 801955a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801955e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8019562:	ee37 7a87 	vadd.f32	s14, s15, s14
 8019566:	edd7 6a07 	vldr	s13, [r7, #28]
 801956a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801956e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8019572:	ee17 2a90 	vmov	r2, s15
 8019576:	687b      	ldr	r3, [r7, #4]
 8019578:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801957a:	e008      	b.n	801958e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801957c:	687b      	ldr	r3, [r7, #4]
 801957e:	2200      	movs	r2, #0
 8019580:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8019582:	687b      	ldr	r3, [r7, #4]
 8019584:	2200      	movs	r2, #0
 8019586:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8019588:	687b      	ldr	r3, [r7, #4]
 801958a:	2200      	movs	r2, #0
 801958c:	609a      	str	r2, [r3, #8]
}
 801958e:	bf00      	nop
 8019590:	3724      	adds	r7, #36	@ 0x24
 8019592:	46bd      	mov	sp, r7
 8019594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019598:	4770      	bx	lr
 801959a:	bf00      	nop
 801959c:	58024400 	.word	0x58024400
 80195a0:	03d09000 	.word	0x03d09000
 80195a4:	46000000 	.word	0x46000000
 80195a8:	4c742400 	.word	0x4c742400
 80195ac:	4a742400 	.word	0x4a742400
 80195b0:	4bbebc20 	.word	0x4bbebc20

080195b4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80195b4:	b480      	push	{r7}
 80195b6:	b089      	sub	sp, #36	@ 0x24
 80195b8:	af00      	add	r7, sp, #0
 80195ba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80195bc:	4ba0      	ldr	r3, [pc, #640]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80195be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80195c0:	f003 0303 	and.w	r3, r3, #3
 80195c4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80195c6:	4b9e      	ldr	r3, [pc, #632]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80195c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80195ca:	091b      	lsrs	r3, r3, #4
 80195cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80195d0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80195d2:	4b9b      	ldr	r3, [pc, #620]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80195d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80195d6:	f003 0301 	and.w	r3, r3, #1
 80195da:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80195dc:	4b98      	ldr	r3, [pc, #608]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80195de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80195e0:	08db      	lsrs	r3, r3, #3
 80195e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80195e6:	693a      	ldr	r2, [r7, #16]
 80195e8:	fb02 f303 	mul.w	r3, r2, r3
 80195ec:	ee07 3a90 	vmov	s15, r3
 80195f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80195f4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80195f8:	697b      	ldr	r3, [r7, #20]
 80195fa:	2b00      	cmp	r3, #0
 80195fc:	f000 8111 	beq.w	8019822 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8019600:	69bb      	ldr	r3, [r7, #24]
 8019602:	2b02      	cmp	r3, #2
 8019604:	f000 8083 	beq.w	801970e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8019608:	69bb      	ldr	r3, [r7, #24]
 801960a:	2b02      	cmp	r3, #2
 801960c:	f200 80a1 	bhi.w	8019752 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8019610:	69bb      	ldr	r3, [r7, #24]
 8019612:	2b00      	cmp	r3, #0
 8019614:	d003      	beq.n	801961e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8019616:	69bb      	ldr	r3, [r7, #24]
 8019618:	2b01      	cmp	r3, #1
 801961a:	d056      	beq.n	80196ca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 801961c:	e099      	b.n	8019752 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801961e:	4b88      	ldr	r3, [pc, #544]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8019620:	681b      	ldr	r3, [r3, #0]
 8019622:	f003 0320 	and.w	r3, r3, #32
 8019626:	2b00      	cmp	r3, #0
 8019628:	d02d      	beq.n	8019686 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801962a:	4b85      	ldr	r3, [pc, #532]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801962c:	681b      	ldr	r3, [r3, #0]
 801962e:	08db      	lsrs	r3, r3, #3
 8019630:	f003 0303 	and.w	r3, r3, #3
 8019634:	4a83      	ldr	r2, [pc, #524]	@ (8019844 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8019636:	fa22 f303 	lsr.w	r3, r2, r3
 801963a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801963c:	68bb      	ldr	r3, [r7, #8]
 801963e:	ee07 3a90 	vmov	s15, r3
 8019642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019646:	697b      	ldr	r3, [r7, #20]
 8019648:	ee07 3a90 	vmov	s15, r3
 801964c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019650:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019654:	4b7a      	ldr	r3, [pc, #488]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8019656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019658:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801965c:	ee07 3a90 	vmov	s15, r3
 8019660:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019664:	ed97 6a03 	vldr	s12, [r7, #12]
 8019668:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8019848 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801966c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8019670:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019674:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8019678:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801967c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019680:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8019684:	e087      	b.n	8019796 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8019686:	697b      	ldr	r3, [r7, #20]
 8019688:	ee07 3a90 	vmov	s15, r3
 801968c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019690:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 801984c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8019694:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019698:	4b69      	ldr	r3, [pc, #420]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801969a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801969c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80196a0:	ee07 3a90 	vmov	s15, r3
 80196a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80196a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80196ac:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8019848 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80196b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80196b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80196b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80196bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80196c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80196c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80196c8:	e065      	b.n	8019796 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80196ca:	697b      	ldr	r3, [r7, #20]
 80196cc:	ee07 3a90 	vmov	s15, r3
 80196d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80196d4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8019850 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80196d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80196dc:	4b58      	ldr	r3, [pc, #352]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80196de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80196e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80196e4:	ee07 3a90 	vmov	s15, r3
 80196e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80196ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80196f0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8019848 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80196f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80196f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80196fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8019700:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019708:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801970c:	e043      	b.n	8019796 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801970e:	697b      	ldr	r3, [r7, #20]
 8019710:	ee07 3a90 	vmov	s15, r3
 8019714:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019718:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8019854 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 801971c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019720:	4b47      	ldr	r3, [pc, #284]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8019722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019724:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019728:	ee07 3a90 	vmov	s15, r3
 801972c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019730:	ed97 6a03 	vldr	s12, [r7, #12]
 8019734:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8019848 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8019738:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801973c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019740:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8019744:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8019748:	ee67 7a27 	vmul.f32	s15, s14, s15
 801974c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8019750:	e021      	b.n	8019796 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8019752:	697b      	ldr	r3, [r7, #20]
 8019754:	ee07 3a90 	vmov	s15, r3
 8019758:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801975c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 801984c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8019760:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019764:	4b36      	ldr	r3, [pc, #216]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8019766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801976c:	ee07 3a90 	vmov	s15, r3
 8019770:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8019774:	ed97 6a03 	vldr	s12, [r7, #12]
 8019778:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8019848 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801977c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8019780:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019784:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8019788:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801978c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019790:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8019794:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8019796:	4b2a      	ldr	r3, [pc, #168]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8019798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801979a:	0a5b      	lsrs	r3, r3, #9
 801979c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80197a0:	ee07 3a90 	vmov	s15, r3
 80197a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80197a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80197ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80197b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80197b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80197b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80197bc:	ee17 2a90 	vmov	r2, s15
 80197c0:	687b      	ldr	r3, [r7, #4]
 80197c2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80197c4:	4b1e      	ldr	r3, [pc, #120]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80197c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80197c8:	0c1b      	lsrs	r3, r3, #16
 80197ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80197ce:	ee07 3a90 	vmov	s15, r3
 80197d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80197d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80197da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80197de:	edd7 6a07 	vldr	s13, [r7, #28]
 80197e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80197e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80197ea:	ee17 2a90 	vmov	r2, s15
 80197ee:	687b      	ldr	r3, [r7, #4]
 80197f0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80197f2:	4b13      	ldr	r3, [pc, #76]	@ (8019840 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80197f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80197f6:	0e1b      	lsrs	r3, r3, #24
 80197f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80197fc:	ee07 3a90 	vmov	s15, r3
 8019800:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019804:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8019808:	ee37 7a87 	vadd.f32	s14, s15, s14
 801980c:	edd7 6a07 	vldr	s13, [r7, #28]
 8019810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8019814:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8019818:	ee17 2a90 	vmov	r2, s15
 801981c:	687b      	ldr	r3, [r7, #4]
 801981e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8019820:	e008      	b.n	8019834 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8019822:	687b      	ldr	r3, [r7, #4]
 8019824:	2200      	movs	r2, #0
 8019826:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8019828:	687b      	ldr	r3, [r7, #4]
 801982a:	2200      	movs	r2, #0
 801982c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 801982e:	687b      	ldr	r3, [r7, #4]
 8019830:	2200      	movs	r2, #0
 8019832:	609a      	str	r2, [r3, #8]
}
 8019834:	bf00      	nop
 8019836:	3724      	adds	r7, #36	@ 0x24
 8019838:	46bd      	mov	sp, r7
 801983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801983e:	4770      	bx	lr
 8019840:	58024400 	.word	0x58024400
 8019844:	03d09000 	.word	0x03d09000
 8019848:	46000000 	.word	0x46000000
 801984c:	4c742400 	.word	0x4c742400
 8019850:	4a742400 	.word	0x4a742400
 8019854:	4bbebc20 	.word	0x4bbebc20

08019858 <HAL_RCCEx_GetD1SysClockFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System current Core Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
{
 8019858:	b580      	push	{r7, lr}
 801985a:	b082      	sub	sp, #8
 801985c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 801985e:	f7fc ff97 	bl	8016790 <HAL_RCC_GetSysClockFreq>
 8019862:	4602      	mov	r2, r0
 8019864:	4b10      	ldr	r3, [pc, #64]	@ (80198a8 <HAL_RCCEx_GetD1SysClockFreq+0x50>)
 8019866:	699b      	ldr	r3, [r3, #24]
 8019868:	0a1b      	lsrs	r3, r3, #8
 801986a:	f003 030f 	and.w	r3, r3, #15
 801986e:	490f      	ldr	r1, [pc, #60]	@ (80198ac <HAL_RCCEx_GetD1SysClockFreq+0x54>)
 8019870:	5ccb      	ldrb	r3, [r1, r3]
 8019872:	f003 031f 	and.w	r3, r3, #31
 8019876:	fa22 f303 	lsr.w	r3, r2, r3
 801987a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 801987c:	4b0a      	ldr	r3, [pc, #40]	@ (80198a8 <HAL_RCCEx_GetD1SysClockFreq+0x50>)
 801987e:	699b      	ldr	r3, [r3, #24]
 8019880:	f003 030f 	and.w	r3, r3, #15
 8019884:	4a09      	ldr	r2, [pc, #36]	@ (80198ac <HAL_RCCEx_GetD1SysClockFreq+0x54>)
 8019886:	5cd3      	ldrb	r3, [r2, r3]
 8019888:	f003 031f 	and.w	r3, r3, #31
 801988c:	687a      	ldr	r2, [r7, #4]
 801988e:	fa22 f303 	lsr.w	r3, r2, r3
 8019892:	4a07      	ldr	r2, [pc, #28]	@ (80198b0 <HAL_RCCEx_GetD1SysClockFreq+0x58>)
 8019894:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8019896:	4a07      	ldr	r2, [pc, #28]	@ (80198b4 <HAL_RCCEx_GetD1SysClockFreq+0x5c>)
 8019898:	687b      	ldr	r3, [r7, #4]
 801989a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return common_system_clock;
 801989c:	687b      	ldr	r3, [r7, #4]
}
 801989e:	4618      	mov	r0, r3
 80198a0:	3708      	adds	r7, #8
 80198a2:	46bd      	mov	sp, r7
 80198a4:	bd80      	pop	{r7, pc}
 80198a6:	bf00      	nop
 80198a8:	58024400 	.word	0x58024400
 80198ac:	0801fcf8 	.word	0x0801fcf8
 80198b0:	2400000c 	.word	0x2400000c
 80198b4:	24000008 	.word	0x24000008

080198b8 <HAL_RCCEx_EnableLSECSS>:
  *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
  *         clock with HAL_RCCEx_PeriphCLKConfig().
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS(void)
{
 80198b8:	b480      	push	{r7}
 80198ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 80198bc:	4b05      	ldr	r3, [pc, #20]	@ (80198d4 <HAL_RCCEx_EnableLSECSS+0x1c>)
 80198be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80198c0:	4a04      	ldr	r2, [pc, #16]	@ (80198d4 <HAL_RCCEx_EnableLSECSS+0x1c>)
 80198c2:	f043 0320 	orr.w	r3, r3, #32
 80198c6:	6713      	str	r3, [r2, #112]	@ 0x70
}
 80198c8:	bf00      	nop
 80198ca:	46bd      	mov	sp, r7
 80198cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198d0:	4770      	bx	lr
 80198d2:	bf00      	nop
 80198d4:	58024400 	.word	0x58024400

080198d8 <HAL_RCCEx_DisableLSECSS>:
  * @brief  Disables the LSE Clock Security System.
  * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
  * @retval None
  */
void HAL_RCCEx_DisableLSECSS(void)
{
 80198d8:	b480      	push	{r7}
 80198da:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 80198dc:	4b08      	ldr	r3, [pc, #32]	@ (8019900 <HAL_RCCEx_DisableLSECSS+0x28>)
 80198de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80198e0:	4a07      	ldr	r2, [pc, #28]	@ (8019900 <HAL_RCCEx_DisableLSECSS+0x28>)
 80198e2:	f023 0320 	bic.w	r3, r3, #32
 80198e6:	6713      	str	r3, [r2, #112]	@ 0x70
  /* Disable LSE CSS IT if any */
  __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 80198e8:	4b05      	ldr	r3, [pc, #20]	@ (8019900 <HAL_RCCEx_DisableLSECSS+0x28>)
 80198ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80198ec:	4a04      	ldr	r2, [pc, #16]	@ (8019900 <HAL_RCCEx_DisableLSECSS+0x28>)
 80198ee:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80198f2:	6613      	str	r3, [r2, #96]	@ 0x60
}
 80198f4:	bf00      	nop
 80198f6:	46bd      	mov	sp, r7
 80198f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198fc:	4770      	bx	lr
 80198fe:	bf00      	nop
 8019900:	58024400 	.word	0x58024400

08019904 <HAL_RCCEx_EnableLSECSS_IT>:
  * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
  * @note   LSE Clock Security System Interrupt is mapped on EXTI line 18
  * @retval None
  */
void HAL_RCCEx_EnableLSECSS_IT(void)
{
 8019904:	b480      	push	{r7}
 8019906:	af00      	add	r7, sp, #0
  /* Enable LSE CSS */
  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 8019908:	4b11      	ldr	r3, [pc, #68]	@ (8019950 <HAL_RCCEx_EnableLSECSS_IT+0x4c>)
 801990a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801990c:	4a10      	ldr	r2, [pc, #64]	@ (8019950 <HAL_RCCEx_EnableLSECSS_IT+0x4c>)
 801990e:	f043 0320 	orr.w	r3, r3, #32
 8019912:	6713      	str	r3, [r2, #112]	@ 0x70

  /* Enable LSE CSS IT */
  __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 8019914:	4b0e      	ldr	r3, [pc, #56]	@ (8019950 <HAL_RCCEx_EnableLSECSS_IT+0x4c>)
 8019916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8019918:	4a0d      	ldr	r2, [pc, #52]	@ (8019950 <HAL_RCCEx_EnableLSECSS_IT+0x4c>)
 801991a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801991e:	6613      	str	r3, [r2, #96]	@ 0x60

  /* Enable IT on EXTI Line 18 */
#if defined(DUAL_CORE) && defined(CORE_CM4)
  __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT();
#else
  __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 8019920:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8019924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019928:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 801992c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8019930:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* DUAL_CORE && CORE_CM4 */
  __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 8019934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8019938:	681b      	ldr	r3, [r3, #0]
 801993a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 801993e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8019942:	6013      	str	r3, [r2, #0]
}
 8019944:	bf00      	nop
 8019946:	46bd      	mov	sp, r7
 8019948:	f85d 7b04 	ldr.w	r7, [sp], #4
 801994c:	4770      	bx	lr
 801994e:	bf00      	nop
 8019950:	58024400 	.word	0x58024400

08019954 <HAL_RCCEx_WakeUpStopCLKConfig>:
  * @note   This function shall not be called after the Clock Security System on HSE has been
  *         enabled.
  * @retval None
  */
void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
{
 8019954:	b480      	push	{r7}
 8019956:	b083      	sub	sp, #12
 8019958:	af00      	add	r7, sp, #0
 801995a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));

  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 801995c:	4b06      	ldr	r3, [pc, #24]	@ (8019978 <HAL_RCCEx_WakeUpStopCLKConfig+0x24>)
 801995e:	691b      	ldr	r3, [r3, #16]
 8019960:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8019964:	4904      	ldr	r1, [pc, #16]	@ (8019978 <HAL_RCCEx_WakeUpStopCLKConfig+0x24>)
 8019966:	687b      	ldr	r3, [r7, #4]
 8019968:	4313      	orrs	r3, r2
 801996a:	610b      	str	r3, [r1, #16]
}
 801996c:	bf00      	nop
 801996e:	370c      	adds	r7, #12
 8019970:	46bd      	mov	sp, r7
 8019972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019976:	4770      	bx	lr
 8019978:	58024400 	.word	0x58024400

0801997c <HAL_RCCEx_KerWakeUpStopCLKConfig>:
  *            @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection
  *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
  * @retval None
  */
void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
{
 801997c:	b480      	push	{r7}
 801997e:	b083      	sub	sp, #12
 8019980:	af00      	add	r7, sp, #0
 8019982:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));

  __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 8019984:	4b06      	ldr	r3, [pc, #24]	@ (80199a0 <HAL_RCCEx_KerWakeUpStopCLKConfig+0x24>)
 8019986:	691b      	ldr	r3, [r3, #16]
 8019988:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801998c:	4904      	ldr	r1, [pc, #16]	@ (80199a0 <HAL_RCCEx_KerWakeUpStopCLKConfig+0x24>)
 801998e:	687b      	ldr	r3, [r7, #4]
 8019990:	4313      	orrs	r3, r2
 8019992:	610b      	str	r3, [r1, #16]
}
 8019994:	bf00      	nop
 8019996:	370c      	adds	r7, #12
 8019998:	46bd      	mov	sp, r7
 801999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801999e:	4770      	bx	lr
 80199a0:	58024400 	.word	0x58024400

080199a4 <HAL_RCCEx_WWDGxSysResetConfig>:
  * @note   This bit can be set by software but is cleared by hardware during a system reset
  *
  * @retval None
  */
void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
{
 80199a4:	b480      	push	{r7}
 80199a6:	b083      	sub	sp, #12
 80199a8:	af00      	add	r7, sp, #0
 80199aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
  SET_BIT(RCC->GCR, RCC_WWDGx) ;
 80199ac:	4b06      	ldr	r3, [pc, #24]	@ (80199c8 <HAL_RCCEx_WWDGxSysResetConfig+0x24>)
 80199ae:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80199b2:	4905      	ldr	r1, [pc, #20]	@ (80199c8 <HAL_RCCEx_WWDGxSysResetConfig+0x24>)
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	4313      	orrs	r3, r2
 80199b8:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
}
 80199bc:	bf00      	nop
 80199be:	370c      	adds	r7, #12
 80199c0:	46bd      	mov	sp, r7
 80199c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199c6:	4770      	bx	lr
 80199c8:	58024400 	.word	0x58024400

080199cc <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *pInit)
{
 80199cc:	b580      	push	{r7, lr}
 80199ce:	b084      	sub	sp, #16
 80199d0:	af00      	add	r7, sp, #0
 80199d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 80199d4:	4b26      	ldr	r3, [pc, #152]	@ (8019a70 <HAL_RCCEx_CRSConfig+0xa4>)
 80199d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80199da:	4a25      	ldr	r2, [pc, #148]	@ (8019a70 <HAL_RCCEx_CRSConfig+0xa4>)
 80199dc:	f043 0302 	orr.w	r3, r3, #2
 80199e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  __HAL_RCC_CRS_RELEASE_RESET();
 80199e4:	4b22      	ldr	r3, [pc, #136]	@ (8019a70 <HAL_RCCEx_CRSConfig+0xa4>)
 80199e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80199ea:	4a21      	ldr	r2, [pc, #132]	@ (8019a70 <HAL_RCCEx_CRSConfig+0xa4>)
 80199ec:	f023 0302 	bic.w	r3, r3, #2
 80199f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 80199f4:	f7ea f8ec 	bl	8003bd0 <HAL_GetREVID>
 80199f8:	4603      	mov	r3, r0
 80199fa:	f241 0203 	movw	r2, #4099	@ 0x1003
 80199fe:	4293      	cmp	r3, r2
 8019a00:	d80b      	bhi.n	8019a1a <HAL_RCCEx_CRSConfig+0x4e>
 8019a02:	687b      	ldr	r3, [r7, #4]
 8019a04:	685b      	ldr	r3, [r3, #4]
 8019a06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8019a0a:	d106      	bne.n	8019a1a <HAL_RCCEx_CRSConfig+0x4e>
  {
    /* Use Rev.Y value of USB2 */
    value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 8019a0c:	687b      	ldr	r3, [r7, #4]
 8019a0e:	681a      	ldr	r2, [r3, #0]
 8019a10:	687b      	ldr	r3, [r7, #4]
 8019a12:	689b      	ldr	r3, [r3, #8]
 8019a14:	4313      	orrs	r3, r2
 8019a16:	60fb      	str	r3, [r7, #12]
 8019a18:	e008      	b.n	8019a2c <HAL_RCCEx_CRSConfig+0x60>
  }
  else
  {
    value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 8019a1a:	687b      	ldr	r3, [r7, #4]
 8019a1c:	681a      	ldr	r2, [r3, #0]
 8019a1e:	687b      	ldr	r3, [r7, #4]
 8019a20:	685b      	ldr	r3, [r3, #4]
 8019a22:	431a      	orrs	r2, r3
 8019a24:	687b      	ldr	r3, [r7, #4]
 8019a26:	689b      	ldr	r3, [r3, #8]
 8019a28:	4313      	orrs	r3, r2
 8019a2a:	60fb      	str	r3, [r7, #12]
  }
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 8019a2c:	687b      	ldr	r3, [r7, #4]
 8019a2e:	68db      	ldr	r3, [r3, #12]
 8019a30:	68fa      	ldr	r2, [r7, #12]
 8019a32:	4313      	orrs	r3, r2
 8019a34:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 8019a36:	687b      	ldr	r3, [r7, #4]
 8019a38:	691b      	ldr	r3, [r3, #16]
 8019a3a:	041b      	lsls	r3, r3, #16
 8019a3c:	68fa      	ldr	r2, [r7, #12]
 8019a3e:	4313      	orrs	r3, r2
 8019a40:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 8019a42:	4a0c      	ldr	r2, [pc, #48]	@ (8019a74 <HAL_RCCEx_CRSConfig+0xa8>)
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 8019a48:	4b0a      	ldr	r3, [pc, #40]	@ (8019a74 <HAL_RCCEx_CRSConfig+0xa8>)
 8019a4a:	681b      	ldr	r3, [r3, #0]
 8019a4c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8019a50:	687b      	ldr	r3, [r7, #4]
 8019a52:	695b      	ldr	r3, [r3, #20]
 8019a54:	021b      	lsls	r3, r3, #8
 8019a56:	4907      	ldr	r1, [pc, #28]	@ (8019a74 <HAL_RCCEx_CRSConfig+0xa8>)
 8019a58:	4313      	orrs	r3, r2
 8019a5a:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 8019a5c:	4b05      	ldr	r3, [pc, #20]	@ (8019a74 <HAL_RCCEx_CRSConfig+0xa8>)
 8019a5e:	681b      	ldr	r3, [r3, #0]
 8019a60:	4a04      	ldr	r2, [pc, #16]	@ (8019a74 <HAL_RCCEx_CRSConfig+0xa8>)
 8019a62:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8019a66:	6013      	str	r3, [r2, #0]
}
 8019a68:	bf00      	nop
 8019a6a:	3710      	adds	r7, #16
 8019a6c:	46bd      	mov	sp, r7
 8019a6e:	bd80      	pop	{r7, pc}
 8019a70:	58024400 	.word	0x58024400
 8019a74:	40008400 	.word	0x40008400

08019a78 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate>:
/**
  * @brief  Generate the software synchronization event
  * @retval None
  */
void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
{
 8019a78:	b480      	push	{r7}
 8019a7a:	af00      	add	r7, sp, #0
  SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 8019a7c:	4b05      	ldr	r3, [pc, #20]	@ (8019a94 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0x1c>)
 8019a7e:	681b      	ldr	r3, [r3, #0]
 8019a80:	4a04      	ldr	r2, [pc, #16]	@ (8019a94 <HAL_RCCEx_CRSSoftwareSynchronizationGenerate+0x1c>)
 8019a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019a86:	6013      	str	r3, [r2, #0]
}
 8019a88:	bf00      	nop
 8019a8a:	46bd      	mov	sp, r7
 8019a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a90:	4770      	bx	lr
 8019a92:	bf00      	nop
 8019a94:	40008400 	.word	0x40008400

08019a98 <HAL_RCCEx_CRSGetSynchronizationInfo>:
  * @brief  Return synchronization info
  * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
{
 8019a98:	b480      	push	{r7}
 8019a9a:	b083      	sub	sp, #12
 8019a9c:	af00      	add	r7, sp, #0
 8019a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(pSynchroInfo != (void *)NULL);

  /* Get the reload value */
  pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 8019aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8019adc <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
 8019aa2:	685b      	ldr	r3, [r3, #4]
 8019aa4:	b29a      	uxth	r2, r3
 8019aa6:	687b      	ldr	r3, [r7, #4]
 8019aa8:	601a      	str	r2, [r3, #0]

  /* Get HSI48 oscillator smooth trimming */
  pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
 8019aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8019adc <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
 8019aac:	681b      	ldr	r3, [r3, #0]
 8019aae:	0a1b      	lsrs	r3, r3, #8
 8019ab0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8019ab4:	687b      	ldr	r3, [r7, #4]
 8019ab6:	605a      	str	r2, [r3, #4]

  /* Get Frequency error capture */
  pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
 8019ab8:	4b08      	ldr	r3, [pc, #32]	@ (8019adc <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
 8019aba:	689b      	ldr	r3, [r3, #8]
 8019abc:	0c1b      	lsrs	r3, r3, #16
 8019abe:	b29a      	uxth	r2, r3
 8019ac0:	687b      	ldr	r3, [r7, #4]
 8019ac2:	609a      	str	r2, [r3, #8]

  /* Get Frequency error direction */
  pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 8019ac4:	4b05      	ldr	r3, [pc, #20]	@ (8019adc <HAL_RCCEx_CRSGetSynchronizationInfo+0x44>)
 8019ac6:	689b      	ldr	r3, [r3, #8]
 8019ac8:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
 8019acc:	687b      	ldr	r3, [r7, #4]
 8019ace:	60da      	str	r2, [r3, #12]
}
 8019ad0:	bf00      	nop
 8019ad2:	370c      	adds	r7, #12
 8019ad4:	46bd      	mov	sp, r7
 8019ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ada:	4770      	bx	lr
 8019adc:	40008400 	.word	0x40008400

08019ae0 <HAL_RCCEx_CRSWaitSynchronization>:
*            @arg @ref RCC_CRS_SYNCERR
*            @arg @ref RCC_CRS_SYNCMISS
*            @arg @ref RCC_CRS_TRIMOVF
*/
uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
{
 8019ae0:	b580      	push	{r7, lr}
 8019ae2:	b084      	sub	sp, #16
 8019ae4:	af00      	add	r7, sp, #0
 8019ae6:	6078      	str	r0, [r7, #4]
  uint32_t crsstatus = RCC_CRS_NONE;
 8019ae8:	2300      	movs	r3, #0
 8019aea:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Get time-out */
  tickstart = HAL_GetTick();
 8019aec:	f7e9 ffd6 	bl	8003a9c <HAL_GetTick>
 8019af0:	60b8      	str	r0, [r7, #8]

  /* Wait for CRS flag or time-out detection */
  do
  {
    if (Timeout != HAL_MAX_DELAY)
 8019af2:	687b      	ldr	r3, [r7, #4]
 8019af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019af8:	d00c      	beq.n	8019b14 <HAL_RCCEx_CRSWaitSynchronization+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8019afa:	f7e9 ffcf 	bl	8003a9c <HAL_GetTick>
 8019afe:	4602      	mov	r2, r0
 8019b00:	68bb      	ldr	r3, [r7, #8]
 8019b02:	1ad3      	subs	r3, r2, r3
 8019b04:	687a      	ldr	r2, [r7, #4]
 8019b06:	429a      	cmp	r2, r3
 8019b08:	d302      	bcc.n	8019b10 <HAL_RCCEx_CRSWaitSynchronization+0x30>
 8019b0a:	687b      	ldr	r3, [r7, #4]
 8019b0c:	2b00      	cmp	r3, #0
 8019b0e:	d101      	bne.n	8019b14 <HAL_RCCEx_CRSWaitSynchronization+0x34>
      {
        crsstatus = RCC_CRS_TIMEOUT;
 8019b10:	2301      	movs	r3, #1
 8019b12:	60fb      	str	r3, [r7, #12]
      }
    }
    /* Check CRS SYNCOK flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 8019b14:	4b2a      	ldr	r3, [pc, #168]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b16:	689b      	ldr	r3, [r3, #8]
 8019b18:	f003 0301 	and.w	r3, r3, #1
 8019b1c:	2b01      	cmp	r3, #1
 8019b1e:	d106      	bne.n	8019b2e <HAL_RCCEx_CRSWaitSynchronization+0x4e>
    {
      /* CRS SYNC event OK */
      crsstatus |= RCC_CRS_SYNCOK;
 8019b20:	68fb      	ldr	r3, [r7, #12]
 8019b22:	f043 0302 	orr.w	r3, r3, #2
 8019b26:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNC event OK bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 8019b28:	4b25      	ldr	r3, [pc, #148]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b2a:	2201      	movs	r2, #1
 8019b2c:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS SYNCWARN flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 8019b2e:	4b24      	ldr	r3, [pc, #144]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b30:	689b      	ldr	r3, [r3, #8]
 8019b32:	f003 0302 	and.w	r3, r3, #2
 8019b36:	2b02      	cmp	r3, #2
 8019b38:	d106      	bne.n	8019b48 <HAL_RCCEx_CRSWaitSynchronization+0x68>
    {
      /* CRS SYNC warning */
      crsstatus |= RCC_CRS_SYNCWARN;
 8019b3a:	68fb      	ldr	r3, [r7, #12]
 8019b3c:	f043 0304 	orr.w	r3, r3, #4
 8019b40:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNCWARN bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 8019b42:	4b1f      	ldr	r3, [pc, #124]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b44:	2202      	movs	r2, #2
 8019b46:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS TRIM overflow flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 8019b48:	4b1d      	ldr	r3, [pc, #116]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b4a:	689b      	ldr	r3, [r3, #8]
 8019b4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8019b50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8019b54:	d106      	bne.n	8019b64 <HAL_RCCEx_CRSWaitSynchronization+0x84>
    {
      /* CRS SYNC Error */
      crsstatus |= RCC_CRS_TRIMOVF;
 8019b56:	68fb      	ldr	r3, [r7, #12]
 8019b58:	f043 0320 	orr.w	r3, r3, #32
 8019b5c:	60fb      	str	r3, [r7, #12]

      /* Clear CRS Error bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 8019b5e:	4b18      	ldr	r3, [pc, #96]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b60:	2204      	movs	r2, #4
 8019b62:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS Error flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 8019b64:	4b16      	ldr	r3, [pc, #88]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b66:	689b      	ldr	r3, [r3, #8]
 8019b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019b6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8019b70:	d106      	bne.n	8019b80 <HAL_RCCEx_CRSWaitSynchronization+0xa0>
    {
      /* CRS SYNC Error */
      crsstatus |= RCC_CRS_SYNCERR;
 8019b72:	68fb      	ldr	r3, [r7, #12]
 8019b74:	f043 0308 	orr.w	r3, r3, #8
 8019b78:	60fb      	str	r3, [r7, #12]

      /* Clear CRS Error bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 8019b7a:	4b11      	ldr	r3, [pc, #68]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b7c:	2204      	movs	r2, #4
 8019b7e:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS SYNC Missed flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 8019b80:	4b0f      	ldr	r3, [pc, #60]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b82:	689b      	ldr	r3, [r3, #8]
 8019b84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8019b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019b8c:	d106      	bne.n	8019b9c <HAL_RCCEx_CRSWaitSynchronization+0xbc>
    {
      /* CRS SYNC Missed */
      crsstatus |= RCC_CRS_SYNCMISS;
 8019b8e:	68fb      	ldr	r3, [r7, #12]
 8019b90:	f043 0310 	orr.w	r3, r3, #16
 8019b94:	60fb      	str	r3, [r7, #12]

      /* Clear CRS SYNC Missed bit */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 8019b96:	4b0a      	ldr	r3, [pc, #40]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b98:	2204      	movs	r2, #4
 8019b9a:	60da      	str	r2, [r3, #12]
    }

    /* Check CRS Expected SYNC flag  */
    if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 8019b9c:	4b08      	ldr	r3, [pc, #32]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019b9e:	689b      	ldr	r3, [r3, #8]
 8019ba0:	f003 0308 	and.w	r3, r3, #8
 8019ba4:	2b08      	cmp	r3, #8
 8019ba6:	d102      	bne.n	8019bae <HAL_RCCEx_CRSWaitSynchronization+0xce>
    {
      /* frequency error counter reached a zero value */
      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 8019ba8:	4b05      	ldr	r3, [pc, #20]	@ (8019bc0 <HAL_RCCEx_CRSWaitSynchronization+0xe0>)
 8019baa:	2208      	movs	r2, #8
 8019bac:	60da      	str	r2, [r3, #12]
    }
  }
  while (RCC_CRS_NONE == crsstatus);
 8019bae:	68fb      	ldr	r3, [r7, #12]
 8019bb0:	2b00      	cmp	r3, #0
 8019bb2:	d09e      	beq.n	8019af2 <HAL_RCCEx_CRSWaitSynchronization+0x12>

  return crsstatus;
 8019bb4:	68fb      	ldr	r3, [r7, #12]
}
 8019bb6:	4618      	mov	r0, r3
 8019bb8:	3710      	adds	r7, #16
 8019bba:	46bd      	mov	sp, r7
 8019bbc:	bd80      	pop	{r7, pc}
 8019bbe:	bf00      	nop
 8019bc0:	40008400 	.word	0x40008400

08019bc4 <HAL_RCCEx_CRS_IRQHandler>:
/**
  * @brief Handle the Clock Recovery System interrupt request.
  * @retval None
  */
void HAL_RCCEx_CRS_IRQHandler(void)
{
 8019bc4:	b580      	push	{r7, lr}
 8019bc6:	b084      	sub	sp, #16
 8019bc8:	af00      	add	r7, sp, #0
  uint32_t crserror = RCC_CRS_NONE;
 8019bca:	2300      	movs	r3, #0
 8019bcc:	60fb      	str	r3, [r7, #12]
  /* Get current IT flags and IT sources values */
  uint32_t itflags = READ_REG(CRS->ISR);
 8019bce:	4b33      	ldr	r3, [pc, #204]	@ (8019c9c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
 8019bd0:	689b      	ldr	r3, [r3, #8]
 8019bd2:	60bb      	str	r3, [r7, #8]
  uint32_t itsources = READ_REG(CRS->CR);
 8019bd4:	4b31      	ldr	r3, [pc, #196]	@ (8019c9c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
 8019bd6:	681b      	ldr	r3, [r3, #0]
 8019bd8:	607b      	str	r3, [r7, #4]

  /* Check CRS SYNCOK flag  */
  if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 8019bda:	68bb      	ldr	r3, [r7, #8]
 8019bdc:	f003 0301 	and.w	r3, r3, #1
 8019be0:	2b00      	cmp	r3, #0
 8019be2:	d00a      	beq.n	8019bfa <HAL_RCCEx_CRS_IRQHandler+0x36>
 8019be4:	687b      	ldr	r3, [r7, #4]
 8019be6:	f003 0301 	and.w	r3, r3, #1
 8019bea:	2b00      	cmp	r3, #0
 8019bec:	d005      	beq.n	8019bfa <HAL_RCCEx_CRS_IRQHandler+0x36>
  {
    /* Clear CRS SYNC event OK flag */
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 8019bee:	4b2b      	ldr	r3, [pc, #172]	@ (8019c9c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
 8019bf0:	2201      	movs	r2, #1
 8019bf2:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_SyncOkCallback();
 8019bf4:	f000 f854 	bl	8019ca0 <HAL_RCCEx_CRS_SyncOkCallback>
 8019bf8:	e04b      	b.n	8019c92 <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS SYNCWARN flag  */
  else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 8019bfa:	68bb      	ldr	r3, [r7, #8]
 8019bfc:	f003 0302 	and.w	r3, r3, #2
 8019c00:	2b00      	cmp	r3, #0
 8019c02:	d00a      	beq.n	8019c1a <HAL_RCCEx_CRS_IRQHandler+0x56>
 8019c04:	687b      	ldr	r3, [r7, #4]
 8019c06:	f003 0302 	and.w	r3, r3, #2
 8019c0a:	2b00      	cmp	r3, #0
 8019c0c:	d005      	beq.n	8019c1a <HAL_RCCEx_CRS_IRQHandler+0x56>
  {
    /* Clear CRS SYNCWARN flag */
    WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 8019c0e:	4b23      	ldr	r3, [pc, #140]	@ (8019c9c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
 8019c10:	2202      	movs	r2, #2
 8019c12:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_SyncWarnCallback();
 8019c14:	f000 f84b 	bl	8019cae <HAL_RCCEx_CRS_SyncWarnCallback>
 8019c18:	e03b      	b.n	8019c92 <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS Expected SYNC flag  */
  else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 8019c1a:	68bb      	ldr	r3, [r7, #8]
 8019c1c:	f003 0308 	and.w	r3, r3, #8
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	d00a      	beq.n	8019c3a <HAL_RCCEx_CRS_IRQHandler+0x76>
 8019c24:	687b      	ldr	r3, [r7, #4]
 8019c26:	f003 0308 	and.w	r3, r3, #8
 8019c2a:	2b00      	cmp	r3, #0
 8019c2c:	d005      	beq.n	8019c3a <HAL_RCCEx_CRS_IRQHandler+0x76>
  {
    /* frequency error counter reached a zero value */
    WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 8019c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8019c9c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
 8019c30:	2208      	movs	r2, #8
 8019c32:	60da      	str	r2, [r3, #12]

    /* user callback */
    HAL_RCCEx_CRS_ExpectedSyncCallback();
 8019c34:	f000 f842 	bl	8019cbc <HAL_RCCEx_CRS_ExpectedSyncCallback>
 8019c38:	e02b      	b.n	8019c92 <HAL_RCCEx_CRS_IRQHandler+0xce>
  }
  /* Check CRS Error flags  */
  else
  {
    if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 8019c3a:	68bb      	ldr	r3, [r7, #8]
 8019c3c:	f003 0304 	and.w	r3, r3, #4
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	d026      	beq.n	8019c92 <HAL_RCCEx_CRS_IRQHandler+0xce>
 8019c44:	687b      	ldr	r3, [r7, #4]
 8019c46:	f003 0304 	and.w	r3, r3, #4
 8019c4a:	2b00      	cmp	r3, #0
 8019c4c:	d021      	beq.n	8019c92 <HAL_RCCEx_CRS_IRQHandler+0xce>
    {
      if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 8019c4e:	68bb      	ldr	r3, [r7, #8]
 8019c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019c54:	2b00      	cmp	r3, #0
 8019c56:	d003      	beq.n	8019c60 <HAL_RCCEx_CRS_IRQHandler+0x9c>
      {
        crserror |= RCC_CRS_SYNCERR;
 8019c58:	68fb      	ldr	r3, [r7, #12]
 8019c5a:	f043 0308 	orr.w	r3, r3, #8
 8019c5e:	60fb      	str	r3, [r7, #12]
      }
      if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 8019c60:	68bb      	ldr	r3, [r7, #8]
 8019c62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8019c66:	2b00      	cmp	r3, #0
 8019c68:	d003      	beq.n	8019c72 <HAL_RCCEx_CRS_IRQHandler+0xae>
      {
        crserror |= RCC_CRS_SYNCMISS;
 8019c6a:	68fb      	ldr	r3, [r7, #12]
 8019c6c:	f043 0310 	orr.w	r3, r3, #16
 8019c70:	60fb      	str	r3, [r7, #12]
      }
      if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 8019c72:	68bb      	ldr	r3, [r7, #8]
 8019c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	d003      	beq.n	8019c84 <HAL_RCCEx_CRS_IRQHandler+0xc0>
      {
        crserror |= RCC_CRS_TRIMOVF;
 8019c7c:	68fb      	ldr	r3, [r7, #12]
 8019c7e:	f043 0320 	orr.w	r3, r3, #32
 8019c82:	60fb      	str	r3, [r7, #12]
      }

      /* Clear CRS Error flags */
      WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 8019c84:	4b05      	ldr	r3, [pc, #20]	@ (8019c9c <HAL_RCCEx_CRS_IRQHandler+0xd8>)
 8019c86:	2204      	movs	r2, #4
 8019c88:	60da      	str	r2, [r3, #12]

      /* user error callback */
      HAL_RCCEx_CRS_ErrorCallback(crserror);
 8019c8a:	68f8      	ldr	r0, [r7, #12]
 8019c8c:	f000 f81d 	bl	8019cca <HAL_RCCEx_CRS_ErrorCallback>
    }
  }
}
 8019c90:	e7ff      	b.n	8019c92 <HAL_RCCEx_CRS_IRQHandler+0xce>
 8019c92:	bf00      	nop
 8019c94:	3710      	adds	r7, #16
 8019c96:	46bd      	mov	sp, r7
 8019c98:	bd80      	pop	{r7, pc}
 8019c9a:	bf00      	nop
 8019c9c:	40008400 	.word	0x40008400

08019ca0 <HAL_RCCEx_CRS_SyncOkCallback>:
/**
  * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_SyncOkCallback(void)
{
 8019ca0:	b480      	push	{r7}
 8019ca2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
   */
}
 8019ca4:	bf00      	nop
 8019ca6:	46bd      	mov	sp, r7
 8019ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cac:	4770      	bx	lr

08019cae <HAL_RCCEx_CRS_SyncWarnCallback>:
/**
  * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
{
 8019cae:	b480      	push	{r7}
 8019cb0:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
   */
}
 8019cb2:	bf00      	nop
 8019cb4:	46bd      	mov	sp, r7
 8019cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cba:	4770      	bx	lr

08019cbc <HAL_RCCEx_CRS_ExpectedSyncCallback>:
/**
  * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
{
 8019cbc:	b480      	push	{r7}
 8019cbe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
   */
}
 8019cc0:	bf00      	nop
 8019cc2:	46bd      	mov	sp, r7
 8019cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cc8:	4770      	bx	lr

08019cca <HAL_RCCEx_CRS_ErrorCallback>:
  *           @arg @ref RCC_CRS_SYNCMISS
  *           @arg @ref RCC_CRS_TRIMOVF
  * @retval none
  */
__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
{
 8019cca:	b480      	push	{r7}
 8019ccc:	b083      	sub	sp, #12
 8019cce:	af00      	add	r7, sp, #0
 8019cd0:	6078      	str	r0, [r7, #4]
  UNUSED(Error);

  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
   */
}
 8019cd2:	bf00      	nop
 8019cd4:	370c      	adds	r7, #12
 8019cd6:	46bd      	mov	sp, r7
 8019cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cdc:	4770      	bx	lr
	...

08019ce0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8019ce0:	b580      	push	{r7, lr}
 8019ce2:	b084      	sub	sp, #16
 8019ce4:	af00      	add	r7, sp, #0
 8019ce6:	6078      	str	r0, [r7, #4]
 8019ce8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8019cea:	2300      	movs	r3, #0
 8019cec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8019cee:	4b53      	ldr	r3, [pc, #332]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019cf2:	f003 0303 	and.w	r3, r3, #3
 8019cf6:	2b03      	cmp	r3, #3
 8019cf8:	d101      	bne.n	8019cfe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8019cfa:	2301      	movs	r3, #1
 8019cfc:	e099      	b.n	8019e32 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8019cfe:	4b4f      	ldr	r3, [pc, #316]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d00:	681b      	ldr	r3, [r3, #0]
 8019d02:	4a4e      	ldr	r2, [pc, #312]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d04:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8019d08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8019d0a:	f7e9 fec7 	bl	8003a9c <HAL_GetTick>
 8019d0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8019d10:	e008      	b.n	8019d24 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8019d12:	f7e9 fec3 	bl	8003a9c <HAL_GetTick>
 8019d16:	4602      	mov	r2, r0
 8019d18:	68bb      	ldr	r3, [r7, #8]
 8019d1a:	1ad3      	subs	r3, r2, r3
 8019d1c:	2b02      	cmp	r3, #2
 8019d1e:	d901      	bls.n	8019d24 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8019d20:	2303      	movs	r3, #3
 8019d22:	e086      	b.n	8019e32 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8019d24:	4b45      	ldr	r3, [pc, #276]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d26:	681b      	ldr	r3, [r3, #0]
 8019d28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8019d2c:	2b00      	cmp	r3, #0
 8019d2e:	d1f0      	bne.n	8019d12 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8019d30:	4b42      	ldr	r3, [pc, #264]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019d34:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8019d38:	687b      	ldr	r3, [r7, #4]
 8019d3a:	681b      	ldr	r3, [r3, #0]
 8019d3c:	031b      	lsls	r3, r3, #12
 8019d3e:	493f      	ldr	r1, [pc, #252]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d40:	4313      	orrs	r3, r2
 8019d42:	628b      	str	r3, [r1, #40]	@ 0x28
 8019d44:	687b      	ldr	r3, [r7, #4]
 8019d46:	685b      	ldr	r3, [r3, #4]
 8019d48:	3b01      	subs	r3, #1
 8019d4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8019d4e:	687b      	ldr	r3, [r7, #4]
 8019d50:	689b      	ldr	r3, [r3, #8]
 8019d52:	3b01      	subs	r3, #1
 8019d54:	025b      	lsls	r3, r3, #9
 8019d56:	b29b      	uxth	r3, r3
 8019d58:	431a      	orrs	r2, r3
 8019d5a:	687b      	ldr	r3, [r7, #4]
 8019d5c:	68db      	ldr	r3, [r3, #12]
 8019d5e:	3b01      	subs	r3, #1
 8019d60:	041b      	lsls	r3, r3, #16
 8019d62:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8019d66:	431a      	orrs	r2, r3
 8019d68:	687b      	ldr	r3, [r7, #4]
 8019d6a:	691b      	ldr	r3, [r3, #16]
 8019d6c:	3b01      	subs	r3, #1
 8019d6e:	061b      	lsls	r3, r3, #24
 8019d70:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8019d74:	4931      	ldr	r1, [pc, #196]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d76:	4313      	orrs	r3, r2
 8019d78:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8019d7a:	4b30      	ldr	r3, [pc, #192]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019d7e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8019d82:	687b      	ldr	r3, [r7, #4]
 8019d84:	695b      	ldr	r3, [r3, #20]
 8019d86:	492d      	ldr	r1, [pc, #180]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d88:	4313      	orrs	r3, r2
 8019d8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8019d8c:	4b2b      	ldr	r3, [pc, #172]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019d90:	f023 0220 	bic.w	r2, r3, #32
 8019d94:	687b      	ldr	r3, [r7, #4]
 8019d96:	699b      	ldr	r3, [r3, #24]
 8019d98:	4928      	ldr	r1, [pc, #160]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019d9a:	4313      	orrs	r3, r2
 8019d9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8019d9e:	4b27      	ldr	r3, [pc, #156]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019da2:	4a26      	ldr	r2, [pc, #152]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019da4:	f023 0310 	bic.w	r3, r3, #16
 8019da8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8019daa:	4b24      	ldr	r3, [pc, #144]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019dac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8019dae:	4b24      	ldr	r3, [pc, #144]	@ (8019e40 <RCCEx_PLL2_Config+0x160>)
 8019db0:	4013      	ands	r3, r2
 8019db2:	687a      	ldr	r2, [r7, #4]
 8019db4:	69d2      	ldr	r2, [r2, #28]
 8019db6:	00d2      	lsls	r2, r2, #3
 8019db8:	4920      	ldr	r1, [pc, #128]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019dba:	4313      	orrs	r3, r2
 8019dbc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8019dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019dc4:	f043 0310 	orr.w	r3, r3, #16
 8019dc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8019dca:	683b      	ldr	r3, [r7, #0]
 8019dcc:	2b00      	cmp	r3, #0
 8019dce:	d106      	bne.n	8019dde <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8019dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019dd4:	4a19      	ldr	r2, [pc, #100]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019dd6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8019dda:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8019ddc:	e00f      	b.n	8019dfe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8019dde:	683b      	ldr	r3, [r7, #0]
 8019de0:	2b01      	cmp	r3, #1
 8019de2:	d106      	bne.n	8019df2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8019de4:	4b15      	ldr	r3, [pc, #84]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019de8:	4a14      	ldr	r2, [pc, #80]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019dea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8019dee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8019df0:	e005      	b.n	8019dfe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8019df2:	4b12      	ldr	r3, [pc, #72]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019df6:	4a11      	ldr	r2, [pc, #68]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019df8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8019dfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8019dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019e00:	681b      	ldr	r3, [r3, #0]
 8019e02:	4a0e      	ldr	r2, [pc, #56]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019e04:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8019e08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8019e0a:	f7e9 fe47 	bl	8003a9c <HAL_GetTick>
 8019e0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8019e10:	e008      	b.n	8019e24 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8019e12:	f7e9 fe43 	bl	8003a9c <HAL_GetTick>
 8019e16:	4602      	mov	r2, r0
 8019e18:	68bb      	ldr	r3, [r7, #8]
 8019e1a:	1ad3      	subs	r3, r2, r3
 8019e1c:	2b02      	cmp	r3, #2
 8019e1e:	d901      	bls.n	8019e24 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8019e20:	2303      	movs	r3, #3
 8019e22:	e006      	b.n	8019e32 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8019e24:	4b05      	ldr	r3, [pc, #20]	@ (8019e3c <RCCEx_PLL2_Config+0x15c>)
 8019e26:	681b      	ldr	r3, [r3, #0]
 8019e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8019e2c:	2b00      	cmp	r3, #0
 8019e2e:	d0f0      	beq.n	8019e12 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8019e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8019e32:	4618      	mov	r0, r3
 8019e34:	3710      	adds	r7, #16
 8019e36:	46bd      	mov	sp, r7
 8019e38:	bd80      	pop	{r7, pc}
 8019e3a:	bf00      	nop
 8019e3c:	58024400 	.word	0x58024400
 8019e40:	ffff0007 	.word	0xffff0007

08019e44 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8019e44:	b580      	push	{r7, lr}
 8019e46:	b084      	sub	sp, #16
 8019e48:	af00      	add	r7, sp, #0
 8019e4a:	6078      	str	r0, [r7, #4]
 8019e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8019e4e:	2300      	movs	r3, #0
 8019e50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8019e52:	4b53      	ldr	r3, [pc, #332]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019e56:	f003 0303 	and.w	r3, r3, #3
 8019e5a:	2b03      	cmp	r3, #3
 8019e5c:	d101      	bne.n	8019e62 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8019e5e:	2301      	movs	r3, #1
 8019e60:	e099      	b.n	8019f96 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8019e62:	4b4f      	ldr	r3, [pc, #316]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019e64:	681b      	ldr	r3, [r3, #0]
 8019e66:	4a4e      	ldr	r2, [pc, #312]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019e68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8019e6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8019e6e:	f7e9 fe15 	bl	8003a9c <HAL_GetTick>
 8019e72:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8019e74:	e008      	b.n	8019e88 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8019e76:	f7e9 fe11 	bl	8003a9c <HAL_GetTick>
 8019e7a:	4602      	mov	r2, r0
 8019e7c:	68bb      	ldr	r3, [r7, #8]
 8019e7e:	1ad3      	subs	r3, r2, r3
 8019e80:	2b02      	cmp	r3, #2
 8019e82:	d901      	bls.n	8019e88 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8019e84:	2303      	movs	r3, #3
 8019e86:	e086      	b.n	8019f96 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8019e88:	4b45      	ldr	r3, [pc, #276]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019e8a:	681b      	ldr	r3, [r3, #0]
 8019e8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8019e90:	2b00      	cmp	r3, #0
 8019e92:	d1f0      	bne.n	8019e76 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8019e94:	4b42      	ldr	r3, [pc, #264]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019e98:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8019e9c:	687b      	ldr	r3, [r7, #4]
 8019e9e:	681b      	ldr	r3, [r3, #0]
 8019ea0:	051b      	lsls	r3, r3, #20
 8019ea2:	493f      	ldr	r1, [pc, #252]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019ea4:	4313      	orrs	r3, r2
 8019ea6:	628b      	str	r3, [r1, #40]	@ 0x28
 8019ea8:	687b      	ldr	r3, [r7, #4]
 8019eaa:	685b      	ldr	r3, [r3, #4]
 8019eac:	3b01      	subs	r3, #1
 8019eae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8019eb2:	687b      	ldr	r3, [r7, #4]
 8019eb4:	689b      	ldr	r3, [r3, #8]
 8019eb6:	3b01      	subs	r3, #1
 8019eb8:	025b      	lsls	r3, r3, #9
 8019eba:	b29b      	uxth	r3, r3
 8019ebc:	431a      	orrs	r2, r3
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	68db      	ldr	r3, [r3, #12]
 8019ec2:	3b01      	subs	r3, #1
 8019ec4:	041b      	lsls	r3, r3, #16
 8019ec6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8019eca:	431a      	orrs	r2, r3
 8019ecc:	687b      	ldr	r3, [r7, #4]
 8019ece:	691b      	ldr	r3, [r3, #16]
 8019ed0:	3b01      	subs	r3, #1
 8019ed2:	061b      	lsls	r3, r3, #24
 8019ed4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8019ed8:	4931      	ldr	r1, [pc, #196]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019eda:	4313      	orrs	r3, r2
 8019edc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8019ede:	4b30      	ldr	r3, [pc, #192]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019ee2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8019ee6:	687b      	ldr	r3, [r7, #4]
 8019ee8:	695b      	ldr	r3, [r3, #20]
 8019eea:	492d      	ldr	r1, [pc, #180]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019eec:	4313      	orrs	r3, r2
 8019eee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8019ef0:	4b2b      	ldr	r3, [pc, #172]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019ef4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8019ef8:	687b      	ldr	r3, [r7, #4]
 8019efa:	699b      	ldr	r3, [r3, #24]
 8019efc:	4928      	ldr	r1, [pc, #160]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019efe:	4313      	orrs	r3, r2
 8019f00:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8019f02:	4b27      	ldr	r3, [pc, #156]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f06:	4a26      	ldr	r2, [pc, #152]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8019f0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8019f0e:	4b24      	ldr	r3, [pc, #144]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8019f12:	4b24      	ldr	r3, [pc, #144]	@ (8019fa4 <RCCEx_PLL3_Config+0x160>)
 8019f14:	4013      	ands	r3, r2
 8019f16:	687a      	ldr	r2, [r7, #4]
 8019f18:	69d2      	ldr	r2, [r2, #28]
 8019f1a:	00d2      	lsls	r2, r2, #3
 8019f1c:	4920      	ldr	r1, [pc, #128]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f1e:	4313      	orrs	r3, r2
 8019f20:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8019f22:	4b1f      	ldr	r3, [pc, #124]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f26:	4a1e      	ldr	r2, [pc, #120]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8019f2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8019f2e:	683b      	ldr	r3, [r7, #0]
 8019f30:	2b00      	cmp	r3, #0
 8019f32:	d106      	bne.n	8019f42 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8019f34:	4b1a      	ldr	r3, [pc, #104]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f38:	4a19      	ldr	r2, [pc, #100]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f3a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8019f3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8019f40:	e00f      	b.n	8019f62 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8019f42:	683b      	ldr	r3, [r7, #0]
 8019f44:	2b01      	cmp	r3, #1
 8019f46:	d106      	bne.n	8019f56 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8019f48:	4b15      	ldr	r3, [pc, #84]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f4c:	4a14      	ldr	r2, [pc, #80]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f4e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8019f52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8019f54:	e005      	b.n	8019f62 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8019f56:	4b12      	ldr	r3, [pc, #72]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f5a:	4a11      	ldr	r2, [pc, #68]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f5c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8019f60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8019f62:	4b0f      	ldr	r3, [pc, #60]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f64:	681b      	ldr	r3, [r3, #0]
 8019f66:	4a0e      	ldr	r2, [pc, #56]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8019f6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8019f6e:	f7e9 fd95 	bl	8003a9c <HAL_GetTick>
 8019f72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8019f74:	e008      	b.n	8019f88 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8019f76:	f7e9 fd91 	bl	8003a9c <HAL_GetTick>
 8019f7a:	4602      	mov	r2, r0
 8019f7c:	68bb      	ldr	r3, [r7, #8]
 8019f7e:	1ad3      	subs	r3, r2, r3
 8019f80:	2b02      	cmp	r3, #2
 8019f82:	d901      	bls.n	8019f88 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8019f84:	2303      	movs	r3, #3
 8019f86:	e006      	b.n	8019f96 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8019f88:	4b05      	ldr	r3, [pc, #20]	@ (8019fa0 <RCCEx_PLL3_Config+0x15c>)
 8019f8a:	681b      	ldr	r3, [r3, #0]
 8019f8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8019f90:	2b00      	cmp	r3, #0
 8019f92:	d0f0      	beq.n	8019f76 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8019f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8019f96:	4618      	mov	r0, r3
 8019f98:	3710      	adds	r7, #16
 8019f9a:	46bd      	mov	sp, r7
 8019f9c:	bd80      	pop	{r7, pc}
 8019f9e:	bf00      	nop
 8019fa0:	58024400 	.word	0x58024400
 8019fa4:	ffff0007 	.word	0xffff0007

08019fa8 <HAL_RCCEx_LSECSS_IRQHandler>:
/**
  * @brief Handle the RCC LSE Clock Security System interrupt request.
  * @retval None
  */
void HAL_RCCEx_LSECSS_IRQHandler(void)
{
 8019fa8:	b580      	push	{r7, lr}
 8019faa:	af00      	add	r7, sp, #0
  /* Check RCC LSE CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 8019fac:	4b07      	ldr	r3, [pc, #28]	@ (8019fcc <HAL_RCCEx_LSECSS_IRQHandler+0x24>)
 8019fae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8019fb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8019fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019fb8:	d105      	bne.n	8019fc6 <HAL_RCCEx_LSECSS_IRQHandler+0x1e>
  {

    /* Clear RCC LSE CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 8019fba:	4b04      	ldr	r3, [pc, #16]	@ (8019fcc <HAL_RCCEx_LSECSS_IRQHandler+0x24>)
 8019fbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019fc0:	669a      	str	r2, [r3, #104]	@ 0x68

    /* RCC LSE Clock Security System interrupt user callback */
    HAL_RCCEx_LSECSS_Callback();
 8019fc2:	f000 f805 	bl	8019fd0 <HAL_RCCEx_LSECSS_Callback>

  }
}
 8019fc6:	bf00      	nop
 8019fc8:	bd80      	pop	{r7, pc}
 8019fca:	bf00      	nop
 8019fcc:	58024400 	.word	0x58024400

08019fd0 <HAL_RCCEx_LSECSS_Callback>:
/**
  * @brief  RCCEx LSE Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCCEx_LSECSS_Callback(void)
{
 8019fd0:	b480      	push	{r7}
 8019fd2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
  */
}
 8019fd4:	bf00      	nop
 8019fd6:	46bd      	mov	sp, r7
 8019fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019fdc:	4770      	bx	lr

08019fde <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8019fde:	b580      	push	{r7, lr}
 8019fe0:	b082      	sub	sp, #8
 8019fe2:	af00      	add	r7, sp, #0
 8019fe4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8019fe6:	687b      	ldr	r3, [r7, #4]
 8019fe8:	2b00      	cmp	r3, #0
 8019fea:	d101      	bne.n	8019ff0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8019fec:	2301      	movs	r3, #1
 8019fee:	e042      	b.n	801a076 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8019ff0:	687b      	ldr	r3, [r7, #4]
 8019ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019ff6:	2b00      	cmp	r3, #0
 8019ff8:	d106      	bne.n	801a008 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8019ffa:	687b      	ldr	r3, [r7, #4]
 8019ffc:	2200      	movs	r2, #0
 8019ffe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801a002:	6878      	ldr	r0, [r7, #4]
 801a004:	f000 f9ae 	bl	801a364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801a008:	687b      	ldr	r3, [r7, #4]
 801a00a:	2224      	movs	r2, #36	@ 0x24
 801a00c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801a010:	687b      	ldr	r3, [r7, #4]
 801a012:	681b      	ldr	r3, [r3, #0]
 801a014:	681a      	ldr	r2, [r3, #0]
 801a016:	687b      	ldr	r3, [r7, #4]
 801a018:	681b      	ldr	r3, [r3, #0]
 801a01a:	f022 0201 	bic.w	r2, r2, #1
 801a01e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801a020:	687b      	ldr	r3, [r7, #4]
 801a022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a024:	2b00      	cmp	r3, #0
 801a026:	d002      	beq.n	801a02e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801a028:	6878      	ldr	r0, [r7, #4]
 801a02a:	f002 fef9 	bl	801ce20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801a02e:	6878      	ldr	r0, [r7, #4]
 801a030:	f002 f98e 	bl	801c350 <UART_SetConfig>
 801a034:	4603      	mov	r3, r0
 801a036:	2b01      	cmp	r3, #1
 801a038:	d101      	bne.n	801a03e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801a03a:	2301      	movs	r3, #1
 801a03c:	e01b      	b.n	801a076 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801a03e:	687b      	ldr	r3, [r7, #4]
 801a040:	681b      	ldr	r3, [r3, #0]
 801a042:	685a      	ldr	r2, [r3, #4]
 801a044:	687b      	ldr	r3, [r7, #4]
 801a046:	681b      	ldr	r3, [r3, #0]
 801a048:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801a04c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801a04e:	687b      	ldr	r3, [r7, #4]
 801a050:	681b      	ldr	r3, [r3, #0]
 801a052:	689a      	ldr	r2, [r3, #8]
 801a054:	687b      	ldr	r3, [r7, #4]
 801a056:	681b      	ldr	r3, [r3, #0]
 801a058:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801a05c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801a05e:	687b      	ldr	r3, [r7, #4]
 801a060:	681b      	ldr	r3, [r3, #0]
 801a062:	681a      	ldr	r2, [r3, #0]
 801a064:	687b      	ldr	r3, [r7, #4]
 801a066:	681b      	ldr	r3, [r3, #0]
 801a068:	f042 0201 	orr.w	r2, r2, #1
 801a06c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801a06e:	6878      	ldr	r0, [r7, #4]
 801a070:	f002 ff78 	bl	801cf64 <UART_CheckIdleState>
 801a074:	4603      	mov	r3, r0
}
 801a076:	4618      	mov	r0, r3
 801a078:	3708      	adds	r7, #8
 801a07a:	46bd      	mov	sp, r7
 801a07c:	bd80      	pop	{r7, pc}

0801a07e <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 801a07e:	b580      	push	{r7, lr}
 801a080:	b082      	sub	sp, #8
 801a082:	af00      	add	r7, sp, #0
 801a084:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801a086:	687b      	ldr	r3, [r7, #4]
 801a088:	2b00      	cmp	r3, #0
 801a08a:	d101      	bne.n	801a090 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 801a08c:	2301      	movs	r3, #1
 801a08e:	e04a      	b.n	801a126 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 801a090:	687b      	ldr	r3, [r7, #4]
 801a092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a096:	2b00      	cmp	r3, #0
 801a098:	d106      	bne.n	801a0a8 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801a09a:	687b      	ldr	r3, [r7, #4]
 801a09c:	2200      	movs	r2, #0
 801a09e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801a0a2:	6878      	ldr	r0, [r7, #4]
 801a0a4:	f000 f95e 	bl	801a364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801a0a8:	687b      	ldr	r3, [r7, #4]
 801a0aa:	2224      	movs	r2, #36	@ 0x24
 801a0ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	681b      	ldr	r3, [r3, #0]
 801a0b4:	681a      	ldr	r2, [r3, #0]
 801a0b6:	687b      	ldr	r3, [r7, #4]
 801a0b8:	681b      	ldr	r3, [r3, #0]
 801a0ba:	f022 0201 	bic.w	r2, r2, #1
 801a0be:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801a0c0:	687b      	ldr	r3, [r7, #4]
 801a0c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a0c4:	2b00      	cmp	r3, #0
 801a0c6:	d002      	beq.n	801a0ce <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801a0c8:	6878      	ldr	r0, [r7, #4]
 801a0ca:	f002 fea9 	bl	801ce20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801a0ce:	6878      	ldr	r0, [r7, #4]
 801a0d0:	f002 f93e 	bl	801c350 <UART_SetConfig>
 801a0d4:	4603      	mov	r3, r0
 801a0d6:	2b01      	cmp	r3, #1
 801a0d8:	d101      	bne.n	801a0de <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 801a0da:	2301      	movs	r3, #1
 801a0dc:	e023      	b.n	801a126 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801a0de:	687b      	ldr	r3, [r7, #4]
 801a0e0:	681b      	ldr	r3, [r3, #0]
 801a0e2:	685a      	ldr	r2, [r3, #4]
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	681b      	ldr	r3, [r3, #0]
 801a0e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801a0ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 801a0ee:	687b      	ldr	r3, [r7, #4]
 801a0f0:	681b      	ldr	r3, [r3, #0]
 801a0f2:	689a      	ldr	r2, [r3, #8]
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	681b      	ldr	r3, [r3, #0]
 801a0f8:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 801a0fc:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 801a0fe:	687b      	ldr	r3, [r7, #4]
 801a100:	681b      	ldr	r3, [r3, #0]
 801a102:	689a      	ldr	r2, [r3, #8]
 801a104:	687b      	ldr	r3, [r7, #4]
 801a106:	681b      	ldr	r3, [r3, #0]
 801a108:	f042 0208 	orr.w	r2, r2, #8
 801a10c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801a10e:	687b      	ldr	r3, [r7, #4]
 801a110:	681b      	ldr	r3, [r3, #0]
 801a112:	681a      	ldr	r2, [r3, #0]
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	681b      	ldr	r3, [r3, #0]
 801a118:	f042 0201 	orr.w	r2, r2, #1
 801a11c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801a11e:	6878      	ldr	r0, [r7, #4]
 801a120:	f002 ff20 	bl	801cf64 <UART_CheckIdleState>
 801a124:	4603      	mov	r3, r0
}
 801a126:	4618      	mov	r0, r3
 801a128:	3708      	adds	r7, #8
 801a12a:	46bd      	mov	sp, r7
 801a12c:	bd80      	pop	{r7, pc}

0801a12e <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 801a12e:	b580      	push	{r7, lr}
 801a130:	b082      	sub	sp, #8
 801a132:	af00      	add	r7, sp, #0
 801a134:	6078      	str	r0, [r7, #4]
 801a136:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801a138:	687b      	ldr	r3, [r7, #4]
 801a13a:	2b00      	cmp	r3, #0
 801a13c:	d101      	bne.n	801a142 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 801a13e:	2301      	movs	r3, #1
 801a140:	e061      	b.n	801a206 <HAL_LIN_Init+0xd8>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801a142:	687b      	ldr	r3, [r7, #4]
 801a144:	69db      	ldr	r3, [r3, #28]
 801a146:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801a14a:	d101      	bne.n	801a150 <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
 801a14c:	2301      	movs	r3, #1
 801a14e:	e05a      	b.n	801a206 <HAL_LIN_Init+0xd8>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 801a150:	687b      	ldr	r3, [r7, #4]
 801a152:	689b      	ldr	r3, [r3, #8]
 801a154:	2b00      	cmp	r3, #0
 801a156:	d001      	beq.n	801a15c <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
 801a158:	2301      	movs	r3, #1
 801a15a:	e054      	b.n	801a206 <HAL_LIN_Init+0xd8>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801a15c:	687b      	ldr	r3, [r7, #4]
 801a15e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a162:	2b00      	cmp	r3, #0
 801a164:	d106      	bne.n	801a174 <HAL_LIN_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801a166:	687b      	ldr	r3, [r7, #4]
 801a168:	2200      	movs	r2, #0
 801a16a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801a16e:	6878      	ldr	r0, [r7, #4]
 801a170:	f000 f8f8 	bl	801a364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801a174:	687b      	ldr	r3, [r7, #4]
 801a176:	2224      	movs	r2, #36	@ 0x24
 801a178:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801a17c:	687b      	ldr	r3, [r7, #4]
 801a17e:	681b      	ldr	r3, [r3, #0]
 801a180:	681a      	ldr	r2, [r3, #0]
 801a182:	687b      	ldr	r3, [r7, #4]
 801a184:	681b      	ldr	r3, [r3, #0]
 801a186:	f022 0201 	bic.w	r2, r2, #1
 801a18a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801a18c:	687b      	ldr	r3, [r7, #4]
 801a18e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a190:	2b00      	cmp	r3, #0
 801a192:	d002      	beq.n	801a19a <HAL_LIN_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 801a194:	6878      	ldr	r0, [r7, #4]
 801a196:	f002 fe43 	bl	801ce20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801a19a:	6878      	ldr	r0, [r7, #4]
 801a19c:	f002 f8d8 	bl	801c350 <UART_SetConfig>
 801a1a0:	4603      	mov	r3, r0
 801a1a2:	2b01      	cmp	r3, #1
 801a1a4:	d101      	bne.n	801a1aa <HAL_LIN_Init+0x7c>
  {
    return HAL_ERROR;
 801a1a6:	2301      	movs	r3, #1
 801a1a8:	e02d      	b.n	801a206 <HAL_LIN_Init+0xd8>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 801a1aa:	687b      	ldr	r3, [r7, #4]
 801a1ac:	681b      	ldr	r3, [r3, #0]
 801a1ae:	685a      	ldr	r2, [r3, #4]
 801a1b0:	687b      	ldr	r3, [r7, #4]
 801a1b2:	681b      	ldr	r3, [r3, #0]
 801a1b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801a1b8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 801a1ba:	687b      	ldr	r3, [r7, #4]
 801a1bc:	681b      	ldr	r3, [r3, #0]
 801a1be:	689a      	ldr	r2, [r3, #8]
 801a1c0:	687b      	ldr	r3, [r7, #4]
 801a1c2:	681b      	ldr	r3, [r3, #0]
 801a1c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801a1c8:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 801a1ca:	687b      	ldr	r3, [r7, #4]
 801a1cc:	681b      	ldr	r3, [r3, #0]
 801a1ce:	685a      	ldr	r2, [r3, #4]
 801a1d0:	687b      	ldr	r3, [r7, #4]
 801a1d2:	681b      	ldr	r3, [r3, #0]
 801a1d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801a1d8:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 801a1da:	687b      	ldr	r3, [r7, #4]
 801a1dc:	681b      	ldr	r3, [r3, #0]
 801a1de:	685b      	ldr	r3, [r3, #4]
 801a1e0:	f023 0120 	bic.w	r1, r3, #32
 801a1e4:	687b      	ldr	r3, [r7, #4]
 801a1e6:	681b      	ldr	r3, [r3, #0]
 801a1e8:	683a      	ldr	r2, [r7, #0]
 801a1ea:	430a      	orrs	r2, r1
 801a1ec:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
 801a1ee:	687b      	ldr	r3, [r7, #4]
 801a1f0:	681b      	ldr	r3, [r3, #0]
 801a1f2:	681a      	ldr	r2, [r3, #0]
 801a1f4:	687b      	ldr	r3, [r7, #4]
 801a1f6:	681b      	ldr	r3, [r3, #0]
 801a1f8:	f042 0201 	orr.w	r2, r2, #1
 801a1fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801a1fe:	6878      	ldr	r0, [r7, #4]
 801a200:	f002 feb0 	bl	801cf64 <UART_CheckIdleState>
 801a204:	4603      	mov	r3, r0
}
 801a206:	4618      	mov	r0, r3
 801a208:	3708      	adds	r7, #8
 801a20a:	46bd      	mov	sp, r7
 801a20c:	bd80      	pop	{r7, pc}

0801a20e <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 801a20e:	b580      	push	{r7, lr}
 801a210:	b084      	sub	sp, #16
 801a212:	af00      	add	r7, sp, #0
 801a214:	60f8      	str	r0, [r7, #12]
 801a216:	460b      	mov	r3, r1
 801a218:	607a      	str	r2, [r7, #4]
 801a21a:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801a21c:	68fb      	ldr	r3, [r7, #12]
 801a21e:	2b00      	cmp	r3, #0
 801a220:	d101      	bne.n	801a226 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 801a222:	2301      	movs	r3, #1
 801a224:	e05b      	b.n	801a2de <HAL_MultiProcessor_Init+0xd0>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
 801a226:	68fb      	ldr	r3, [r7, #12]
 801a228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a22c:	2b00      	cmp	r3, #0
 801a22e:	d106      	bne.n	801a23e <HAL_MultiProcessor_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801a230:	68fb      	ldr	r3, [r7, #12]
 801a232:	2200      	movs	r2, #0
 801a234:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801a238:	68f8      	ldr	r0, [r7, #12]
 801a23a:	f000 f893 	bl	801a364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801a23e:	68fb      	ldr	r3, [r7, #12]
 801a240:	2224      	movs	r2, #36	@ 0x24
 801a242:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801a246:	68fb      	ldr	r3, [r7, #12]
 801a248:	681b      	ldr	r3, [r3, #0]
 801a24a:	681a      	ldr	r2, [r3, #0]
 801a24c:	68fb      	ldr	r3, [r7, #12]
 801a24e:	681b      	ldr	r3, [r3, #0]
 801a250:	f022 0201 	bic.w	r2, r2, #1
 801a254:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801a256:	68fb      	ldr	r3, [r7, #12]
 801a258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a25a:	2b00      	cmp	r3, #0
 801a25c:	d002      	beq.n	801a264 <HAL_MultiProcessor_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 801a25e:	68f8      	ldr	r0, [r7, #12]
 801a260:	f002 fdde 	bl	801ce20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801a264:	68f8      	ldr	r0, [r7, #12]
 801a266:	f002 f873 	bl	801c350 <UART_SetConfig>
 801a26a:	4603      	mov	r3, r0
 801a26c:	2b01      	cmp	r3, #1
 801a26e:	d101      	bne.n	801a274 <HAL_MultiProcessor_Init+0x66>
  {
    return HAL_ERROR;
 801a270:	2301      	movs	r3, #1
 801a272:	e034      	b.n	801a2de <HAL_MultiProcessor_Init+0xd0>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801a274:	68fb      	ldr	r3, [r7, #12]
 801a276:	681b      	ldr	r3, [r3, #0]
 801a278:	685a      	ldr	r2, [r3, #4]
 801a27a:	68fb      	ldr	r3, [r7, #12]
 801a27c:	681b      	ldr	r3, [r3, #0]
 801a27e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801a282:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801a284:	68fb      	ldr	r3, [r7, #12]
 801a286:	681b      	ldr	r3, [r3, #0]
 801a288:	689a      	ldr	r2, [r3, #8]
 801a28a:	68fb      	ldr	r3, [r7, #12]
 801a28c:	681b      	ldr	r3, [r3, #0]
 801a28e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801a292:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 801a294:	687b      	ldr	r3, [r7, #4]
 801a296:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801a29a:	d10a      	bne.n	801a2b2 <HAL_MultiProcessor_Init+0xa4>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 801a29c:	68fb      	ldr	r3, [r7, #12]
 801a29e:	681b      	ldr	r3, [r3, #0]
 801a2a0:	685b      	ldr	r3, [r3, #4]
 801a2a2:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 801a2a6:	7afb      	ldrb	r3, [r7, #11]
 801a2a8:	061a      	lsls	r2, r3, #24
 801a2aa:	68fb      	ldr	r3, [r7, #12]
 801a2ac:	681b      	ldr	r3, [r3, #0]
 801a2ae:	430a      	orrs	r2, r1
 801a2b0:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 801a2b2:	68fb      	ldr	r3, [r7, #12]
 801a2b4:	681b      	ldr	r3, [r3, #0]
 801a2b6:	681b      	ldr	r3, [r3, #0]
 801a2b8:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 801a2bc:	68fb      	ldr	r3, [r7, #12]
 801a2be:	681b      	ldr	r3, [r3, #0]
 801a2c0:	687a      	ldr	r2, [r7, #4]
 801a2c2:	430a      	orrs	r2, r1
 801a2c4:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
 801a2c6:	68fb      	ldr	r3, [r7, #12]
 801a2c8:	681b      	ldr	r3, [r3, #0]
 801a2ca:	681a      	ldr	r2, [r3, #0]
 801a2cc:	68fb      	ldr	r3, [r7, #12]
 801a2ce:	681b      	ldr	r3, [r3, #0]
 801a2d0:	f042 0201 	orr.w	r2, r2, #1
 801a2d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801a2d6:	68f8      	ldr	r0, [r7, #12]
 801a2d8:	f002 fe44 	bl	801cf64 <UART_CheckIdleState>
 801a2dc:	4603      	mov	r3, r0
}
 801a2de:	4618      	mov	r0, r3
 801a2e0:	3710      	adds	r7, #16
 801a2e2:	46bd      	mov	sp, r7
 801a2e4:	bd80      	pop	{r7, pc}

0801a2e6 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 801a2e6:	b580      	push	{r7, lr}
 801a2e8:	b082      	sub	sp, #8
 801a2ea:	af00      	add	r7, sp, #0
 801a2ec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801a2ee:	687b      	ldr	r3, [r7, #4]
 801a2f0:	2b00      	cmp	r3, #0
 801a2f2:	d101      	bne.n	801a2f8 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 801a2f4:	2301      	movs	r3, #1
 801a2f6:	e031      	b.n	801a35c <HAL_UART_DeInit+0x76>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 801a2f8:	687b      	ldr	r3, [r7, #4]
 801a2fa:	2224      	movs	r2, #36	@ 0x24
 801a2fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801a300:	687b      	ldr	r3, [r7, #4]
 801a302:	681b      	ldr	r3, [r3, #0]
 801a304:	681a      	ldr	r2, [r3, #0]
 801a306:	687b      	ldr	r3, [r7, #4]
 801a308:	681b      	ldr	r3, [r3, #0]
 801a30a:	f022 0201 	bic.w	r2, r2, #1
 801a30e:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 801a310:	687b      	ldr	r3, [r7, #4]
 801a312:	681b      	ldr	r3, [r3, #0]
 801a314:	2200      	movs	r2, #0
 801a316:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 801a318:	687b      	ldr	r3, [r7, #4]
 801a31a:	681b      	ldr	r3, [r3, #0]
 801a31c:	2200      	movs	r2, #0
 801a31e:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 801a320:	687b      	ldr	r3, [r7, #4]
 801a322:	681b      	ldr	r3, [r3, #0]
 801a324:	2200      	movs	r2, #0
 801a326:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 801a328:	6878      	ldr	r0, [r7, #4]
 801a32a:	f000 f825 	bl	801a378 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a32e:	687b      	ldr	r3, [r7, #4]
 801a330:	2200      	movs	r2, #0
 801a332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->gState = HAL_UART_STATE_RESET;
 801a336:	687b      	ldr	r3, [r7, #4]
 801a338:	2200      	movs	r2, #0
 801a33a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 801a33e:	687b      	ldr	r3, [r7, #4]
 801a340:	2200      	movs	r2, #0
 801a342:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a346:	687b      	ldr	r3, [r7, #4]
 801a348:	2200      	movs	r2, #0
 801a34a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801a34c:	687b      	ldr	r3, [r7, #4]
 801a34e:	2200      	movs	r2, #0
 801a350:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801a352:	687b      	ldr	r3, [r7, #4]
 801a354:	2200      	movs	r2, #0
 801a356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801a35a:	2300      	movs	r3, #0
}
 801a35c:	4618      	mov	r0, r3
 801a35e:	3708      	adds	r7, #8
 801a360:	46bd      	mov	sp, r7
 801a362:	bd80      	pop	{r7, pc}

0801a364 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 801a364:	b480      	push	{r7}
 801a366:	b083      	sub	sp, #12
 801a368:	af00      	add	r7, sp, #0
 801a36a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 801a36c:	bf00      	nop
 801a36e:	370c      	adds	r7, #12
 801a370:	46bd      	mov	sp, r7
 801a372:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a376:	4770      	bx	lr

0801a378 <HAL_UART_MspDeInit>:
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 801a378:	b480      	push	{r7}
 801a37a:	b083      	sub	sp, #12
 801a37c:	af00      	add	r7, sp, #0
 801a37e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
 801a380:	bf00      	nop
 801a382:	370c      	adds	r7, #12
 801a384:	46bd      	mov	sp, r7
 801a386:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a38a:	4770      	bx	lr

0801a38c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801a38c:	b580      	push	{r7, lr}
 801a38e:	b08a      	sub	sp, #40	@ 0x28
 801a390:	af02      	add	r7, sp, #8
 801a392:	60f8      	str	r0, [r7, #12]
 801a394:	60b9      	str	r1, [r7, #8]
 801a396:	603b      	str	r3, [r7, #0]
 801a398:	4613      	mov	r3, r2
 801a39a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801a39c:	68fb      	ldr	r3, [r7, #12]
 801a39e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a3a2:	2b20      	cmp	r3, #32
 801a3a4:	d17b      	bne.n	801a49e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 801a3a6:	68bb      	ldr	r3, [r7, #8]
 801a3a8:	2b00      	cmp	r3, #0
 801a3aa:	d002      	beq.n	801a3b2 <HAL_UART_Transmit+0x26>
 801a3ac:	88fb      	ldrh	r3, [r7, #6]
 801a3ae:	2b00      	cmp	r3, #0
 801a3b0:	d101      	bne.n	801a3b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 801a3b2:	2301      	movs	r3, #1
 801a3b4:	e074      	b.n	801a4a0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a3b6:	68fb      	ldr	r3, [r7, #12]
 801a3b8:	2200      	movs	r2, #0
 801a3ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801a3be:	68fb      	ldr	r3, [r7, #12]
 801a3c0:	2221      	movs	r2, #33	@ 0x21
 801a3c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801a3c6:	f7e9 fb69 	bl	8003a9c <HAL_GetTick>
 801a3ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 801a3cc:	68fb      	ldr	r3, [r7, #12]
 801a3ce:	88fa      	ldrh	r2, [r7, #6]
 801a3d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801a3d4:	68fb      	ldr	r3, [r7, #12]
 801a3d6:	88fa      	ldrh	r2, [r7, #6]
 801a3d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801a3dc:	68fb      	ldr	r3, [r7, #12]
 801a3de:	689b      	ldr	r3, [r3, #8]
 801a3e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a3e4:	d108      	bne.n	801a3f8 <HAL_UART_Transmit+0x6c>
 801a3e6:	68fb      	ldr	r3, [r7, #12]
 801a3e8:	691b      	ldr	r3, [r3, #16]
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	d104      	bne.n	801a3f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 801a3ee:	2300      	movs	r3, #0
 801a3f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801a3f2:	68bb      	ldr	r3, [r7, #8]
 801a3f4:	61bb      	str	r3, [r7, #24]
 801a3f6:	e003      	b.n	801a400 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 801a3f8:	68bb      	ldr	r3, [r7, #8]
 801a3fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801a3fc:	2300      	movs	r3, #0
 801a3fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 801a400:	e030      	b.n	801a464 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801a402:	683b      	ldr	r3, [r7, #0]
 801a404:	9300      	str	r3, [sp, #0]
 801a406:	697b      	ldr	r3, [r7, #20]
 801a408:	2200      	movs	r2, #0
 801a40a:	2180      	movs	r1, #128	@ 0x80
 801a40c:	68f8      	ldr	r0, [r7, #12]
 801a40e:	f002 fe53 	bl	801d0b8 <UART_WaitOnFlagUntilTimeout>
 801a412:	4603      	mov	r3, r0
 801a414:	2b00      	cmp	r3, #0
 801a416:	d005      	beq.n	801a424 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 801a418:	68fb      	ldr	r3, [r7, #12]
 801a41a:	2220      	movs	r2, #32
 801a41c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 801a420:	2303      	movs	r3, #3
 801a422:	e03d      	b.n	801a4a0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 801a424:	69fb      	ldr	r3, [r7, #28]
 801a426:	2b00      	cmp	r3, #0
 801a428:	d10b      	bne.n	801a442 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801a42a:	69bb      	ldr	r3, [r7, #24]
 801a42c:	881b      	ldrh	r3, [r3, #0]
 801a42e:	461a      	mov	r2, r3
 801a430:	68fb      	ldr	r3, [r7, #12]
 801a432:	681b      	ldr	r3, [r3, #0]
 801a434:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801a438:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 801a43a:	69bb      	ldr	r3, [r7, #24]
 801a43c:	3302      	adds	r3, #2
 801a43e:	61bb      	str	r3, [r7, #24]
 801a440:	e007      	b.n	801a452 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801a442:	69fb      	ldr	r3, [r7, #28]
 801a444:	781a      	ldrb	r2, [r3, #0]
 801a446:	68fb      	ldr	r3, [r7, #12]
 801a448:	681b      	ldr	r3, [r3, #0]
 801a44a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 801a44c:	69fb      	ldr	r3, [r7, #28]
 801a44e:	3301      	adds	r3, #1
 801a450:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801a452:	68fb      	ldr	r3, [r7, #12]
 801a454:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801a458:	b29b      	uxth	r3, r3
 801a45a:	3b01      	subs	r3, #1
 801a45c:	b29a      	uxth	r2, r3
 801a45e:	68fb      	ldr	r3, [r7, #12]
 801a460:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 801a464:	68fb      	ldr	r3, [r7, #12]
 801a466:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801a46a:	b29b      	uxth	r3, r3
 801a46c:	2b00      	cmp	r3, #0
 801a46e:	d1c8      	bne.n	801a402 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801a470:	683b      	ldr	r3, [r7, #0]
 801a472:	9300      	str	r3, [sp, #0]
 801a474:	697b      	ldr	r3, [r7, #20]
 801a476:	2200      	movs	r2, #0
 801a478:	2140      	movs	r1, #64	@ 0x40
 801a47a:	68f8      	ldr	r0, [r7, #12]
 801a47c:	f002 fe1c 	bl	801d0b8 <UART_WaitOnFlagUntilTimeout>
 801a480:	4603      	mov	r3, r0
 801a482:	2b00      	cmp	r3, #0
 801a484:	d005      	beq.n	801a492 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 801a486:	68fb      	ldr	r3, [r7, #12]
 801a488:	2220      	movs	r2, #32
 801a48a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 801a48e:	2303      	movs	r3, #3
 801a490:	e006      	b.n	801a4a0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801a492:	68fb      	ldr	r3, [r7, #12]
 801a494:	2220      	movs	r2, #32
 801a496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 801a49a:	2300      	movs	r3, #0
 801a49c:	e000      	b.n	801a4a0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 801a49e:	2302      	movs	r3, #2
  }
}
 801a4a0:	4618      	mov	r0, r3
 801a4a2:	3720      	adds	r7, #32
 801a4a4:	46bd      	mov	sp, r7
 801a4a6:	bd80      	pop	{r7, pc}

0801a4a8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801a4a8:	b580      	push	{r7, lr}
 801a4aa:	b08a      	sub	sp, #40	@ 0x28
 801a4ac:	af02      	add	r7, sp, #8
 801a4ae:	60f8      	str	r0, [r7, #12]
 801a4b0:	60b9      	str	r1, [r7, #8]
 801a4b2:	603b      	str	r3, [r7, #0]
 801a4b4:	4613      	mov	r3, r2
 801a4b6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801a4b8:	68fb      	ldr	r3, [r7, #12]
 801a4ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801a4be:	2b20      	cmp	r3, #32
 801a4c0:	f040 80b5 	bne.w	801a62e <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 801a4c4:	68bb      	ldr	r3, [r7, #8]
 801a4c6:	2b00      	cmp	r3, #0
 801a4c8:	d002      	beq.n	801a4d0 <HAL_UART_Receive+0x28>
 801a4ca:	88fb      	ldrh	r3, [r7, #6]
 801a4cc:	2b00      	cmp	r3, #0
 801a4ce:	d101      	bne.n	801a4d4 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 801a4d0:	2301      	movs	r3, #1
 801a4d2:	e0ad      	b.n	801a630 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a4d4:	68fb      	ldr	r3, [r7, #12]
 801a4d6:	2200      	movs	r2, #0
 801a4d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801a4dc:	68fb      	ldr	r3, [r7, #12]
 801a4de:	2222      	movs	r2, #34	@ 0x22
 801a4e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a4e4:	68fb      	ldr	r3, [r7, #12]
 801a4e6:	2200      	movs	r2, #0
 801a4e8:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801a4ea:	f7e9 fad7 	bl	8003a9c <HAL_GetTick>
 801a4ee:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 801a4f0:	68fb      	ldr	r3, [r7, #12]
 801a4f2:	88fa      	ldrh	r2, [r7, #6]
 801a4f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 801a4f8:	68fb      	ldr	r3, [r7, #12]
 801a4fa:	88fa      	ldrh	r2, [r7, #6]
 801a4fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 801a500:	68fb      	ldr	r3, [r7, #12]
 801a502:	689b      	ldr	r3, [r3, #8]
 801a504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a508:	d10e      	bne.n	801a528 <HAL_UART_Receive+0x80>
 801a50a:	68fb      	ldr	r3, [r7, #12]
 801a50c:	691b      	ldr	r3, [r3, #16]
 801a50e:	2b00      	cmp	r3, #0
 801a510:	d105      	bne.n	801a51e <HAL_UART_Receive+0x76>
 801a512:	68fb      	ldr	r3, [r7, #12]
 801a514:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801a518:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801a51c:	e02d      	b.n	801a57a <HAL_UART_Receive+0xd2>
 801a51e:	68fb      	ldr	r3, [r7, #12]
 801a520:	22ff      	movs	r2, #255	@ 0xff
 801a522:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801a526:	e028      	b.n	801a57a <HAL_UART_Receive+0xd2>
 801a528:	68fb      	ldr	r3, [r7, #12]
 801a52a:	689b      	ldr	r3, [r3, #8]
 801a52c:	2b00      	cmp	r3, #0
 801a52e:	d10d      	bne.n	801a54c <HAL_UART_Receive+0xa4>
 801a530:	68fb      	ldr	r3, [r7, #12]
 801a532:	691b      	ldr	r3, [r3, #16]
 801a534:	2b00      	cmp	r3, #0
 801a536:	d104      	bne.n	801a542 <HAL_UART_Receive+0x9a>
 801a538:	68fb      	ldr	r3, [r7, #12]
 801a53a:	22ff      	movs	r2, #255	@ 0xff
 801a53c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801a540:	e01b      	b.n	801a57a <HAL_UART_Receive+0xd2>
 801a542:	68fb      	ldr	r3, [r7, #12]
 801a544:	227f      	movs	r2, #127	@ 0x7f
 801a546:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801a54a:	e016      	b.n	801a57a <HAL_UART_Receive+0xd2>
 801a54c:	68fb      	ldr	r3, [r7, #12]
 801a54e:	689b      	ldr	r3, [r3, #8]
 801a550:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a554:	d10d      	bne.n	801a572 <HAL_UART_Receive+0xca>
 801a556:	68fb      	ldr	r3, [r7, #12]
 801a558:	691b      	ldr	r3, [r3, #16]
 801a55a:	2b00      	cmp	r3, #0
 801a55c:	d104      	bne.n	801a568 <HAL_UART_Receive+0xc0>
 801a55e:	68fb      	ldr	r3, [r7, #12]
 801a560:	227f      	movs	r2, #127	@ 0x7f
 801a562:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801a566:	e008      	b.n	801a57a <HAL_UART_Receive+0xd2>
 801a568:	68fb      	ldr	r3, [r7, #12]
 801a56a:	223f      	movs	r2, #63	@ 0x3f
 801a56c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801a570:	e003      	b.n	801a57a <HAL_UART_Receive+0xd2>
 801a572:	68fb      	ldr	r3, [r7, #12]
 801a574:	2200      	movs	r2, #0
 801a576:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 801a57a:	68fb      	ldr	r3, [r7, #12]
 801a57c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a580:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801a582:	68fb      	ldr	r3, [r7, #12]
 801a584:	689b      	ldr	r3, [r3, #8]
 801a586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a58a:	d108      	bne.n	801a59e <HAL_UART_Receive+0xf6>
 801a58c:	68fb      	ldr	r3, [r7, #12]
 801a58e:	691b      	ldr	r3, [r3, #16]
 801a590:	2b00      	cmp	r3, #0
 801a592:	d104      	bne.n	801a59e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 801a594:	2300      	movs	r3, #0
 801a596:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801a598:	68bb      	ldr	r3, [r7, #8]
 801a59a:	61bb      	str	r3, [r7, #24]
 801a59c:	e003      	b.n	801a5a6 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 801a59e:	68bb      	ldr	r3, [r7, #8]
 801a5a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801a5a2:	2300      	movs	r3, #0
 801a5a4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 801a5a6:	e036      	b.n	801a616 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 801a5a8:	683b      	ldr	r3, [r7, #0]
 801a5aa:	9300      	str	r3, [sp, #0]
 801a5ac:	697b      	ldr	r3, [r7, #20]
 801a5ae:	2200      	movs	r2, #0
 801a5b0:	2120      	movs	r1, #32
 801a5b2:	68f8      	ldr	r0, [r7, #12]
 801a5b4:	f002 fd80 	bl	801d0b8 <UART_WaitOnFlagUntilTimeout>
 801a5b8:	4603      	mov	r3, r0
 801a5ba:	2b00      	cmp	r3, #0
 801a5bc:	d005      	beq.n	801a5ca <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 801a5be:	68fb      	ldr	r3, [r7, #12]
 801a5c0:	2220      	movs	r2, #32
 801a5c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 801a5c6:	2303      	movs	r3, #3
 801a5c8:	e032      	b.n	801a630 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 801a5ca:	69fb      	ldr	r3, [r7, #28]
 801a5cc:	2b00      	cmp	r3, #0
 801a5ce:	d10c      	bne.n	801a5ea <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 801a5d0:	68fb      	ldr	r3, [r7, #12]
 801a5d2:	681b      	ldr	r3, [r3, #0]
 801a5d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a5d6:	b29a      	uxth	r2, r3
 801a5d8:	8a7b      	ldrh	r3, [r7, #18]
 801a5da:	4013      	ands	r3, r2
 801a5dc:	b29a      	uxth	r2, r3
 801a5de:	69bb      	ldr	r3, [r7, #24]
 801a5e0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 801a5e2:	69bb      	ldr	r3, [r7, #24]
 801a5e4:	3302      	adds	r3, #2
 801a5e6:	61bb      	str	r3, [r7, #24]
 801a5e8:	e00c      	b.n	801a604 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 801a5ea:	68fb      	ldr	r3, [r7, #12]
 801a5ec:	681b      	ldr	r3, [r3, #0]
 801a5ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a5f0:	b2da      	uxtb	r2, r3
 801a5f2:	8a7b      	ldrh	r3, [r7, #18]
 801a5f4:	b2db      	uxtb	r3, r3
 801a5f6:	4013      	ands	r3, r2
 801a5f8:	b2da      	uxtb	r2, r3
 801a5fa:	69fb      	ldr	r3, [r7, #28]
 801a5fc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 801a5fe:	69fb      	ldr	r3, [r7, #28]
 801a600:	3301      	adds	r3, #1
 801a602:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 801a604:	68fb      	ldr	r3, [r7, #12]
 801a606:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801a60a:	b29b      	uxth	r3, r3
 801a60c:	3b01      	subs	r3, #1
 801a60e:	b29a      	uxth	r2, r3
 801a610:	68fb      	ldr	r3, [r7, #12]
 801a612:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 801a616:	68fb      	ldr	r3, [r7, #12]
 801a618:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801a61c:	b29b      	uxth	r3, r3
 801a61e:	2b00      	cmp	r3, #0
 801a620:	d1c2      	bne.n	801a5a8 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801a622:	68fb      	ldr	r3, [r7, #12]
 801a624:	2220      	movs	r2, #32
 801a626:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 801a62a:	2300      	movs	r3, #0
 801a62c:	e000      	b.n	801a630 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 801a62e:	2302      	movs	r3, #2
  }
}
 801a630:	4618      	mov	r0, r3
 801a632:	3720      	adds	r7, #32
 801a634:	46bd      	mov	sp, r7
 801a636:	bd80      	pop	{r7, pc}

0801a638 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 801a638:	b480      	push	{r7}
 801a63a:	b091      	sub	sp, #68	@ 0x44
 801a63c:	af00      	add	r7, sp, #0
 801a63e:	60f8      	str	r0, [r7, #12]
 801a640:	60b9      	str	r1, [r7, #8]
 801a642:	4613      	mov	r3, r2
 801a644:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801a646:	68fb      	ldr	r3, [r7, #12]
 801a648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a64c:	2b20      	cmp	r3, #32
 801a64e:	d178      	bne.n	801a742 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 801a650:	68bb      	ldr	r3, [r7, #8]
 801a652:	2b00      	cmp	r3, #0
 801a654:	d002      	beq.n	801a65c <HAL_UART_Transmit_IT+0x24>
 801a656:	88fb      	ldrh	r3, [r7, #6]
 801a658:	2b00      	cmp	r3, #0
 801a65a:	d101      	bne.n	801a660 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 801a65c:	2301      	movs	r3, #1
 801a65e:	e071      	b.n	801a744 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 801a660:	68fb      	ldr	r3, [r7, #12]
 801a662:	68ba      	ldr	r2, [r7, #8]
 801a664:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 801a666:	68fb      	ldr	r3, [r7, #12]
 801a668:	88fa      	ldrh	r2, [r7, #6]
 801a66a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801a66e:	68fb      	ldr	r3, [r7, #12]
 801a670:	88fa      	ldrh	r2, [r7, #6]
 801a672:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 801a676:	68fb      	ldr	r3, [r7, #12]
 801a678:	2200      	movs	r2, #0
 801a67a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a67c:	68fb      	ldr	r3, [r7, #12]
 801a67e:	2200      	movs	r2, #0
 801a680:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801a684:	68fb      	ldr	r3, [r7, #12]
 801a686:	2221      	movs	r2, #33	@ 0x21
 801a688:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801a68c:	68fb      	ldr	r3, [r7, #12]
 801a68e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801a690:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801a694:	d12a      	bne.n	801a6ec <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801a696:	68fb      	ldr	r3, [r7, #12]
 801a698:	689b      	ldr	r3, [r3, #8]
 801a69a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a69e:	d107      	bne.n	801a6b0 <HAL_UART_Transmit_IT+0x78>
 801a6a0:	68fb      	ldr	r3, [r7, #12]
 801a6a2:	691b      	ldr	r3, [r3, #16]
 801a6a4:	2b00      	cmp	r3, #0
 801a6a6:	d103      	bne.n	801a6b0 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 801a6a8:	68fb      	ldr	r3, [r7, #12]
 801a6aa:	4a29      	ldr	r2, [pc, #164]	@ (801a750 <HAL_UART_Transmit_IT+0x118>)
 801a6ac:	679a      	str	r2, [r3, #120]	@ 0x78
 801a6ae:	e002      	b.n	801a6b6 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 801a6b0:	68fb      	ldr	r3, [r7, #12]
 801a6b2:	4a28      	ldr	r2, [pc, #160]	@ (801a754 <HAL_UART_Transmit_IT+0x11c>)
 801a6b4:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 801a6b6:	68fb      	ldr	r3, [r7, #12]
 801a6b8:	681b      	ldr	r3, [r3, #0]
 801a6ba:	3308      	adds	r3, #8
 801a6bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a6be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a6c0:	e853 3f00 	ldrex	r3, [r3]
 801a6c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801a6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801a6cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a6ce:	68fb      	ldr	r3, [r7, #12]
 801a6d0:	681b      	ldr	r3, [r3, #0]
 801a6d2:	3308      	adds	r3, #8
 801a6d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801a6d6:	637a      	str	r2, [r7, #52]	@ 0x34
 801a6d8:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a6da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801a6dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a6de:	e841 2300 	strex	r3, r2, [r1]
 801a6e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801a6e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a6e6:	2b00      	cmp	r3, #0
 801a6e8:	d1e5      	bne.n	801a6b6 <HAL_UART_Transmit_IT+0x7e>
 801a6ea:	e028      	b.n	801a73e <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801a6ec:	68fb      	ldr	r3, [r7, #12]
 801a6ee:	689b      	ldr	r3, [r3, #8]
 801a6f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a6f4:	d107      	bne.n	801a706 <HAL_UART_Transmit_IT+0xce>
 801a6f6:	68fb      	ldr	r3, [r7, #12]
 801a6f8:	691b      	ldr	r3, [r3, #16]
 801a6fa:	2b00      	cmp	r3, #0
 801a6fc:	d103      	bne.n	801a706 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 801a6fe:	68fb      	ldr	r3, [r7, #12]
 801a700:	4a15      	ldr	r2, [pc, #84]	@ (801a758 <HAL_UART_Transmit_IT+0x120>)
 801a702:	679a      	str	r2, [r3, #120]	@ 0x78
 801a704:	e002      	b.n	801a70c <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 801a706:	68fb      	ldr	r3, [r7, #12]
 801a708:	4a14      	ldr	r2, [pc, #80]	@ (801a75c <HAL_UART_Transmit_IT+0x124>)
 801a70a:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801a70c:	68fb      	ldr	r3, [r7, #12]
 801a70e:	681b      	ldr	r3, [r3, #0]
 801a710:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a712:	697b      	ldr	r3, [r7, #20]
 801a714:	e853 3f00 	ldrex	r3, [r3]
 801a718:	613b      	str	r3, [r7, #16]
   return(result);
 801a71a:	693b      	ldr	r3, [r7, #16]
 801a71c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a720:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a722:	68fb      	ldr	r3, [r7, #12]
 801a724:	681b      	ldr	r3, [r3, #0]
 801a726:	461a      	mov	r2, r3
 801a728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a72a:	623b      	str	r3, [r7, #32]
 801a72c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a72e:	69f9      	ldr	r1, [r7, #28]
 801a730:	6a3a      	ldr	r2, [r7, #32]
 801a732:	e841 2300 	strex	r3, r2, [r1]
 801a736:	61bb      	str	r3, [r7, #24]
   return(result);
 801a738:	69bb      	ldr	r3, [r7, #24]
 801a73a:	2b00      	cmp	r3, #0
 801a73c:	d1e6      	bne.n	801a70c <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 801a73e:	2300      	movs	r3, #0
 801a740:	e000      	b.n	801a744 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 801a742:	2302      	movs	r3, #2
  }
}
 801a744:	4618      	mov	r0, r3
 801a746:	3744      	adds	r7, #68	@ 0x44
 801a748:	46bd      	mov	sp, r7
 801a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a74e:	4770      	bx	lr
 801a750:	0801dd27 	.word	0x0801dd27
 801a754:	0801dc47 	.word	0x0801dc47
 801a758:	0801db85 	.word	0x0801db85
 801a75c:	0801dacd 	.word	0x0801dacd

0801a760 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801a760:	b580      	push	{r7, lr}
 801a762:	b08a      	sub	sp, #40	@ 0x28
 801a764:	af00      	add	r7, sp, #0
 801a766:	60f8      	str	r0, [r7, #12]
 801a768:	60b9      	str	r1, [r7, #8]
 801a76a:	4613      	mov	r3, r2
 801a76c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801a76e:	68fb      	ldr	r3, [r7, #12]
 801a770:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801a774:	2b20      	cmp	r3, #32
 801a776:	d137      	bne.n	801a7e8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 801a778:	68bb      	ldr	r3, [r7, #8]
 801a77a:	2b00      	cmp	r3, #0
 801a77c:	d002      	beq.n	801a784 <HAL_UART_Receive_IT+0x24>
 801a77e:	88fb      	ldrh	r3, [r7, #6]
 801a780:	2b00      	cmp	r3, #0
 801a782:	d101      	bne.n	801a788 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 801a784:	2301      	movs	r3, #1
 801a786:	e030      	b.n	801a7ea <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a788:	68fb      	ldr	r3, [r7, #12]
 801a78a:	2200      	movs	r2, #0
 801a78c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801a78e:	68fb      	ldr	r3, [r7, #12]
 801a790:	681b      	ldr	r3, [r3, #0]
 801a792:	4a18      	ldr	r2, [pc, #96]	@ (801a7f4 <HAL_UART_Receive_IT+0x94>)
 801a794:	4293      	cmp	r3, r2
 801a796:	d01f      	beq.n	801a7d8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801a798:	68fb      	ldr	r3, [r7, #12]
 801a79a:	681b      	ldr	r3, [r3, #0]
 801a79c:	685b      	ldr	r3, [r3, #4]
 801a79e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801a7a2:	2b00      	cmp	r3, #0
 801a7a4:	d018      	beq.n	801a7d8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801a7a6:	68fb      	ldr	r3, [r7, #12]
 801a7a8:	681b      	ldr	r3, [r3, #0]
 801a7aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a7ac:	697b      	ldr	r3, [r7, #20]
 801a7ae:	e853 3f00 	ldrex	r3, [r3]
 801a7b2:	613b      	str	r3, [r7, #16]
   return(result);
 801a7b4:	693b      	ldr	r3, [r7, #16]
 801a7b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801a7ba:	627b      	str	r3, [r7, #36]	@ 0x24
 801a7bc:	68fb      	ldr	r3, [r7, #12]
 801a7be:	681b      	ldr	r3, [r3, #0]
 801a7c0:	461a      	mov	r2, r3
 801a7c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a7c4:	623b      	str	r3, [r7, #32]
 801a7c6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a7c8:	69f9      	ldr	r1, [r7, #28]
 801a7ca:	6a3a      	ldr	r2, [r7, #32]
 801a7cc:	e841 2300 	strex	r3, r2, [r1]
 801a7d0:	61bb      	str	r3, [r7, #24]
   return(result);
 801a7d2:	69bb      	ldr	r3, [r7, #24]
 801a7d4:	2b00      	cmp	r3, #0
 801a7d6:	d1e6      	bne.n	801a7a6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 801a7d8:	88fb      	ldrh	r3, [r7, #6]
 801a7da:	461a      	mov	r2, r3
 801a7dc:	68b9      	ldr	r1, [r7, #8]
 801a7de:	68f8      	ldr	r0, [r7, #12]
 801a7e0:	f002 fcd8 	bl	801d194 <UART_Start_Receive_IT>
 801a7e4:	4603      	mov	r3, r0
 801a7e6:	e000      	b.n	801a7ea <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801a7e8:	2302      	movs	r3, #2
  }
}
 801a7ea:	4618      	mov	r0, r3
 801a7ec:	3728      	adds	r7, #40	@ 0x28
 801a7ee:	46bd      	mov	sp, r7
 801a7f0:	bd80      	pop	{r7, pc}
 801a7f2:	bf00      	nop
 801a7f4:	58000c00 	.word	0x58000c00

0801a7f8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 801a7f8:	b580      	push	{r7, lr}
 801a7fa:	b08a      	sub	sp, #40	@ 0x28
 801a7fc:	af00      	add	r7, sp, #0
 801a7fe:	60f8      	str	r0, [r7, #12]
 801a800:	60b9      	str	r1, [r7, #8]
 801a802:	4613      	mov	r3, r2
 801a804:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801a806:	68fb      	ldr	r3, [r7, #12]
 801a808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a80c:	2b20      	cmp	r3, #32
 801a80e:	d167      	bne.n	801a8e0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 801a810:	68bb      	ldr	r3, [r7, #8]
 801a812:	2b00      	cmp	r3, #0
 801a814:	d002      	beq.n	801a81c <HAL_UART_Transmit_DMA+0x24>
 801a816:	88fb      	ldrh	r3, [r7, #6]
 801a818:	2b00      	cmp	r3, #0
 801a81a:	d101      	bne.n	801a820 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 801a81c:	2301      	movs	r3, #1
 801a81e:	e060      	b.n	801a8e2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 801a820:	68fb      	ldr	r3, [r7, #12]
 801a822:	68ba      	ldr	r2, [r7, #8]
 801a824:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 801a826:	68fb      	ldr	r3, [r7, #12]
 801a828:	88fa      	ldrh	r2, [r7, #6]
 801a82a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 801a82e:	68fb      	ldr	r3, [r7, #12]
 801a830:	88fa      	ldrh	r2, [r7, #6]
 801a832:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a836:	68fb      	ldr	r3, [r7, #12]
 801a838:	2200      	movs	r2, #0
 801a83a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801a83e:	68fb      	ldr	r3, [r7, #12]
 801a840:	2221      	movs	r2, #33	@ 0x21
 801a842:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 801a846:	68fb      	ldr	r3, [r7, #12]
 801a848:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801a84a:	2b00      	cmp	r3, #0
 801a84c:	d028      	beq.n	801a8a0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801a84e:	68fb      	ldr	r3, [r7, #12]
 801a850:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801a852:	4a26      	ldr	r2, [pc, #152]	@ (801a8ec <HAL_UART_Transmit_DMA+0xf4>)
 801a854:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801a856:	68fb      	ldr	r3, [r7, #12]
 801a858:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801a85a:	4a25      	ldr	r2, [pc, #148]	@ (801a8f0 <HAL_UART_Transmit_DMA+0xf8>)
 801a85c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 801a85e:	68fb      	ldr	r3, [r7, #12]
 801a860:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801a862:	4a24      	ldr	r2, [pc, #144]	@ (801a8f4 <HAL_UART_Transmit_DMA+0xfc>)
 801a864:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 801a866:	68fb      	ldr	r3, [r7, #12]
 801a868:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801a86a:	2200      	movs	r2, #0
 801a86c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 801a86e:	68fb      	ldr	r3, [r7, #12]
 801a870:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 801a872:	68fb      	ldr	r3, [r7, #12]
 801a874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a876:	4619      	mov	r1, r3
 801a878:	68fb      	ldr	r3, [r7, #12]
 801a87a:	681b      	ldr	r3, [r3, #0]
 801a87c:	3328      	adds	r3, #40	@ 0x28
 801a87e:	461a      	mov	r2, r3
 801a880:	88fb      	ldrh	r3, [r7, #6]
 801a882:	f7ea fecd 	bl	8005620 <HAL_DMA_Start_IT>
 801a886:	4603      	mov	r3, r0
 801a888:	2b00      	cmp	r3, #0
 801a88a:	d009      	beq.n	801a8a0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 801a88c:	68fb      	ldr	r3, [r7, #12]
 801a88e:	2210      	movs	r2, #16
 801a890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 801a894:	68fb      	ldr	r3, [r7, #12]
 801a896:	2220      	movs	r2, #32
 801a898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 801a89c:	2301      	movs	r3, #1
 801a89e:	e020      	b.n	801a8e2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 801a8a0:	68fb      	ldr	r3, [r7, #12]
 801a8a2:	681b      	ldr	r3, [r3, #0]
 801a8a4:	2240      	movs	r2, #64	@ 0x40
 801a8a6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801a8a8:	68fb      	ldr	r3, [r7, #12]
 801a8aa:	681b      	ldr	r3, [r3, #0]
 801a8ac:	3308      	adds	r3, #8
 801a8ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a8b0:	697b      	ldr	r3, [r7, #20]
 801a8b2:	e853 3f00 	ldrex	r3, [r3]
 801a8b6:	613b      	str	r3, [r7, #16]
   return(result);
 801a8b8:	693b      	ldr	r3, [r7, #16]
 801a8ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a8be:	627b      	str	r3, [r7, #36]	@ 0x24
 801a8c0:	68fb      	ldr	r3, [r7, #12]
 801a8c2:	681b      	ldr	r3, [r3, #0]
 801a8c4:	3308      	adds	r3, #8
 801a8c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a8c8:	623a      	str	r2, [r7, #32]
 801a8ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a8cc:	69f9      	ldr	r1, [r7, #28]
 801a8ce:	6a3a      	ldr	r2, [r7, #32]
 801a8d0:	e841 2300 	strex	r3, r2, [r1]
 801a8d4:	61bb      	str	r3, [r7, #24]
   return(result);
 801a8d6:	69bb      	ldr	r3, [r7, #24]
 801a8d8:	2b00      	cmp	r3, #0
 801a8da:	d1e5      	bne.n	801a8a8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 801a8dc:	2300      	movs	r3, #0
 801a8de:	e000      	b.n	801a8e2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 801a8e0:	2302      	movs	r3, #2
  }
}
 801a8e2:	4618      	mov	r0, r3
 801a8e4:	3728      	adds	r7, #40	@ 0x28
 801a8e6:	46bd      	mov	sp, r7
 801a8e8:	bd80      	pop	{r7, pc}
 801a8ea:	bf00      	nop
 801a8ec:	0801d675 	.word	0x0801d675
 801a8f0:	0801d70b 	.word	0x0801d70b
 801a8f4:	0801d88d 	.word	0x0801d88d

0801a8f8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801a8f8:	b580      	push	{r7, lr}
 801a8fa:	b08a      	sub	sp, #40	@ 0x28
 801a8fc:	af00      	add	r7, sp, #0
 801a8fe:	60f8      	str	r0, [r7, #12]
 801a900:	60b9      	str	r1, [r7, #8]
 801a902:	4613      	mov	r3, r2
 801a904:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801a906:	68fb      	ldr	r3, [r7, #12]
 801a908:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801a90c:	2b20      	cmp	r3, #32
 801a90e:	d137      	bne.n	801a980 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 801a910:	68bb      	ldr	r3, [r7, #8]
 801a912:	2b00      	cmp	r3, #0
 801a914:	d002      	beq.n	801a91c <HAL_UART_Receive_DMA+0x24>
 801a916:	88fb      	ldrh	r3, [r7, #6]
 801a918:	2b00      	cmp	r3, #0
 801a91a:	d101      	bne.n	801a920 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 801a91c:	2301      	movs	r3, #1
 801a91e:	e030      	b.n	801a982 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a920:	68fb      	ldr	r3, [r7, #12]
 801a922:	2200      	movs	r2, #0
 801a924:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801a926:	68fb      	ldr	r3, [r7, #12]
 801a928:	681b      	ldr	r3, [r3, #0]
 801a92a:	4a18      	ldr	r2, [pc, #96]	@ (801a98c <HAL_UART_Receive_DMA+0x94>)
 801a92c:	4293      	cmp	r3, r2
 801a92e:	d01f      	beq.n	801a970 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801a930:	68fb      	ldr	r3, [r7, #12]
 801a932:	681b      	ldr	r3, [r3, #0]
 801a934:	685b      	ldr	r3, [r3, #4]
 801a936:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801a93a:	2b00      	cmp	r3, #0
 801a93c:	d018      	beq.n	801a970 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801a93e:	68fb      	ldr	r3, [r7, #12]
 801a940:	681b      	ldr	r3, [r3, #0]
 801a942:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a944:	697b      	ldr	r3, [r7, #20]
 801a946:	e853 3f00 	ldrex	r3, [r3]
 801a94a:	613b      	str	r3, [r7, #16]
   return(result);
 801a94c:	693b      	ldr	r3, [r7, #16]
 801a94e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801a952:	627b      	str	r3, [r7, #36]	@ 0x24
 801a954:	68fb      	ldr	r3, [r7, #12]
 801a956:	681b      	ldr	r3, [r3, #0]
 801a958:	461a      	mov	r2, r3
 801a95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a95c:	623b      	str	r3, [r7, #32]
 801a95e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a960:	69f9      	ldr	r1, [r7, #28]
 801a962:	6a3a      	ldr	r2, [r7, #32]
 801a964:	e841 2300 	strex	r3, r2, [r1]
 801a968:	61bb      	str	r3, [r7, #24]
   return(result);
 801a96a:	69bb      	ldr	r3, [r7, #24]
 801a96c:	2b00      	cmp	r3, #0
 801a96e:	d1e6      	bne.n	801a93e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 801a970:	88fb      	ldrh	r3, [r7, #6]
 801a972:	461a      	mov	r2, r3
 801a974:	68b9      	ldr	r1, [r7, #8]
 801a976:	68f8      	ldr	r0, [r7, #12]
 801a978:	f002 fd2e 	bl	801d3d8 <UART_Start_Receive_DMA>
 801a97c:	4603      	mov	r3, r0
 801a97e:	e000      	b.n	801a982 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801a980:	2302      	movs	r3, #2
  }
}
 801a982:	4618      	mov	r0, r3
 801a984:	3728      	adds	r7, #40	@ 0x28
 801a986:	46bd      	mov	sp, r7
 801a988:	bd80      	pop	{r7, pc}
 801a98a:	bf00      	nop
 801a98c:	58000c00 	.word	0x58000c00

0801a990 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 801a990:	b480      	push	{r7}
 801a992:	b09d      	sub	sp, #116	@ 0x74
 801a994:	af00      	add	r7, sp, #0
 801a996:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 801a998:	687b      	ldr	r3, [r7, #4]
 801a99a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a99e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801a9a0:	687b      	ldr	r3, [r7, #4]
 801a9a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801a9a6:	66bb      	str	r3, [r7, #104]	@ 0x68

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801a9a8:	687b      	ldr	r3, [r7, #4]
 801a9aa:	681b      	ldr	r3, [r3, #0]
 801a9ac:	689b      	ldr	r3, [r3, #8]
 801a9ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a9b2:	2b80      	cmp	r3, #128	@ 0x80
 801a9b4:	d11c      	bne.n	801a9f0 <HAL_UART_DMAPause+0x60>
 801a9b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a9b8:	2b21      	cmp	r3, #33	@ 0x21
 801a9ba:	d119      	bne.n	801a9f0 <HAL_UART_DMAPause+0x60>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801a9bc:	687b      	ldr	r3, [r7, #4]
 801a9be:	681b      	ldr	r3, [r3, #0]
 801a9c0:	3308      	adds	r3, #8
 801a9c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a9c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a9c6:	e853 3f00 	ldrex	r3, [r3]
 801a9ca:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801a9cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a9ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801a9d2:	667b      	str	r3, [r7, #100]	@ 0x64
 801a9d4:	687b      	ldr	r3, [r7, #4]
 801a9d6:	681b      	ldr	r3, [r3, #0]
 801a9d8:	3308      	adds	r3, #8
 801a9da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801a9dc:	657a      	str	r2, [r7, #84]	@ 0x54
 801a9de:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a9e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801a9e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a9e4:	e841 2300 	strex	r3, r2, [r1]
 801a9e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801a9ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a9ec:	2b00      	cmp	r3, #0
 801a9ee:	d1e5      	bne.n	801a9bc <HAL_UART_DMAPause+0x2c>
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801a9f0:	687b      	ldr	r3, [r7, #4]
 801a9f2:	681b      	ldr	r3, [r3, #0]
 801a9f4:	689b      	ldr	r3, [r3, #8]
 801a9f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a9fa:	2b40      	cmp	r3, #64	@ 0x40
 801a9fc:	d14f      	bne.n	801aa9e <HAL_UART_DMAPause+0x10e>
 801a9fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801aa00:	2b22      	cmp	r3, #34	@ 0x22
 801aa02:	d14c      	bne.n	801aa9e <HAL_UART_DMAPause+0x10e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801aa04:	687b      	ldr	r3, [r7, #4]
 801aa06:	681b      	ldr	r3, [r3, #0]
 801aa08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801aa0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa0c:	e853 3f00 	ldrex	r3, [r3]
 801aa10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801aa12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aa14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801aa18:	663b      	str	r3, [r7, #96]	@ 0x60
 801aa1a:	687b      	ldr	r3, [r7, #4]
 801aa1c:	681b      	ldr	r3, [r3, #0]
 801aa1e:	461a      	mov	r2, r3
 801aa20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801aa22:	643b      	str	r3, [r7, #64]	@ 0x40
 801aa24:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801aa26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801aa28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801aa2a:	e841 2300 	strex	r3, r2, [r1]
 801aa2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801aa30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aa32:	2b00      	cmp	r3, #0
 801aa34:	d1e6      	bne.n	801aa04 <HAL_UART_DMAPause+0x74>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801aa36:	687b      	ldr	r3, [r7, #4]
 801aa38:	681b      	ldr	r3, [r3, #0]
 801aa3a:	3308      	adds	r3, #8
 801aa3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801aa3e:	6a3b      	ldr	r3, [r7, #32]
 801aa40:	e853 3f00 	ldrex	r3, [r3]
 801aa44:	61fb      	str	r3, [r7, #28]
   return(result);
 801aa46:	69fb      	ldr	r3, [r7, #28]
 801aa48:	f023 0301 	bic.w	r3, r3, #1
 801aa4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801aa4e:	687b      	ldr	r3, [r7, #4]
 801aa50:	681b      	ldr	r3, [r3, #0]
 801aa52:	3308      	adds	r3, #8
 801aa54:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801aa56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801aa58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801aa5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801aa5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801aa5e:	e841 2300 	strex	r3, r2, [r1]
 801aa62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801aa64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aa66:	2b00      	cmp	r3, #0
 801aa68:	d1e5      	bne.n	801aa36 <HAL_UART_DMAPause+0xa6>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801aa6a:	687b      	ldr	r3, [r7, #4]
 801aa6c:	681b      	ldr	r3, [r3, #0]
 801aa6e:	3308      	adds	r3, #8
 801aa70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801aa72:	68fb      	ldr	r3, [r7, #12]
 801aa74:	e853 3f00 	ldrex	r3, [r3]
 801aa78:	60bb      	str	r3, [r7, #8]
   return(result);
 801aa7a:	68bb      	ldr	r3, [r7, #8]
 801aa7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801aa80:	65bb      	str	r3, [r7, #88]	@ 0x58
 801aa82:	687b      	ldr	r3, [r7, #4]
 801aa84:	681b      	ldr	r3, [r3, #0]
 801aa86:	3308      	adds	r3, #8
 801aa88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801aa8a:	61ba      	str	r2, [r7, #24]
 801aa8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801aa8e:	6979      	ldr	r1, [r7, #20]
 801aa90:	69ba      	ldr	r2, [r7, #24]
 801aa92:	e841 2300 	strex	r3, r2, [r1]
 801aa96:	613b      	str	r3, [r7, #16]
   return(result);
 801aa98:	693b      	ldr	r3, [r7, #16]
 801aa9a:	2b00      	cmp	r3, #0
 801aa9c:	d1e5      	bne.n	801aa6a <HAL_UART_DMAPause+0xda>
  }

  return HAL_OK;
 801aa9e:	2300      	movs	r3, #0
}
 801aaa0:	4618      	mov	r0, r3
 801aaa2:	3774      	adds	r7, #116	@ 0x74
 801aaa4:	46bd      	mov	sp, r7
 801aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aaaa:	4770      	bx	lr

0801aaac <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 801aaac:	b480      	push	{r7}
 801aaae:	b09b      	sub	sp, #108	@ 0x6c
 801aab0:	af00      	add	r7, sp, #0
 801aab2:	6078      	str	r0, [r7, #4]
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801aab4:	687b      	ldr	r3, [r7, #4]
 801aab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801aaba:	2b21      	cmp	r3, #33	@ 0x21
 801aabc:	d119      	bne.n	801aaf2 <HAL_UART_DMAResume+0x46>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801aabe:	687b      	ldr	r3, [r7, #4]
 801aac0:	681b      	ldr	r3, [r3, #0]
 801aac2:	3308      	adds	r3, #8
 801aac4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801aac6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801aac8:	e853 3f00 	ldrex	r3, [r3]
 801aacc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801aace:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801aad4:	667b      	str	r3, [r7, #100]	@ 0x64
 801aad6:	687b      	ldr	r3, [r7, #4]
 801aad8:	681b      	ldr	r3, [r3, #0]
 801aada:	3308      	adds	r3, #8
 801aadc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801aade:	657a      	str	r2, [r7, #84]	@ 0x54
 801aae0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801aae2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801aae4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801aae6:	e841 2300 	strex	r3, r2, [r1]
 801aaea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801aaec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801aaee:	2b00      	cmp	r3, #0
 801aaf0:	d1e5      	bne.n	801aabe <HAL_UART_DMAResume+0x12>
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801aaf2:	687b      	ldr	r3, [r7, #4]
 801aaf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801aaf8:	2b22      	cmp	r3, #34	@ 0x22
 801aafa:	d154      	bne.n	801aba6 <HAL_UART_DMAResume+0xfa>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801aafc:	687b      	ldr	r3, [r7, #4]
 801aafe:	681b      	ldr	r3, [r3, #0]
 801ab00:	2208      	movs	r2, #8
 801ab02:	621a      	str	r2, [r3, #32]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801ab04:	687b      	ldr	r3, [r7, #4]
 801ab06:	691b      	ldr	r3, [r3, #16]
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d018      	beq.n	801ab3e <HAL_UART_DMAResume+0x92>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801ab0c:	687b      	ldr	r3, [r7, #4]
 801ab0e:	681b      	ldr	r3, [r3, #0]
 801ab10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ab12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ab14:	e853 3f00 	ldrex	r3, [r3]
 801ab18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801ab1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801ab20:	663b      	str	r3, [r7, #96]	@ 0x60
 801ab22:	687b      	ldr	r3, [r7, #4]
 801ab24:	681b      	ldr	r3, [r3, #0]
 801ab26:	461a      	mov	r2, r3
 801ab28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ab2a:	643b      	str	r3, [r7, #64]	@ 0x40
 801ab2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ab2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801ab30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801ab32:	e841 2300 	strex	r3, r2, [r1]
 801ab36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801ab38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab3a:	2b00      	cmp	r3, #0
 801ab3c:	d1e6      	bne.n	801ab0c <HAL_UART_DMAResume+0x60>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801ab3e:	687b      	ldr	r3, [r7, #4]
 801ab40:	681b      	ldr	r3, [r3, #0]
 801ab42:	3308      	adds	r3, #8
 801ab44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ab46:	6a3b      	ldr	r3, [r7, #32]
 801ab48:	e853 3f00 	ldrex	r3, [r3]
 801ab4c:	61fb      	str	r3, [r7, #28]
   return(result);
 801ab4e:	69fb      	ldr	r3, [r7, #28]
 801ab50:	f043 0301 	orr.w	r3, r3, #1
 801ab54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801ab56:	687b      	ldr	r3, [r7, #4]
 801ab58:	681b      	ldr	r3, [r3, #0]
 801ab5a:	3308      	adds	r3, #8
 801ab5c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801ab5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ab60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ab62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801ab64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ab66:	e841 2300 	strex	r3, r2, [r1]
 801ab6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801ab6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab6e:	2b00      	cmp	r3, #0
 801ab70:	d1e5      	bne.n	801ab3e <HAL_UART_DMAResume+0x92>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801ab72:	687b      	ldr	r3, [r7, #4]
 801ab74:	681b      	ldr	r3, [r3, #0]
 801ab76:	3308      	adds	r3, #8
 801ab78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ab7a:	68fb      	ldr	r3, [r7, #12]
 801ab7c:	e853 3f00 	ldrex	r3, [r3]
 801ab80:	60bb      	str	r3, [r7, #8]
   return(result);
 801ab82:	68bb      	ldr	r3, [r7, #8]
 801ab84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ab88:	65bb      	str	r3, [r7, #88]	@ 0x58
 801ab8a:	687b      	ldr	r3, [r7, #4]
 801ab8c:	681b      	ldr	r3, [r3, #0]
 801ab8e:	3308      	adds	r3, #8
 801ab90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801ab92:	61ba      	str	r2, [r7, #24]
 801ab94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ab96:	6979      	ldr	r1, [r7, #20]
 801ab98:	69ba      	ldr	r2, [r7, #24]
 801ab9a:	e841 2300 	strex	r3, r2, [r1]
 801ab9e:	613b      	str	r3, [r7, #16]
   return(result);
 801aba0:	693b      	ldr	r3, [r7, #16]
 801aba2:	2b00      	cmp	r3, #0
 801aba4:	d1e5      	bne.n	801ab72 <HAL_UART_DMAResume+0xc6>
  }

  return HAL_OK;
 801aba6:	2300      	movs	r3, #0
}
 801aba8:	4618      	mov	r0, r3
 801abaa:	376c      	adds	r7, #108	@ 0x6c
 801abac:	46bd      	mov	sp, r7
 801abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801abb2:	4770      	bx	lr

0801abb4 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 801abb4:	b580      	push	{r7, lr}
 801abb6:	b090      	sub	sp, #64	@ 0x40
 801abb8:	af00      	add	r7, sp, #0
 801abba:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801abbc:	687b      	ldr	r3, [r7, #4]
 801abbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801abc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801abc4:	687b      	ldr	r3, [r7, #4]
 801abc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801abca:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801abcc:	687b      	ldr	r3, [r7, #4]
 801abce:	681b      	ldr	r3, [r3, #0]
 801abd0:	689b      	ldr	r3, [r3, #8]
 801abd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801abd6:	2b80      	cmp	r3, #128	@ 0x80
 801abd8:	d139      	bne.n	801ac4e <HAL_UART_DMAStop+0x9a>
 801abda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801abdc:	2b21      	cmp	r3, #33	@ 0x21
 801abde:	d136      	bne.n	801ac4e <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	681b      	ldr	r3, [r3, #0]
 801abe4:	3308      	adds	r3, #8
 801abe6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801abe8:	6a3b      	ldr	r3, [r7, #32]
 801abea:	e853 3f00 	ldrex	r3, [r3]
 801abee:	61fb      	str	r3, [r7, #28]
   return(result);
 801abf0:	69fb      	ldr	r3, [r7, #28]
 801abf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801abf6:	637b      	str	r3, [r7, #52]	@ 0x34
 801abf8:	687b      	ldr	r3, [r7, #4]
 801abfa:	681b      	ldr	r3, [r3, #0]
 801abfc:	3308      	adds	r3, #8
 801abfe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ac00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ac02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ac04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801ac06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ac08:	e841 2300 	strex	r3, r2, [r1]
 801ac0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801ac0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac10:	2b00      	cmp	r3, #0
 801ac12:	d1e5      	bne.n	801abe0 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 801ac14:	687b      	ldr	r3, [r7, #4]
 801ac16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801ac18:	2b00      	cmp	r3, #0
 801ac1a:	d015      	beq.n	801ac48 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 801ac1c:	687b      	ldr	r3, [r7, #4]
 801ac1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801ac20:	4618      	mov	r0, r3
 801ac22:	f7ea ff67 	bl	8005af4 <HAL_DMA_Abort>
 801ac26:	4603      	mov	r3, r0
 801ac28:	2b00      	cmp	r3, #0
 801ac2a:	d00d      	beq.n	801ac48 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 801ac2c:	687b      	ldr	r3, [r7, #4]
 801ac2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801ac30:	4618      	mov	r0, r3
 801ac32:	f7ed f86d 	bl	8007d10 <HAL_DMA_GetError>
 801ac36:	4603      	mov	r3, r0
 801ac38:	2b20      	cmp	r3, #32
 801ac3a:	d105      	bne.n	801ac48 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801ac3c:	687b      	ldr	r3, [r7, #4]
 801ac3e:	2210      	movs	r2, #16
 801ac40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 801ac44:	2303      	movs	r3, #3
 801ac46:	e047      	b.n	801acd8 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 801ac48:	6878      	ldr	r0, [r7, #4]
 801ac4a:	f002 fc6b 	bl	801d524 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801ac4e:	687b      	ldr	r3, [r7, #4]
 801ac50:	681b      	ldr	r3, [r3, #0]
 801ac52:	689b      	ldr	r3, [r3, #8]
 801ac54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801ac58:	2b40      	cmp	r3, #64	@ 0x40
 801ac5a:	d13c      	bne.n	801acd6 <HAL_UART_DMAStop+0x122>
 801ac5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ac5e:	2b22      	cmp	r3, #34	@ 0x22
 801ac60:	d139      	bne.n	801acd6 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801ac62:	687b      	ldr	r3, [r7, #4]
 801ac64:	681b      	ldr	r3, [r3, #0]
 801ac66:	3308      	adds	r3, #8
 801ac68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ac6a:	68fb      	ldr	r3, [r7, #12]
 801ac6c:	e853 3f00 	ldrex	r3, [r3]
 801ac70:	60bb      	str	r3, [r7, #8]
   return(result);
 801ac72:	68bb      	ldr	r3, [r7, #8]
 801ac74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801ac78:	633b      	str	r3, [r7, #48]	@ 0x30
 801ac7a:	687b      	ldr	r3, [r7, #4]
 801ac7c:	681b      	ldr	r3, [r3, #0]
 801ac7e:	3308      	adds	r3, #8
 801ac80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ac82:	61ba      	str	r2, [r7, #24]
 801ac84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ac86:	6979      	ldr	r1, [r7, #20]
 801ac88:	69ba      	ldr	r2, [r7, #24]
 801ac8a:	e841 2300 	strex	r3, r2, [r1]
 801ac8e:	613b      	str	r3, [r7, #16]
   return(result);
 801ac90:	693b      	ldr	r3, [r7, #16]
 801ac92:	2b00      	cmp	r3, #0
 801ac94:	d1e5      	bne.n	801ac62 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 801ac96:	687b      	ldr	r3, [r7, #4]
 801ac98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ac9c:	2b00      	cmp	r3, #0
 801ac9e:	d017      	beq.n	801acd0 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801aca0:	687b      	ldr	r3, [r7, #4]
 801aca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801aca6:	4618      	mov	r0, r3
 801aca8:	f7ea ff24 	bl	8005af4 <HAL_DMA_Abort>
 801acac:	4603      	mov	r3, r0
 801acae:	2b00      	cmp	r3, #0
 801acb0:	d00e      	beq.n	801acd0 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801acb2:	687b      	ldr	r3, [r7, #4]
 801acb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801acb8:	4618      	mov	r0, r3
 801acba:	f7ed f829 	bl	8007d10 <HAL_DMA_GetError>
 801acbe:	4603      	mov	r3, r0
 801acc0:	2b20      	cmp	r3, #32
 801acc2:	d105      	bne.n	801acd0 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801acc4:	687b      	ldr	r3, [r7, #4]
 801acc6:	2210      	movs	r2, #16
 801acc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 801accc:	2303      	movs	r3, #3
 801acce:	e003      	b.n	801acd8 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 801acd0:	6878      	ldr	r0, [r7, #4]
 801acd2:	f002 fc69 	bl	801d5a8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 801acd6:	2300      	movs	r3, #0
}
 801acd8:	4618      	mov	r0, r3
 801acda:	3740      	adds	r7, #64	@ 0x40
 801acdc:	46bd      	mov	sp, r7
 801acde:	bd80      	pop	{r7, pc}

0801ace0 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 801ace0:	b580      	push	{r7, lr}
 801ace2:	b0a0      	sub	sp, #128	@ 0x80
 801ace4:	af00      	add	r7, sp, #0
 801ace6:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801ace8:	687b      	ldr	r3, [r7, #4]
 801acea:	681b      	ldr	r3, [r3, #0]
 801acec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801acee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801acf0:	e853 3f00 	ldrex	r3, [r3]
 801acf4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801acf6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801acf8:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 801acfc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801acfe:	687b      	ldr	r3, [r7, #4]
 801ad00:	681b      	ldr	r3, [r3, #0]
 801ad02:	461a      	mov	r2, r3
 801ad04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801ad06:	66bb      	str	r3, [r7, #104]	@ 0x68
 801ad08:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ad0a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 801ad0c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801ad0e:	e841 2300 	strex	r3, r2, [r1]
 801ad12:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 801ad14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801ad16:	2b00      	cmp	r3, #0
 801ad18:	d1e6      	bne.n	801ace8 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 801ad1a:	687b      	ldr	r3, [r7, #4]
 801ad1c:	681b      	ldr	r3, [r3, #0]
 801ad1e:	3308      	adds	r3, #8
 801ad20:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ad22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ad24:	e853 3f00 	ldrex	r3, [r3]
 801ad28:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801ad2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801ad2c:	4b72      	ldr	r3, [pc, #456]	@ (801aef8 <HAL_UART_Abort+0x218>)
 801ad2e:	4013      	ands	r3, r2
 801ad30:	67bb      	str	r3, [r7, #120]	@ 0x78
 801ad32:	687b      	ldr	r3, [r7, #4]
 801ad34:	681b      	ldr	r3, [r3, #0]
 801ad36:	3308      	adds	r3, #8
 801ad38:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801ad3a:	657a      	str	r2, [r7, #84]	@ 0x54
 801ad3c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ad3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801ad40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ad42:	e841 2300 	strex	r3, r2, [r1]
 801ad46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801ad48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ad4a:	2b00      	cmp	r3, #0
 801ad4c:	d1e5      	bne.n	801ad1a <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801ad4e:	687b      	ldr	r3, [r7, #4]
 801ad50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801ad52:	2b01      	cmp	r3, #1
 801ad54:	d118      	bne.n	801ad88 <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801ad56:	687b      	ldr	r3, [r7, #4]
 801ad58:	681b      	ldr	r3, [r3, #0]
 801ad5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ad5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ad5e:	e853 3f00 	ldrex	r3, [r3]
 801ad62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801ad64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ad66:	f023 0310 	bic.w	r3, r3, #16
 801ad6a:	677b      	str	r3, [r7, #116]	@ 0x74
 801ad6c:	687b      	ldr	r3, [r7, #4]
 801ad6e:	681b      	ldr	r3, [r3, #0]
 801ad70:	461a      	mov	r2, r3
 801ad72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801ad74:	643b      	str	r3, [r7, #64]	@ 0x40
 801ad76:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ad78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801ad7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801ad7c:	e841 2300 	strex	r3, r2, [r1]
 801ad80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801ad82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ad84:	2b00      	cmp	r3, #0
 801ad86:	d1e6      	bne.n	801ad56 <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801ad88:	687b      	ldr	r3, [r7, #4]
 801ad8a:	681b      	ldr	r3, [r3, #0]
 801ad8c:	689b      	ldr	r3, [r3, #8]
 801ad8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801ad92:	2b80      	cmp	r3, #128	@ 0x80
 801ad94:	d137      	bne.n	801ae06 <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801ad96:	687b      	ldr	r3, [r7, #4]
 801ad98:	681b      	ldr	r3, [r3, #0]
 801ad9a:	3308      	adds	r3, #8
 801ad9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ad9e:	6a3b      	ldr	r3, [r7, #32]
 801ada0:	e853 3f00 	ldrex	r3, [r3]
 801ada4:	61fb      	str	r3, [r7, #28]
   return(result);
 801ada6:	69fb      	ldr	r3, [r7, #28]
 801ada8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801adac:	673b      	str	r3, [r7, #112]	@ 0x70
 801adae:	687b      	ldr	r3, [r7, #4]
 801adb0:	681b      	ldr	r3, [r3, #0]
 801adb2:	3308      	adds	r3, #8
 801adb4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801adb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801adb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801adba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801adbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801adbe:	e841 2300 	strex	r3, r2, [r1]
 801adc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801adc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801adc6:	2b00      	cmp	r3, #0
 801adc8:	d1e5      	bne.n	801ad96 <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 801adca:	687b      	ldr	r3, [r7, #4]
 801adcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801adce:	2b00      	cmp	r3, #0
 801add0:	d019      	beq.n	801ae06 <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 801add2:	687b      	ldr	r3, [r7, #4]
 801add4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801add6:	2200      	movs	r2, #0
 801add8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 801adda:	687b      	ldr	r3, [r7, #4]
 801addc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801adde:	4618      	mov	r0, r3
 801ade0:	f7ea fe88 	bl	8005af4 <HAL_DMA_Abort>
 801ade4:	4603      	mov	r3, r0
 801ade6:	2b00      	cmp	r3, #0
 801ade8:	d00d      	beq.n	801ae06 <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 801adea:	687b      	ldr	r3, [r7, #4]
 801adec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801adee:	4618      	mov	r0, r3
 801adf0:	f7ec ff8e 	bl	8007d10 <HAL_DMA_GetError>
 801adf4:	4603      	mov	r3, r0
 801adf6:	2b20      	cmp	r3, #32
 801adf8:	d105      	bne.n	801ae06 <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801adfa:	687b      	ldr	r3, [r7, #4]
 801adfc:	2210      	movs	r2, #16
 801adfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 801ae02:	2303      	movs	r3, #3
 801ae04:	e073      	b.n	801aeee <HAL_UART_Abort+0x20e>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801ae06:	687b      	ldr	r3, [r7, #4]
 801ae08:	681b      	ldr	r3, [r3, #0]
 801ae0a:	689b      	ldr	r3, [r3, #8]
 801ae0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801ae10:	2b40      	cmp	r3, #64	@ 0x40
 801ae12:	d13b      	bne.n	801ae8c <HAL_UART_Abort+0x1ac>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801ae14:	687b      	ldr	r3, [r7, #4]
 801ae16:	681b      	ldr	r3, [r3, #0]
 801ae18:	3308      	adds	r3, #8
 801ae1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ae1c:	68fb      	ldr	r3, [r7, #12]
 801ae1e:	e853 3f00 	ldrex	r3, [r3]
 801ae22:	60bb      	str	r3, [r7, #8]
   return(result);
 801ae24:	68bb      	ldr	r3, [r7, #8]
 801ae26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801ae2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801ae2c:	687b      	ldr	r3, [r7, #4]
 801ae2e:	681b      	ldr	r3, [r3, #0]
 801ae30:	3308      	adds	r3, #8
 801ae32:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801ae34:	61ba      	str	r2, [r7, #24]
 801ae36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ae38:	6979      	ldr	r1, [r7, #20]
 801ae3a:	69ba      	ldr	r2, [r7, #24]
 801ae3c:	e841 2300 	strex	r3, r2, [r1]
 801ae40:	613b      	str	r3, [r7, #16]
   return(result);
 801ae42:	693b      	ldr	r3, [r7, #16]
 801ae44:	2b00      	cmp	r3, #0
 801ae46:	d1e5      	bne.n	801ae14 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 801ae48:	687b      	ldr	r3, [r7, #4]
 801ae4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ae4e:	2b00      	cmp	r3, #0
 801ae50:	d01c      	beq.n	801ae8c <HAL_UART_Abort+0x1ac>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 801ae52:	687b      	ldr	r3, [r7, #4]
 801ae54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ae58:	2200      	movs	r2, #0
 801ae5a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801ae5c:	687b      	ldr	r3, [r7, #4]
 801ae5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ae62:	4618      	mov	r0, r3
 801ae64:	f7ea fe46 	bl	8005af4 <HAL_DMA_Abort>
 801ae68:	4603      	mov	r3, r0
 801ae6a:	2b00      	cmp	r3, #0
 801ae6c:	d00e      	beq.n	801ae8c <HAL_UART_Abort+0x1ac>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801ae6e:	687b      	ldr	r3, [r7, #4]
 801ae70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ae74:	4618      	mov	r0, r3
 801ae76:	f7ec ff4b 	bl	8007d10 <HAL_DMA_GetError>
 801ae7a:	4603      	mov	r3, r0
 801ae7c:	2b20      	cmp	r3, #32
 801ae7e:	d105      	bne.n	801ae8c <HAL_UART_Abort+0x1ac>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801ae80:	687b      	ldr	r3, [r7, #4]
 801ae82:	2210      	movs	r2, #16
 801ae84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 801ae88:	2303      	movs	r3, #3
 801ae8a:	e030      	b.n	801aeee <HAL_UART_Abort+0x20e>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 801ae8c:	687b      	ldr	r3, [r7, #4]
 801ae8e:	2200      	movs	r2, #0
 801ae90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 801ae94:	687b      	ldr	r3, [r7, #4]
 801ae96:	2200      	movs	r2, #0
 801ae98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801ae9c:	687b      	ldr	r3, [r7, #4]
 801ae9e:	681b      	ldr	r3, [r3, #0]
 801aea0:	220f      	movs	r2, #15
 801aea2:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801aea4:	687b      	ldr	r3, [r7, #4]
 801aea6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801aea8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801aeac:	d107      	bne.n	801aebe <HAL_UART_Abort+0x1de>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801aeae:	687b      	ldr	r3, [r7, #4]
 801aeb0:	681b      	ldr	r3, [r3, #0]
 801aeb2:	699a      	ldr	r2, [r3, #24]
 801aeb4:	687b      	ldr	r3, [r7, #4]
 801aeb6:	681b      	ldr	r3, [r3, #0]
 801aeb8:	f042 0210 	orr.w	r2, r2, #16
 801aebc:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801aebe:	687b      	ldr	r3, [r7, #4]
 801aec0:	681b      	ldr	r3, [r3, #0]
 801aec2:	699a      	ldr	r2, [r3, #24]
 801aec4:	687b      	ldr	r3, [r7, #4]
 801aec6:	681b      	ldr	r3, [r3, #0]
 801aec8:	f042 0208 	orr.w	r2, r2, #8
 801aecc:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801aece:	687b      	ldr	r3, [r7, #4]
 801aed0:	2220      	movs	r2, #32
 801aed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801aed6:	687b      	ldr	r3, [r7, #4]
 801aed8:	2220      	movs	r2, #32
 801aeda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801aede:	687b      	ldr	r3, [r7, #4]
 801aee0:	2200      	movs	r2, #0
 801aee2:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801aee4:	687b      	ldr	r3, [r7, #4]
 801aee6:	2200      	movs	r2, #0
 801aee8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 801aeec:	2300      	movs	r3, #0
}
 801aeee:	4618      	mov	r0, r3
 801aef0:	3780      	adds	r7, #128	@ 0x80
 801aef2:	46bd      	mov	sp, r7
 801aef4:	bd80      	pop	{r7, pc}
 801aef6:	bf00      	nop
 801aef8:	ef7ffffe 	.word	0xef7ffffe

0801aefc <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 801aefc:	b580      	push	{r7, lr}
 801aefe:	b094      	sub	sp, #80	@ 0x50
 801af00:	af00      	add	r7, sp, #0
 801af02:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 801af04:	687b      	ldr	r3, [r7, #4]
 801af06:	681b      	ldr	r3, [r3, #0]
 801af08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801af0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801af0c:	e853 3f00 	ldrex	r3, [r3]
 801af10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801af12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801af14:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801af18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801af1a:	687b      	ldr	r3, [r7, #4]
 801af1c:	681b      	ldr	r3, [r3, #0]
 801af1e:	461a      	mov	r2, r3
 801af20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801af22:	643b      	str	r3, [r7, #64]	@ 0x40
 801af24:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801af26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801af28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801af2a:	e841 2300 	strex	r3, r2, [r1]
 801af2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801af30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801af32:	2b00      	cmp	r3, #0
 801af34:	d1e6      	bne.n	801af04 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 801af36:	687b      	ldr	r3, [r7, #4]
 801af38:	681b      	ldr	r3, [r3, #0]
 801af3a:	3308      	adds	r3, #8
 801af3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801af3e:	6a3b      	ldr	r3, [r7, #32]
 801af40:	e853 3f00 	ldrex	r3, [r3]
 801af44:	61fb      	str	r3, [r7, #28]
   return(result);
 801af46:	69fb      	ldr	r3, [r7, #28]
 801af48:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801af4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801af4e:	687b      	ldr	r3, [r7, #4]
 801af50:	681b      	ldr	r3, [r3, #0]
 801af52:	3308      	adds	r3, #8
 801af54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801af56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801af58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801af5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801af5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801af5e:	e841 2300 	strex	r3, r2, [r1]
 801af62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801af64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801af66:	2b00      	cmp	r3, #0
 801af68:	d1e5      	bne.n	801af36 <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801af6a:	687b      	ldr	r3, [r7, #4]
 801af6c:	681b      	ldr	r3, [r3, #0]
 801af6e:	689b      	ldr	r3, [r3, #8]
 801af70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801af74:	2b80      	cmp	r3, #128	@ 0x80
 801af76:	d137      	bne.n	801afe8 <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801af78:	687b      	ldr	r3, [r7, #4]
 801af7a:	681b      	ldr	r3, [r3, #0]
 801af7c:	3308      	adds	r3, #8
 801af7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801af80:	68fb      	ldr	r3, [r7, #12]
 801af82:	e853 3f00 	ldrex	r3, [r3]
 801af86:	60bb      	str	r3, [r7, #8]
   return(result);
 801af88:	68bb      	ldr	r3, [r7, #8]
 801af8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801af8e:	647b      	str	r3, [r7, #68]	@ 0x44
 801af90:	687b      	ldr	r3, [r7, #4]
 801af92:	681b      	ldr	r3, [r3, #0]
 801af94:	3308      	adds	r3, #8
 801af96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801af98:	61ba      	str	r2, [r7, #24]
 801af9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801af9c:	6979      	ldr	r1, [r7, #20]
 801af9e:	69ba      	ldr	r2, [r7, #24]
 801afa0:	e841 2300 	strex	r3, r2, [r1]
 801afa4:	613b      	str	r3, [r7, #16]
   return(result);
 801afa6:	693b      	ldr	r3, [r7, #16]
 801afa8:	2b00      	cmp	r3, #0
 801afaa:	d1e5      	bne.n	801af78 <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 801afac:	687b      	ldr	r3, [r7, #4]
 801afae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801afb0:	2b00      	cmp	r3, #0
 801afb2:	d019      	beq.n	801afe8 <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 801afb4:	687b      	ldr	r3, [r7, #4]
 801afb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801afb8:	2200      	movs	r2, #0
 801afba:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 801afbc:	687b      	ldr	r3, [r7, #4]
 801afbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801afc0:	4618      	mov	r0, r3
 801afc2:	f7ea fd97 	bl	8005af4 <HAL_DMA_Abort>
 801afc6:	4603      	mov	r3, r0
 801afc8:	2b00      	cmp	r3, #0
 801afca:	d00d      	beq.n	801afe8 <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 801afcc:	687b      	ldr	r3, [r7, #4]
 801afce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801afd0:	4618      	mov	r0, r3
 801afd2:	f7ec fe9d 	bl	8007d10 <HAL_DMA_GetError>
 801afd6:	4603      	mov	r3, r0
 801afd8:	2b20      	cmp	r3, #32
 801afda:	d105      	bne.n	801afe8 <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801afdc:	687b      	ldr	r3, [r7, #4]
 801afde:	2210      	movs	r2, #16
 801afe0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 801afe4:	2303      	movs	r3, #3
 801afe6:	e015      	b.n	801b014 <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 801afe8:	687b      	ldr	r3, [r7, #4]
 801afea:	2200      	movs	r2, #0
 801afec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801aff0:	687b      	ldr	r3, [r7, #4]
 801aff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801aff4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801aff8:	d107      	bne.n	801b00a <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801affa:	687b      	ldr	r3, [r7, #4]
 801affc:	681b      	ldr	r3, [r3, #0]
 801affe:	699a      	ldr	r2, [r3, #24]
 801b000:	687b      	ldr	r3, [r7, #4]
 801b002:	681b      	ldr	r3, [r3, #0]
 801b004:	f042 0210 	orr.w	r2, r2, #16
 801b008:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801b00a:	687b      	ldr	r3, [r7, #4]
 801b00c:	2220      	movs	r2, #32
 801b00e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 801b012:	2300      	movs	r3, #0
}
 801b014:	4618      	mov	r0, r3
 801b016:	3750      	adds	r7, #80	@ 0x50
 801b018:	46bd      	mov	sp, r7
 801b01a:	bd80      	pop	{r7, pc}

0801b01c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 801b01c:	b580      	push	{r7, lr}
 801b01e:	b09a      	sub	sp, #104	@ 0x68
 801b020:	af00      	add	r7, sp, #0
 801b022:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 801b024:	687b      	ldr	r3, [r7, #4]
 801b026:	681b      	ldr	r3, [r3, #0]
 801b028:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b02a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b02c:	e853 3f00 	ldrex	r3, [r3]
 801b030:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801b032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b034:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801b038:	667b      	str	r3, [r7, #100]	@ 0x64
 801b03a:	687b      	ldr	r3, [r7, #4]
 801b03c:	681b      	ldr	r3, [r3, #0]
 801b03e:	461a      	mov	r2, r3
 801b040:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801b042:	657b      	str	r3, [r7, #84]	@ 0x54
 801b044:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b046:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801b048:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b04a:	e841 2300 	strex	r3, r2, [r1]
 801b04e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801b050:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b052:	2b00      	cmp	r3, #0
 801b054:	d1e6      	bne.n	801b024 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 801b056:	687b      	ldr	r3, [r7, #4]
 801b058:	681b      	ldr	r3, [r3, #0]
 801b05a:	3308      	adds	r3, #8
 801b05c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b060:	e853 3f00 	ldrex	r3, [r3]
 801b064:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801b066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b068:	4b46      	ldr	r3, [pc, #280]	@ (801b184 <HAL_UART_AbortReceive+0x168>)
 801b06a:	4013      	ands	r3, r2
 801b06c:	663b      	str	r3, [r7, #96]	@ 0x60
 801b06e:	687b      	ldr	r3, [r7, #4]
 801b070:	681b      	ldr	r3, [r3, #0]
 801b072:	3308      	adds	r3, #8
 801b074:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801b076:	643a      	str	r2, [r7, #64]	@ 0x40
 801b078:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b07a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801b07c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801b07e:	e841 2300 	strex	r3, r2, [r1]
 801b082:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801b084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b086:	2b00      	cmp	r3, #0
 801b088:	d1e5      	bne.n	801b056 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801b08a:	687b      	ldr	r3, [r7, #4]
 801b08c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b08e:	2b01      	cmp	r3, #1
 801b090:	d118      	bne.n	801b0c4 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801b092:	687b      	ldr	r3, [r7, #4]
 801b094:	681b      	ldr	r3, [r3, #0]
 801b096:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b098:	6a3b      	ldr	r3, [r7, #32]
 801b09a:	e853 3f00 	ldrex	r3, [r3]
 801b09e:	61fb      	str	r3, [r7, #28]
   return(result);
 801b0a0:	69fb      	ldr	r3, [r7, #28]
 801b0a2:	f023 0310 	bic.w	r3, r3, #16
 801b0a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801b0a8:	687b      	ldr	r3, [r7, #4]
 801b0aa:	681b      	ldr	r3, [r3, #0]
 801b0ac:	461a      	mov	r2, r3
 801b0ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b0b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b0b2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b0b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801b0b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b0b8:	e841 2300 	strex	r3, r2, [r1]
 801b0bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801b0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b0c0:	2b00      	cmp	r3, #0
 801b0c2:	d1e6      	bne.n	801b092 <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b0c4:	687b      	ldr	r3, [r7, #4]
 801b0c6:	681b      	ldr	r3, [r3, #0]
 801b0c8:	689b      	ldr	r3, [r3, #8]
 801b0ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b0ce:	2b40      	cmp	r3, #64	@ 0x40
 801b0d0:	d13b      	bne.n	801b14a <HAL_UART_AbortReceive+0x12e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801b0d2:	687b      	ldr	r3, [r7, #4]
 801b0d4:	681b      	ldr	r3, [r3, #0]
 801b0d6:	3308      	adds	r3, #8
 801b0d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b0da:	68fb      	ldr	r3, [r7, #12]
 801b0dc:	e853 3f00 	ldrex	r3, [r3]
 801b0e0:	60bb      	str	r3, [r7, #8]
   return(result);
 801b0e2:	68bb      	ldr	r3, [r7, #8]
 801b0e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801b0e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 801b0ea:	687b      	ldr	r3, [r7, #4]
 801b0ec:	681b      	ldr	r3, [r3, #0]
 801b0ee:	3308      	adds	r3, #8
 801b0f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801b0f2:	61ba      	str	r2, [r7, #24]
 801b0f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b0f6:	6979      	ldr	r1, [r7, #20]
 801b0f8:	69ba      	ldr	r2, [r7, #24]
 801b0fa:	e841 2300 	strex	r3, r2, [r1]
 801b0fe:	613b      	str	r3, [r7, #16]
   return(result);
 801b100:	693b      	ldr	r3, [r7, #16]
 801b102:	2b00      	cmp	r3, #0
 801b104:	d1e5      	bne.n	801b0d2 <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 801b106:	687b      	ldr	r3, [r7, #4]
 801b108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b10c:	2b00      	cmp	r3, #0
 801b10e:	d01c      	beq.n	801b14a <HAL_UART_AbortReceive+0x12e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 801b110:	687b      	ldr	r3, [r7, #4]
 801b112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b116:	2200      	movs	r2, #0
 801b118:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801b11a:	687b      	ldr	r3, [r7, #4]
 801b11c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b120:	4618      	mov	r0, r3
 801b122:	f7ea fce7 	bl	8005af4 <HAL_DMA_Abort>
 801b126:	4603      	mov	r3, r0
 801b128:	2b00      	cmp	r3, #0
 801b12a:	d00e      	beq.n	801b14a <HAL_UART_AbortReceive+0x12e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b132:	4618      	mov	r0, r3
 801b134:	f7ec fdec 	bl	8007d10 <HAL_DMA_GetError>
 801b138:	4603      	mov	r3, r0
 801b13a:	2b20      	cmp	r3, #32
 801b13c:	d105      	bne.n	801b14a <HAL_UART_AbortReceive+0x12e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801b13e:	687b      	ldr	r3, [r7, #4]
 801b140:	2210      	movs	r2, #16
 801b142:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 801b146:	2303      	movs	r3, #3
 801b148:	e017      	b.n	801b17a <HAL_UART_AbortReceive+0x15e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 801b14a:	687b      	ldr	r3, [r7, #4]
 801b14c:	2200      	movs	r2, #0
 801b14e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801b152:	687b      	ldr	r3, [r7, #4]
 801b154:	681b      	ldr	r3, [r3, #0]
 801b156:	220f      	movs	r2, #15
 801b158:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801b15a:	687b      	ldr	r3, [r7, #4]
 801b15c:	681b      	ldr	r3, [r3, #0]
 801b15e:	699a      	ldr	r2, [r3, #24]
 801b160:	687b      	ldr	r3, [r7, #4]
 801b162:	681b      	ldr	r3, [r3, #0]
 801b164:	f042 0208 	orr.w	r2, r2, #8
 801b168:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801b16a:	687b      	ldr	r3, [r7, #4]
 801b16c:	2220      	movs	r2, #32
 801b16e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801b172:	687b      	ldr	r3, [r7, #4]
 801b174:	2200      	movs	r2, #0
 801b176:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 801b178:	2300      	movs	r3, #0
}
 801b17a:	4618      	mov	r0, r3
 801b17c:	3768      	adds	r7, #104	@ 0x68
 801b17e:	46bd      	mov	sp, r7
 801b180:	bd80      	pop	{r7, pc}
 801b182:	bf00      	nop
 801b184:	effffffe 	.word	0xeffffffe

0801b188 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 801b188:	b580      	push	{r7, lr}
 801b18a:	b0a2      	sub	sp, #136	@ 0x88
 801b18c:	af00      	add	r7, sp, #0
 801b18e:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt = 1U;
 801b190:	2301      	movs	r3, #1
 801b192:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
 801b196:	687b      	ldr	r3, [r7, #4]
 801b198:	681b      	ldr	r3, [r3, #0]
 801b19a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b19c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801b19e:	e853 3f00 	ldrex	r3, [r3]
 801b1a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801b1a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b1a6:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 801b1aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801b1ae:	687b      	ldr	r3, [r7, #4]
 801b1b0:	681b      	ldr	r3, [r3, #0]
 801b1b2:	461a      	mov	r2, r3
 801b1b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801b1b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801b1ba:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b1bc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801b1be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801b1c0:	e841 2300 	strex	r3, r2, [r1]
 801b1c4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801b1c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801b1c8:	2b00      	cmp	r3, #0
 801b1ca:	d1e4      	bne.n	801b196 <HAL_UART_Abort_IT+0xe>
                                          USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 801b1cc:	687b      	ldr	r3, [r7, #4]
 801b1ce:	681b      	ldr	r3, [r3, #0]
 801b1d0:	3308      	adds	r3, #8
 801b1d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b1d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b1d6:	e853 3f00 	ldrex	r3, [r3]
 801b1da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801b1dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801b1de:	4b85      	ldr	r3, [pc, #532]	@ (801b3f4 <HAL_UART_Abort_IT+0x26c>)
 801b1e0:	4013      	ands	r3, r2
 801b1e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801b1e4:	687b      	ldr	r3, [r7, #4]
 801b1e6:	681b      	ldr	r3, [r3, #0]
 801b1e8:	3308      	adds	r3, #8
 801b1ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801b1ec:	65ba      	str	r2, [r7, #88]	@ 0x58
 801b1ee:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b1f0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801b1f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801b1f4:	e841 2300 	strex	r3, r2, [r1]
 801b1f8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801b1fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801b1fc:	2b00      	cmp	r3, #0
 801b1fe:	d1e5      	bne.n	801b1cc <HAL_UART_Abort_IT+0x44>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801b200:	687b      	ldr	r3, [r7, #4]
 801b202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b204:	2b01      	cmp	r3, #1
 801b206:	d118      	bne.n	801b23a <HAL_UART_Abort_IT+0xb2>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801b208:	687b      	ldr	r3, [r7, #4]
 801b20a:	681b      	ldr	r3, [r3, #0]
 801b20c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b210:	e853 3f00 	ldrex	r3, [r3]
 801b214:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801b216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b218:	f023 0310 	bic.w	r3, r3, #16
 801b21c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801b21e:	687b      	ldr	r3, [r7, #4]
 801b220:	681b      	ldr	r3, [r3, #0]
 801b222:	461a      	mov	r2, r3
 801b224:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b226:	647b      	str	r3, [r7, #68]	@ 0x44
 801b228:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b22a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801b22c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801b22e:	e841 2300 	strex	r3, r2, [r1]
 801b232:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801b234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b236:	2b00      	cmp	r3, #0
 801b238:	d1e6      	bne.n	801b208 <HAL_UART_Abort_IT+0x80>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 801b23a:	687b      	ldr	r3, [r7, #4]
 801b23c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b23e:	2b00      	cmp	r3, #0
 801b240:	d00f      	beq.n	801b262 <HAL_UART_Abort_IT+0xda>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801b242:	687b      	ldr	r3, [r7, #4]
 801b244:	681b      	ldr	r3, [r3, #0]
 801b246:	689b      	ldr	r3, [r3, #8]
 801b248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801b24c:	2b80      	cmp	r3, #128	@ 0x80
 801b24e:	d104      	bne.n	801b25a <HAL_UART_Abort_IT+0xd2>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 801b250:	687b      	ldr	r3, [r7, #4]
 801b252:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b254:	4a68      	ldr	r2, [pc, #416]	@ (801b3f8 <HAL_UART_Abort_IT+0x270>)
 801b256:	651a      	str	r2, [r3, #80]	@ 0x50
 801b258:	e003      	b.n	801b262 <HAL_UART_Abort_IT+0xda>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 801b25a:	687b      	ldr	r3, [r7, #4]
 801b25c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b25e:	2200      	movs	r2, #0
 801b260:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 801b262:	687b      	ldr	r3, [r7, #4]
 801b264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b268:	2b00      	cmp	r3, #0
 801b26a:	d011      	beq.n	801b290 <HAL_UART_Abort_IT+0x108>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b26c:	687b      	ldr	r3, [r7, #4]
 801b26e:	681b      	ldr	r3, [r3, #0]
 801b270:	689b      	ldr	r3, [r3, #8]
 801b272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b276:	2b40      	cmp	r3, #64	@ 0x40
 801b278:	d105      	bne.n	801b286 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 801b27a:	687b      	ldr	r3, [r7, #4]
 801b27c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b280:	4a5e      	ldr	r2, [pc, #376]	@ (801b3fc <HAL_UART_Abort_IT+0x274>)
 801b282:	651a      	str	r2, [r3, #80]	@ 0x50
 801b284:	e004      	b.n	801b290 <HAL_UART_Abort_IT+0x108>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 801b286:	687b      	ldr	r3, [r7, #4]
 801b288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b28c:	2200      	movs	r2, #0
 801b28e:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801b290:	687b      	ldr	r3, [r7, #4]
 801b292:	681b      	ldr	r3, [r3, #0]
 801b294:	689b      	ldr	r3, [r3, #8]
 801b296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801b29a:	2b80      	cmp	r3, #128	@ 0x80
 801b29c:	d12d      	bne.n	801b2fa <HAL_UART_Abort_IT+0x172>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801b29e:	687b      	ldr	r3, [r7, #4]
 801b2a0:	681b      	ldr	r3, [r3, #0]
 801b2a2:	3308      	adds	r3, #8
 801b2a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2a8:	e853 3f00 	ldrex	r3, [r3]
 801b2ac:	623b      	str	r3, [r7, #32]
   return(result);
 801b2ae:	6a3b      	ldr	r3, [r7, #32]
 801b2b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801b2b4:	677b      	str	r3, [r7, #116]	@ 0x74
 801b2b6:	687b      	ldr	r3, [r7, #4]
 801b2b8:	681b      	ldr	r3, [r3, #0]
 801b2ba:	3308      	adds	r3, #8
 801b2bc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801b2be:	633a      	str	r2, [r7, #48]	@ 0x30
 801b2c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b2c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b2c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b2c6:	e841 2300 	strex	r3, r2, [r1]
 801b2ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801b2cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b2ce:	2b00      	cmp	r3, #0
 801b2d0:	d1e5      	bne.n	801b29e <HAL_UART_Abort_IT+0x116>

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 801b2d2:	687b      	ldr	r3, [r7, #4]
 801b2d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b2d6:	2b00      	cmp	r3, #0
 801b2d8:	d00f      	beq.n	801b2fa <HAL_UART_Abort_IT+0x172>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 801b2da:	687b      	ldr	r3, [r7, #4]
 801b2dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b2de:	4618      	mov	r0, r3
 801b2e0:	f7ea ff26 	bl	8006130 <HAL_DMA_Abort_IT>
 801b2e4:	4603      	mov	r3, r0
 801b2e6:	2b00      	cmp	r3, #0
 801b2e8:	d004      	beq.n	801b2f4 <HAL_UART_Abort_IT+0x16c>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 801b2ea:	687b      	ldr	r3, [r7, #4]
 801b2ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b2ee:	2200      	movs	r2, #0
 801b2f0:	651a      	str	r2, [r3, #80]	@ 0x50
 801b2f2:	e002      	b.n	801b2fa <HAL_UART_Abort_IT+0x172>
      }
      else
      {
        abortcplt = 0U;
 801b2f4:	2300      	movs	r3, #0
 801b2f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b2fa:	687b      	ldr	r3, [r7, #4]
 801b2fc:	681b      	ldr	r3, [r3, #0]
 801b2fe:	689b      	ldr	r3, [r3, #8]
 801b300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b304:	2b40      	cmp	r3, #64	@ 0x40
 801b306:	d133      	bne.n	801b370 <HAL_UART_Abort_IT+0x1e8>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801b308:	687b      	ldr	r3, [r7, #4]
 801b30a:	681b      	ldr	r3, [r3, #0]
 801b30c:	3308      	adds	r3, #8
 801b30e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b310:	693b      	ldr	r3, [r7, #16]
 801b312:	e853 3f00 	ldrex	r3, [r3]
 801b316:	60fb      	str	r3, [r7, #12]
   return(result);
 801b318:	68fb      	ldr	r3, [r7, #12]
 801b31a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801b31e:	673b      	str	r3, [r7, #112]	@ 0x70
 801b320:	687b      	ldr	r3, [r7, #4]
 801b322:	681b      	ldr	r3, [r3, #0]
 801b324:	3308      	adds	r3, #8
 801b326:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801b328:	61fa      	str	r2, [r7, #28]
 801b32a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b32c:	69b9      	ldr	r1, [r7, #24]
 801b32e:	69fa      	ldr	r2, [r7, #28]
 801b330:	e841 2300 	strex	r3, r2, [r1]
 801b334:	617b      	str	r3, [r7, #20]
   return(result);
 801b336:	697b      	ldr	r3, [r7, #20]
 801b338:	2b00      	cmp	r3, #0
 801b33a:	d1e5      	bne.n	801b308 <HAL_UART_Abort_IT+0x180>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 801b33c:	687b      	ldr	r3, [r7, #4]
 801b33e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b342:	2b00      	cmp	r3, #0
 801b344:	d014      	beq.n	801b370 <HAL_UART_Abort_IT+0x1e8>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801b346:	687b      	ldr	r3, [r7, #4]
 801b348:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b34c:	4618      	mov	r0, r3
 801b34e:	f7ea feef 	bl	8006130 <HAL_DMA_Abort_IT>
 801b352:	4603      	mov	r3, r0
 801b354:	2b00      	cmp	r3, #0
 801b356:	d008      	beq.n	801b36a <HAL_UART_Abort_IT+0x1e2>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 801b358:	687b      	ldr	r3, [r7, #4]
 801b35a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b35e:	2200      	movs	r2, #0
 801b360:	651a      	str	r2, [r3, #80]	@ 0x50
        abortcplt = 1U;
 801b362:	2301      	movs	r3, #1
 801b364:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801b368:	e002      	b.n	801b370 <HAL_UART_Abort_IT+0x1e8>
      }
      else
      {
        abortcplt = 0U;
 801b36a:	2300      	movs	r3, #0
 801b36c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (abortcplt == 1U)
 801b370:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801b374:	2b01      	cmp	r3, #1
 801b376:	d138      	bne.n	801b3ea <HAL_UART_Abort_IT+0x262>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0U;
 801b378:	687b      	ldr	r3, [r7, #4]
 801b37a:	2200      	movs	r2, #0
 801b37c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->RxXferCount = 0U;
 801b380:	687b      	ldr	r3, [r7, #4]
 801b382:	2200      	movs	r2, #0
 801b384:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear ISR function pointers */
    huart->RxISR = NULL;
 801b388:	687b      	ldr	r3, [r7, #4]
 801b38a:	2200      	movs	r2, #0
 801b38c:	675a      	str	r2, [r3, #116]	@ 0x74
    huart->TxISR = NULL;
 801b38e:	687b      	ldr	r3, [r7, #4]
 801b390:	2200      	movs	r2, #0
 801b392:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Reset errorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801b394:	687b      	ldr	r3, [r7, #4]
 801b396:	2200      	movs	r2, #0
 801b398:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801b39c:	687b      	ldr	r3, [r7, #4]
 801b39e:	681b      	ldr	r3, [r3, #0]
 801b3a0:	220f      	movs	r2, #15
 801b3a2:	621a      	str	r2, [r3, #32]

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801b3a4:	687b      	ldr	r3, [r7, #4]
 801b3a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b3a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801b3ac:	d107      	bne.n	801b3be <HAL_UART_Abort_IT+0x236>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801b3ae:	687b      	ldr	r3, [r7, #4]
 801b3b0:	681b      	ldr	r3, [r3, #0]
 801b3b2:	699a      	ldr	r2, [r3, #24]
 801b3b4:	687b      	ldr	r3, [r7, #4]
 801b3b6:	681b      	ldr	r3, [r3, #0]
 801b3b8:	f042 0210 	orr.w	r2, r2, #16
 801b3bc:	619a      	str	r2, [r3, #24]
    }

    /* Discard the received data */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801b3be:	687b      	ldr	r3, [r7, #4]
 801b3c0:	681b      	ldr	r3, [r3, #0]
 801b3c2:	699a      	ldr	r2, [r3, #24]
 801b3c4:	687b      	ldr	r3, [r7, #4]
 801b3c6:	681b      	ldr	r3, [r3, #0]
 801b3c8:	f042 0208 	orr.w	r2, r2, #8
 801b3cc:	619a      	str	r2, [r3, #24]

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 801b3ce:	687b      	ldr	r3, [r7, #4]
 801b3d0:	2220      	movs	r2, #32
 801b3d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    huart->RxState = HAL_UART_STATE_READY;
 801b3d6:	687b      	ldr	r3, [r7, #4]
 801b3d8:	2220      	movs	r2, #32
 801b3da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801b3de:	687b      	ldr	r3, [r7, #4]
 801b3e0:	2200      	movs	r2, #0
 801b3e2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 801b3e4:	6878      	ldr	r0, [r7, #4]
 801b3e6:	f000 fd83 	bl	801bef0 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801b3ea:	2300      	movs	r3, #0
}
 801b3ec:	4618      	mov	r0, r3
 801b3ee:	3788      	adds	r7, #136	@ 0x88
 801b3f0:	46bd      	mov	sp, r7
 801b3f2:	bd80      	pop	{r7, pc}
 801b3f4:	ef7ffffe 	.word	0xef7ffffe
 801b3f8:	0801d931 	.word	0x0801d931
 801b3fc:	0801d9bd 	.word	0x0801d9bd

0801b400 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 801b400:	b580      	push	{r7, lr}
 801b402:	b094      	sub	sp, #80	@ 0x50
 801b404:	af00      	add	r7, sp, #0
 801b406:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 801b408:	687b      	ldr	r3, [r7, #4]
 801b40a:	681b      	ldr	r3, [r3, #0]
 801b40c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b410:	e853 3f00 	ldrex	r3, [r3]
 801b414:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801b416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b418:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801b41c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801b41e:	687b      	ldr	r3, [r7, #4]
 801b420:	681b      	ldr	r3, [r3, #0]
 801b422:	461a      	mov	r2, r3
 801b424:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b426:	643b      	str	r3, [r7, #64]	@ 0x40
 801b428:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b42a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801b42c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801b42e:	e841 2300 	strex	r3, r2, [r1]
 801b432:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801b434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b436:	2b00      	cmp	r3, #0
 801b438:	d1e6      	bne.n	801b408 <HAL_UART_AbortTransmit_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 801b43a:	687b      	ldr	r3, [r7, #4]
 801b43c:	681b      	ldr	r3, [r3, #0]
 801b43e:	3308      	adds	r3, #8
 801b440:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b442:	6a3b      	ldr	r3, [r7, #32]
 801b444:	e853 3f00 	ldrex	r3, [r3]
 801b448:	61fb      	str	r3, [r7, #28]
   return(result);
 801b44a:	69fb      	ldr	r3, [r7, #28]
 801b44c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801b450:	64bb      	str	r3, [r7, #72]	@ 0x48
 801b452:	687b      	ldr	r3, [r7, #4]
 801b454:	681b      	ldr	r3, [r3, #0]
 801b456:	3308      	adds	r3, #8
 801b458:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801b45a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801b45c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b45e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801b460:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b462:	e841 2300 	strex	r3, r2, [r1]
 801b466:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801b468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b46a:	2b00      	cmp	r3, #0
 801b46c:	d1e5      	bne.n	801b43a <HAL_UART_AbortTransmit_IT+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801b46e:	687b      	ldr	r3, [r7, #4]
 801b470:	681b      	ldr	r3, [r3, #0]
 801b472:	689b      	ldr	r3, [r3, #8]
 801b474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801b478:	2b80      	cmp	r3, #128	@ 0x80
 801b47a:	d140      	bne.n	801b4fe <HAL_UART_AbortTransmit_IT+0xfe>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801b47c:	687b      	ldr	r3, [r7, #4]
 801b47e:	681b      	ldr	r3, [r3, #0]
 801b480:	3308      	adds	r3, #8
 801b482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b484:	68fb      	ldr	r3, [r7, #12]
 801b486:	e853 3f00 	ldrex	r3, [r3]
 801b48a:	60bb      	str	r3, [r7, #8]
   return(result);
 801b48c:	68bb      	ldr	r3, [r7, #8]
 801b48e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801b492:	647b      	str	r3, [r7, #68]	@ 0x44
 801b494:	687b      	ldr	r3, [r7, #4]
 801b496:	681b      	ldr	r3, [r3, #0]
 801b498:	3308      	adds	r3, #8
 801b49a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801b49c:	61ba      	str	r2, [r7, #24]
 801b49e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b4a0:	6979      	ldr	r1, [r7, #20]
 801b4a2:	69ba      	ldr	r2, [r7, #24]
 801b4a4:	e841 2300 	strex	r3, r2, [r1]
 801b4a8:	613b      	str	r3, [r7, #16]
   return(result);
 801b4aa:	693b      	ldr	r3, [r7, #16]
 801b4ac:	2b00      	cmp	r3, #0
 801b4ae:	d1e5      	bne.n	801b47c <HAL_UART_AbortTransmit_IT+0x7c>

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 801b4b0:	687b      	ldr	r3, [r7, #4]
 801b4b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b4b4:	2b00      	cmp	r3, #0
 801b4b6:	d013      	beq.n	801b4e0 <HAL_UART_AbortTransmit_IT+0xe0>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 801b4b8:	687b      	ldr	r3, [r7, #4]
 801b4ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b4bc:	4a20      	ldr	r2, [pc, #128]	@ (801b540 <HAL_UART_AbortTransmit_IT+0x140>)
 801b4be:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 801b4c0:	687b      	ldr	r3, [r7, #4]
 801b4c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b4c4:	4618      	mov	r0, r3
 801b4c6:	f7ea fe33 	bl	8006130 <HAL_DMA_Abort_IT>
 801b4ca:	4603      	mov	r3, r0
 801b4cc:	2b00      	cmp	r3, #0
 801b4ce:	d031      	beq.n	801b534 <HAL_UART_AbortTransmit_IT+0x134>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 801b4d0:	687b      	ldr	r3, [r7, #4]
 801b4d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801b4d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b4d6:	687a      	ldr	r2, [r7, #4]
 801b4d8:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 801b4da:	4610      	mov	r0, r2
 801b4dc:	4798      	blx	r3
 801b4de:	e029      	b.n	801b534 <HAL_UART_AbortTransmit_IT+0x134>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 801b4e0:	687b      	ldr	r3, [r7, #4]
 801b4e2:	2200      	movs	r2, #0
 801b4e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 801b4e8:	687b      	ldr	r3, [r7, #4]
 801b4ea:	2200      	movs	r2, #0
 801b4ec:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 801b4ee:	687b      	ldr	r3, [r7, #4]
 801b4f0:	2220      	movs	r2, #32
 801b4f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 801b4f6:	6878      	ldr	r0, [r7, #4]
 801b4f8:	f000 fd04 	bl	801bf04 <HAL_UART_AbortTransmitCpltCallback>
 801b4fc:	e01a      	b.n	801b534 <HAL_UART_AbortTransmit_IT+0x134>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 801b4fe:	687b      	ldr	r3, [r7, #4]
 801b500:	2200      	movs	r2, #0
 801b502:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 801b506:	687b      	ldr	r3, [r7, #4]
 801b508:	2200      	movs	r2, #0
 801b50a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801b50c:	687b      	ldr	r3, [r7, #4]
 801b50e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b510:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801b514:	d107      	bne.n	801b526 <HAL_UART_AbortTransmit_IT+0x126>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801b516:	687b      	ldr	r3, [r7, #4]
 801b518:	681b      	ldr	r3, [r3, #0]
 801b51a:	699a      	ldr	r2, [r3, #24]
 801b51c:	687b      	ldr	r3, [r7, #4]
 801b51e:	681b      	ldr	r3, [r3, #0]
 801b520:	f042 0210 	orr.w	r2, r2, #16
 801b524:	619a      	str	r2, [r3, #24]
    }

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801b526:	687b      	ldr	r3, [r7, #4]
 801b528:	2220      	movs	r2, #32
 801b52a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 801b52e:	6878      	ldr	r0, [r7, #4]
 801b530:	f000 fce8 	bl	801bf04 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801b534:	2300      	movs	r3, #0
}
 801b536:	4618      	mov	r0, r3
 801b538:	3750      	adds	r7, #80	@ 0x50
 801b53a:	46bd      	mov	sp, r7
 801b53c:	bd80      	pop	{r7, pc}
 801b53e:	bf00      	nop
 801b540:	0801da3d 	.word	0x0801da3d

0801b544 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 801b544:	b580      	push	{r7, lr}
 801b546:	b09a      	sub	sp, #104	@ 0x68
 801b548:	af00      	add	r7, sp, #0
 801b54a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 801b54c:	687b      	ldr	r3, [r7, #4]
 801b54e:	681b      	ldr	r3, [r3, #0]
 801b550:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b552:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b554:	e853 3f00 	ldrex	r3, [r3]
 801b558:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801b55a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b55c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801b560:	667b      	str	r3, [r7, #100]	@ 0x64
 801b562:	687b      	ldr	r3, [r7, #4]
 801b564:	681b      	ldr	r3, [r3, #0]
 801b566:	461a      	mov	r2, r3
 801b568:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801b56a:	657b      	str	r3, [r7, #84]	@ 0x54
 801b56c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b56e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801b570:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b572:	e841 2300 	strex	r3, r2, [r1]
 801b576:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801b578:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b57a:	2b00      	cmp	r3, #0
 801b57c:	d1e6      	bne.n	801b54c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801b57e:	687b      	ldr	r3, [r7, #4]
 801b580:	681b      	ldr	r3, [r3, #0]
 801b582:	3308      	adds	r3, #8
 801b584:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b588:	e853 3f00 	ldrex	r3, [r3]
 801b58c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801b58e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b590:	4b51      	ldr	r3, [pc, #324]	@ (801b6d8 <HAL_UART_AbortReceive_IT+0x194>)
 801b592:	4013      	ands	r3, r2
 801b594:	663b      	str	r3, [r7, #96]	@ 0x60
 801b596:	687b      	ldr	r3, [r7, #4]
 801b598:	681b      	ldr	r3, [r3, #0]
 801b59a:	3308      	adds	r3, #8
 801b59c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801b59e:	643a      	str	r2, [r7, #64]	@ 0x40
 801b5a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b5a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801b5a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801b5a6:	e841 2300 	strex	r3, r2, [r1]
 801b5aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801b5ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b5ae:	2b00      	cmp	r3, #0
 801b5b0:	d1e5      	bne.n	801b57e <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801b5b2:	687b      	ldr	r3, [r7, #4]
 801b5b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b5b6:	2b01      	cmp	r3, #1
 801b5b8:	d118      	bne.n	801b5ec <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801b5ba:	687b      	ldr	r3, [r7, #4]
 801b5bc:	681b      	ldr	r3, [r3, #0]
 801b5be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b5c0:	6a3b      	ldr	r3, [r7, #32]
 801b5c2:	e853 3f00 	ldrex	r3, [r3]
 801b5c6:	61fb      	str	r3, [r7, #28]
   return(result);
 801b5c8:	69fb      	ldr	r3, [r7, #28]
 801b5ca:	f023 0310 	bic.w	r3, r3, #16
 801b5ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801b5d0:	687b      	ldr	r3, [r7, #4]
 801b5d2:	681b      	ldr	r3, [r3, #0]
 801b5d4:	461a      	mov	r2, r3
 801b5d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801b5d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b5da:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b5dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801b5de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b5e0:	e841 2300 	strex	r3, r2, [r1]
 801b5e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801b5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b5e8:	2b00      	cmp	r3, #0
 801b5ea:	d1e6      	bne.n	801b5ba <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b5ec:	687b      	ldr	r3, [r7, #4]
 801b5ee:	681b      	ldr	r3, [r3, #0]
 801b5f0:	689b      	ldr	r3, [r3, #8]
 801b5f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b5f6:	2b40      	cmp	r3, #64	@ 0x40
 801b5f8:	d154      	bne.n	801b6a4 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801b5fa:	687b      	ldr	r3, [r7, #4]
 801b5fc:	681b      	ldr	r3, [r3, #0]
 801b5fe:	3308      	adds	r3, #8
 801b600:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b602:	68fb      	ldr	r3, [r7, #12]
 801b604:	e853 3f00 	ldrex	r3, [r3]
 801b608:	60bb      	str	r3, [r7, #8]
   return(result);
 801b60a:	68bb      	ldr	r3, [r7, #8]
 801b60c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801b610:	65bb      	str	r3, [r7, #88]	@ 0x58
 801b612:	687b      	ldr	r3, [r7, #4]
 801b614:	681b      	ldr	r3, [r3, #0]
 801b616:	3308      	adds	r3, #8
 801b618:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801b61a:	61ba      	str	r2, [r7, #24]
 801b61c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b61e:	6979      	ldr	r1, [r7, #20]
 801b620:	69ba      	ldr	r2, [r7, #24]
 801b622:	e841 2300 	strex	r3, r2, [r1]
 801b626:	613b      	str	r3, [r7, #16]
   return(result);
 801b628:	693b      	ldr	r3, [r7, #16]
 801b62a:	2b00      	cmp	r3, #0
 801b62c:	d1e5      	bne.n	801b5fa <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 801b62e:	687b      	ldr	r3, [r7, #4]
 801b630:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b634:	2b00      	cmp	r3, #0
 801b636:	d017      	beq.n	801b668 <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 801b638:	687b      	ldr	r3, [r7, #4]
 801b63a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b63e:	4a27      	ldr	r2, [pc, #156]	@ (801b6dc <HAL_UART_AbortReceive_IT+0x198>)
 801b640:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801b642:	687b      	ldr	r3, [r7, #4]
 801b644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b648:	4618      	mov	r0, r3
 801b64a:	f7ea fd71 	bl	8006130 <HAL_DMA_Abort_IT>
 801b64e:	4603      	mov	r3, r0
 801b650:	2b00      	cmp	r3, #0
 801b652:	d03c      	beq.n	801b6ce <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801b654:	687b      	ldr	r3, [r7, #4]
 801b656:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b65a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b65c:	687a      	ldr	r2, [r7, #4]
 801b65e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801b662:	4610      	mov	r0, r2
 801b664:	4798      	blx	r3
 801b666:	e032      	b.n	801b6ce <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 801b668:	687b      	ldr	r3, [r7, #4]
 801b66a:	2200      	movs	r2, #0
 801b66c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 801b670:	687b      	ldr	r3, [r7, #4]
 801b672:	2200      	movs	r2, #0
 801b674:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801b676:	687b      	ldr	r3, [r7, #4]
 801b678:	681b      	ldr	r3, [r3, #0]
 801b67a:	220f      	movs	r2, #15
 801b67c:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801b67e:	687b      	ldr	r3, [r7, #4]
 801b680:	681b      	ldr	r3, [r3, #0]
 801b682:	699a      	ldr	r2, [r3, #24]
 801b684:	687b      	ldr	r3, [r7, #4]
 801b686:	681b      	ldr	r3, [r3, #0]
 801b688:	f042 0208 	orr.w	r2, r2, #8
 801b68c:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801b68e:	687b      	ldr	r3, [r7, #4]
 801b690:	2220      	movs	r2, #32
 801b692:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801b696:	687b      	ldr	r3, [r7, #4]
 801b698:	2200      	movs	r2, #0
 801b69a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 801b69c:	6878      	ldr	r0, [r7, #4]
 801b69e:	f000 fc3b 	bl	801bf18 <HAL_UART_AbortReceiveCpltCallback>
 801b6a2:	e014      	b.n	801b6ce <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 801b6a4:	687b      	ldr	r3, [r7, #4]
 801b6a6:	2200      	movs	r2, #0
 801b6a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 801b6ac:	687b      	ldr	r3, [r7, #4]
 801b6ae:	2200      	movs	r2, #0
 801b6b0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801b6b2:	687b      	ldr	r3, [r7, #4]
 801b6b4:	681b      	ldr	r3, [r3, #0]
 801b6b6:	220f      	movs	r2, #15
 801b6b8:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801b6ba:	687b      	ldr	r3, [r7, #4]
 801b6bc:	2220      	movs	r2, #32
 801b6be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801b6c2:	687b      	ldr	r3, [r7, #4]
 801b6c4:	2200      	movs	r2, #0
 801b6c6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 801b6c8:	6878      	ldr	r0, [r7, #4]
 801b6ca:	f000 fc25 	bl	801bf18 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801b6ce:	2300      	movs	r3, #0
}
 801b6d0:	4618      	mov	r0, r3
 801b6d2:	3768      	adds	r7, #104	@ 0x68
 801b6d4:	46bd      	mov	sp, r7
 801b6d6:	bd80      	pop	{r7, pc}
 801b6d8:	effffffe 	.word	0xeffffffe
 801b6dc:	0801da83 	.word	0x0801da83

0801b6e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801b6e0:	b580      	push	{r7, lr}
 801b6e2:	b0ba      	sub	sp, #232	@ 0xe8
 801b6e4:	af00      	add	r7, sp, #0
 801b6e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801b6e8:	687b      	ldr	r3, [r7, #4]
 801b6ea:	681b      	ldr	r3, [r3, #0]
 801b6ec:	69db      	ldr	r3, [r3, #28]
 801b6ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801b6f2:	687b      	ldr	r3, [r7, #4]
 801b6f4:	681b      	ldr	r3, [r3, #0]
 801b6f6:	681b      	ldr	r3, [r3, #0]
 801b6f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801b6fc:	687b      	ldr	r3, [r7, #4]
 801b6fe:	681b      	ldr	r3, [r3, #0]
 801b700:	689b      	ldr	r3, [r3, #8]
 801b702:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801b706:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801b70a:	f640 030f 	movw	r3, #2063	@ 0x80f
 801b70e:	4013      	ands	r3, r2
 801b710:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 801b714:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801b718:	2b00      	cmp	r3, #0
 801b71a:	d11b      	bne.n	801b754 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801b71c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801b720:	f003 0320 	and.w	r3, r3, #32
 801b724:	2b00      	cmp	r3, #0
 801b726:	d015      	beq.n	801b754 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801b728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801b72c:	f003 0320 	and.w	r3, r3, #32
 801b730:	2b00      	cmp	r3, #0
 801b732:	d105      	bne.n	801b740 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801b734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801b738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801b73c:	2b00      	cmp	r3, #0
 801b73e:	d009      	beq.n	801b754 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 801b740:	687b      	ldr	r3, [r7, #4]
 801b742:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801b744:	2b00      	cmp	r3, #0
 801b746:	f000 8393 	beq.w	801be70 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 801b74a:	687b      	ldr	r3, [r7, #4]
 801b74c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801b74e:	6878      	ldr	r0, [r7, #4]
 801b750:	4798      	blx	r3
      }
      return;
 801b752:	e38d      	b.n	801be70 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 801b754:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801b758:	2b00      	cmp	r3, #0
 801b75a:	f000 8123 	beq.w	801b9a4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801b75e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801b762:	4b8d      	ldr	r3, [pc, #564]	@ (801b998 <HAL_UART_IRQHandler+0x2b8>)
 801b764:	4013      	ands	r3, r2
 801b766:	2b00      	cmp	r3, #0
 801b768:	d106      	bne.n	801b778 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801b76a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801b76e:	4b8b      	ldr	r3, [pc, #556]	@ (801b99c <HAL_UART_IRQHandler+0x2bc>)
 801b770:	4013      	ands	r3, r2
 801b772:	2b00      	cmp	r3, #0
 801b774:	f000 8116 	beq.w	801b9a4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801b778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801b77c:	f003 0301 	and.w	r3, r3, #1
 801b780:	2b00      	cmp	r3, #0
 801b782:	d011      	beq.n	801b7a8 <HAL_UART_IRQHandler+0xc8>
 801b784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801b788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801b78c:	2b00      	cmp	r3, #0
 801b78e:	d00b      	beq.n	801b7a8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801b790:	687b      	ldr	r3, [r7, #4]
 801b792:	681b      	ldr	r3, [r3, #0]
 801b794:	2201      	movs	r2, #1
 801b796:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801b798:	687b      	ldr	r3, [r7, #4]
 801b79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801b79e:	f043 0201 	orr.w	r2, r3, #1
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801b7a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801b7ac:	f003 0302 	and.w	r3, r3, #2
 801b7b0:	2b00      	cmp	r3, #0
 801b7b2:	d011      	beq.n	801b7d8 <HAL_UART_IRQHandler+0xf8>
 801b7b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801b7b8:	f003 0301 	and.w	r3, r3, #1
 801b7bc:	2b00      	cmp	r3, #0
 801b7be:	d00b      	beq.n	801b7d8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801b7c0:	687b      	ldr	r3, [r7, #4]
 801b7c2:	681b      	ldr	r3, [r3, #0]
 801b7c4:	2202      	movs	r2, #2
 801b7c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801b7c8:	687b      	ldr	r3, [r7, #4]
 801b7ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801b7ce:	f043 0204 	orr.w	r2, r3, #4
 801b7d2:	687b      	ldr	r3, [r7, #4]
 801b7d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801b7d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801b7dc:	f003 0304 	and.w	r3, r3, #4
 801b7e0:	2b00      	cmp	r3, #0
 801b7e2:	d011      	beq.n	801b808 <HAL_UART_IRQHandler+0x128>
 801b7e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801b7e8:	f003 0301 	and.w	r3, r3, #1
 801b7ec:	2b00      	cmp	r3, #0
 801b7ee:	d00b      	beq.n	801b808 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801b7f0:	687b      	ldr	r3, [r7, #4]
 801b7f2:	681b      	ldr	r3, [r3, #0]
 801b7f4:	2204      	movs	r2, #4
 801b7f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801b7f8:	687b      	ldr	r3, [r7, #4]
 801b7fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801b7fe:	f043 0202 	orr.w	r2, r3, #2
 801b802:	687b      	ldr	r3, [r7, #4]
 801b804:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 801b808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801b80c:	f003 0308 	and.w	r3, r3, #8
 801b810:	2b00      	cmp	r3, #0
 801b812:	d017      	beq.n	801b844 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801b814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801b818:	f003 0320 	and.w	r3, r3, #32
 801b81c:	2b00      	cmp	r3, #0
 801b81e:	d105      	bne.n	801b82c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 801b820:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801b824:	4b5c      	ldr	r3, [pc, #368]	@ (801b998 <HAL_UART_IRQHandler+0x2b8>)
 801b826:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801b828:	2b00      	cmp	r3, #0
 801b82a:	d00b      	beq.n	801b844 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801b82c:	687b      	ldr	r3, [r7, #4]
 801b82e:	681b      	ldr	r3, [r3, #0]
 801b830:	2208      	movs	r2, #8
 801b832:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801b834:	687b      	ldr	r3, [r7, #4]
 801b836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801b83a:	f043 0208 	orr.w	r2, r3, #8
 801b83e:	687b      	ldr	r3, [r7, #4]
 801b840:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801b844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801b848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801b84c:	2b00      	cmp	r3, #0
 801b84e:	d012      	beq.n	801b876 <HAL_UART_IRQHandler+0x196>
 801b850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801b854:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801b858:	2b00      	cmp	r3, #0
 801b85a:	d00c      	beq.n	801b876 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801b85c:	687b      	ldr	r3, [r7, #4]
 801b85e:	681b      	ldr	r3, [r3, #0]
 801b860:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b864:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801b866:	687b      	ldr	r3, [r7, #4]
 801b868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801b86c:	f043 0220 	orr.w	r2, r3, #32
 801b870:	687b      	ldr	r3, [r7, #4]
 801b872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801b876:	687b      	ldr	r3, [r7, #4]
 801b878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801b87c:	2b00      	cmp	r3, #0
 801b87e:	f000 82f9 	beq.w	801be74 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801b882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801b886:	f003 0320 	and.w	r3, r3, #32
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	d013      	beq.n	801b8b6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801b88e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801b892:	f003 0320 	and.w	r3, r3, #32
 801b896:	2b00      	cmp	r3, #0
 801b898:	d105      	bne.n	801b8a6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801b89a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801b89e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801b8a2:	2b00      	cmp	r3, #0
 801b8a4:	d007      	beq.n	801b8b6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801b8a6:	687b      	ldr	r3, [r7, #4]
 801b8a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801b8aa:	2b00      	cmp	r3, #0
 801b8ac:	d003      	beq.n	801b8b6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801b8ae:	687b      	ldr	r3, [r7, #4]
 801b8b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801b8b2:	6878      	ldr	r0, [r7, #4]
 801b8b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801b8b6:	687b      	ldr	r3, [r7, #4]
 801b8b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801b8bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801b8c0:	687b      	ldr	r3, [r7, #4]
 801b8c2:	681b      	ldr	r3, [r3, #0]
 801b8c4:	689b      	ldr	r3, [r3, #8]
 801b8c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b8ca:	2b40      	cmp	r3, #64	@ 0x40
 801b8cc:	d005      	beq.n	801b8da <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801b8ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801b8d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801b8d6:	2b00      	cmp	r3, #0
 801b8d8:	d054      	beq.n	801b984 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801b8da:	6878      	ldr	r0, [r7, #4]
 801b8dc:	f001 fe64 	bl	801d5a8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b8e0:	687b      	ldr	r3, [r7, #4]
 801b8e2:	681b      	ldr	r3, [r3, #0]
 801b8e4:	689b      	ldr	r3, [r3, #8]
 801b8e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b8ea:	2b40      	cmp	r3, #64	@ 0x40
 801b8ec:	d146      	bne.n	801b97c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801b8ee:	687b      	ldr	r3, [r7, #4]
 801b8f0:	681b      	ldr	r3, [r3, #0]
 801b8f2:	3308      	adds	r3, #8
 801b8f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801b8f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801b8fc:	e853 3f00 	ldrex	r3, [r3]
 801b900:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 801b904:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801b908:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801b90c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801b910:	687b      	ldr	r3, [r7, #4]
 801b912:	681b      	ldr	r3, [r3, #0]
 801b914:	3308      	adds	r3, #8
 801b916:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801b91a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801b91e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801b922:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 801b926:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801b92a:	e841 2300 	strex	r3, r2, [r1]
 801b92e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801b932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801b936:	2b00      	cmp	r3, #0
 801b938:	d1d9      	bne.n	801b8ee <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801b93a:	687b      	ldr	r3, [r7, #4]
 801b93c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b940:	2b00      	cmp	r3, #0
 801b942:	d017      	beq.n	801b974 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801b944:	687b      	ldr	r3, [r7, #4]
 801b946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b94a:	4a15      	ldr	r2, [pc, #84]	@ (801b9a0 <HAL_UART_IRQHandler+0x2c0>)
 801b94c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801b94e:	687b      	ldr	r3, [r7, #4]
 801b950:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b954:	4618      	mov	r0, r3
 801b956:	f7ea fbeb 	bl	8006130 <HAL_DMA_Abort_IT>
 801b95a:	4603      	mov	r3, r0
 801b95c:	2b00      	cmp	r3, #0
 801b95e:	d019      	beq.n	801b994 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801b960:	687b      	ldr	r3, [r7, #4]
 801b962:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b968:	687a      	ldr	r2, [r7, #4]
 801b96a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801b96e:	4610      	mov	r0, r2
 801b970:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b972:	e00f      	b.n	801b994 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801b974:	6878      	ldr	r0, [r7, #4]
 801b976:	f000 fab1 	bl	801bedc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b97a:	e00b      	b.n	801b994 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801b97c:	6878      	ldr	r0, [r7, #4]
 801b97e:	f000 faad 	bl	801bedc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b982:	e007      	b.n	801b994 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801b984:	6878      	ldr	r0, [r7, #4]
 801b986:	f000 faa9 	bl	801bedc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801b98a:	687b      	ldr	r3, [r7, #4]
 801b98c:	2200      	movs	r2, #0
 801b98e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 801b992:	e26f      	b.n	801be74 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b994:	bf00      	nop
    return;
 801b996:	e26d      	b.n	801be74 <HAL_UART_IRQHandler+0x794>
 801b998:	10000001 	.word	0x10000001
 801b99c:	04000120 	.word	0x04000120
 801b9a0:	0801d90d 	.word	0x0801d90d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801b9a4:	687b      	ldr	r3, [r7, #4]
 801b9a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b9a8:	2b01      	cmp	r3, #1
 801b9aa:	f040 8203 	bne.w	801bdb4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801b9ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801b9b2:	f003 0310 	and.w	r3, r3, #16
 801b9b6:	2b00      	cmp	r3, #0
 801b9b8:	f000 81fc 	beq.w	801bdb4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 801b9bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801b9c0:	f003 0310 	and.w	r3, r3, #16
 801b9c4:	2b00      	cmp	r3, #0
 801b9c6:	f000 81f5 	beq.w	801bdb4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801b9ca:	687b      	ldr	r3, [r7, #4]
 801b9cc:	681b      	ldr	r3, [r3, #0]
 801b9ce:	2210      	movs	r2, #16
 801b9d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801b9d2:	687b      	ldr	r3, [r7, #4]
 801b9d4:	681b      	ldr	r3, [r3, #0]
 801b9d6:	689b      	ldr	r3, [r3, #8]
 801b9d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b9dc:	2b40      	cmp	r3, #64	@ 0x40
 801b9de:	f040 816d 	bne.w	801bcbc <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801b9e2:	687b      	ldr	r3, [r7, #4]
 801b9e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b9e8:	681b      	ldr	r3, [r3, #0]
 801b9ea:	4aa4      	ldr	r2, [pc, #656]	@ (801bc7c <HAL_UART_IRQHandler+0x59c>)
 801b9ec:	4293      	cmp	r3, r2
 801b9ee:	d068      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801b9f0:	687b      	ldr	r3, [r7, #4]
 801b9f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801b9f6:	681b      	ldr	r3, [r3, #0]
 801b9f8:	4aa1      	ldr	r2, [pc, #644]	@ (801bc80 <HAL_UART_IRQHandler+0x5a0>)
 801b9fa:	4293      	cmp	r3, r2
 801b9fc:	d061      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801b9fe:	687b      	ldr	r3, [r7, #4]
 801ba00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba04:	681b      	ldr	r3, [r3, #0]
 801ba06:	4a9f      	ldr	r2, [pc, #636]	@ (801bc84 <HAL_UART_IRQHandler+0x5a4>)
 801ba08:	4293      	cmp	r3, r2
 801ba0a:	d05a      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba0c:	687b      	ldr	r3, [r7, #4]
 801ba0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba12:	681b      	ldr	r3, [r3, #0]
 801ba14:	4a9c      	ldr	r2, [pc, #624]	@ (801bc88 <HAL_UART_IRQHandler+0x5a8>)
 801ba16:	4293      	cmp	r3, r2
 801ba18:	d053      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba1a:	687b      	ldr	r3, [r7, #4]
 801ba1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba20:	681b      	ldr	r3, [r3, #0]
 801ba22:	4a9a      	ldr	r2, [pc, #616]	@ (801bc8c <HAL_UART_IRQHandler+0x5ac>)
 801ba24:	4293      	cmp	r3, r2
 801ba26:	d04c      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba28:	687b      	ldr	r3, [r7, #4]
 801ba2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba2e:	681b      	ldr	r3, [r3, #0]
 801ba30:	4a97      	ldr	r2, [pc, #604]	@ (801bc90 <HAL_UART_IRQHandler+0x5b0>)
 801ba32:	4293      	cmp	r3, r2
 801ba34:	d045      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba36:	687b      	ldr	r3, [r7, #4]
 801ba38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba3c:	681b      	ldr	r3, [r3, #0]
 801ba3e:	4a95      	ldr	r2, [pc, #596]	@ (801bc94 <HAL_UART_IRQHandler+0x5b4>)
 801ba40:	4293      	cmp	r3, r2
 801ba42:	d03e      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba44:	687b      	ldr	r3, [r7, #4]
 801ba46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba4a:	681b      	ldr	r3, [r3, #0]
 801ba4c:	4a92      	ldr	r2, [pc, #584]	@ (801bc98 <HAL_UART_IRQHandler+0x5b8>)
 801ba4e:	4293      	cmp	r3, r2
 801ba50:	d037      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba52:	687b      	ldr	r3, [r7, #4]
 801ba54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba58:	681b      	ldr	r3, [r3, #0]
 801ba5a:	4a90      	ldr	r2, [pc, #576]	@ (801bc9c <HAL_UART_IRQHandler+0x5bc>)
 801ba5c:	4293      	cmp	r3, r2
 801ba5e:	d030      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba60:	687b      	ldr	r3, [r7, #4]
 801ba62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba66:	681b      	ldr	r3, [r3, #0]
 801ba68:	4a8d      	ldr	r2, [pc, #564]	@ (801bca0 <HAL_UART_IRQHandler+0x5c0>)
 801ba6a:	4293      	cmp	r3, r2
 801ba6c:	d029      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba6e:	687b      	ldr	r3, [r7, #4]
 801ba70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba74:	681b      	ldr	r3, [r3, #0]
 801ba76:	4a8b      	ldr	r2, [pc, #556]	@ (801bca4 <HAL_UART_IRQHandler+0x5c4>)
 801ba78:	4293      	cmp	r3, r2
 801ba7a:	d022      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba7c:	687b      	ldr	r3, [r7, #4]
 801ba7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba82:	681b      	ldr	r3, [r3, #0]
 801ba84:	4a88      	ldr	r2, [pc, #544]	@ (801bca8 <HAL_UART_IRQHandler+0x5c8>)
 801ba86:	4293      	cmp	r3, r2
 801ba88:	d01b      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba8a:	687b      	ldr	r3, [r7, #4]
 801ba8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba90:	681b      	ldr	r3, [r3, #0]
 801ba92:	4a86      	ldr	r2, [pc, #536]	@ (801bcac <HAL_UART_IRQHandler+0x5cc>)
 801ba94:	4293      	cmp	r3, r2
 801ba96:	d014      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801ba98:	687b      	ldr	r3, [r7, #4]
 801ba9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801ba9e:	681b      	ldr	r3, [r3, #0]
 801baa0:	4a83      	ldr	r2, [pc, #524]	@ (801bcb0 <HAL_UART_IRQHandler+0x5d0>)
 801baa2:	4293      	cmp	r3, r2
 801baa4:	d00d      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801baa6:	687b      	ldr	r3, [r7, #4]
 801baa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801baac:	681b      	ldr	r3, [r3, #0]
 801baae:	4a81      	ldr	r2, [pc, #516]	@ (801bcb4 <HAL_UART_IRQHandler+0x5d4>)
 801bab0:	4293      	cmp	r3, r2
 801bab2:	d006      	beq.n	801bac2 <HAL_UART_IRQHandler+0x3e2>
 801bab4:	687b      	ldr	r3, [r7, #4]
 801bab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801baba:	681b      	ldr	r3, [r3, #0]
 801babc:	4a7e      	ldr	r2, [pc, #504]	@ (801bcb8 <HAL_UART_IRQHandler+0x5d8>)
 801babe:	4293      	cmp	r3, r2
 801bac0:	d106      	bne.n	801bad0 <HAL_UART_IRQHandler+0x3f0>
 801bac2:	687b      	ldr	r3, [r7, #4]
 801bac4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801bac8:	681b      	ldr	r3, [r3, #0]
 801baca:	685b      	ldr	r3, [r3, #4]
 801bacc:	b29b      	uxth	r3, r3
 801bace:	e005      	b.n	801badc <HAL_UART_IRQHandler+0x3fc>
 801bad0:	687b      	ldr	r3, [r7, #4]
 801bad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801bad6:	681b      	ldr	r3, [r3, #0]
 801bad8:	685b      	ldr	r3, [r3, #4]
 801bada:	b29b      	uxth	r3, r3
 801badc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 801bae0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 801bae4:	2b00      	cmp	r3, #0
 801bae6:	f000 80ad 	beq.w	801bc44 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801baea:	687b      	ldr	r3, [r7, #4]
 801baec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801baf0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801baf4:	429a      	cmp	r2, r3
 801baf6:	f080 80a5 	bcs.w	801bc44 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801bafa:	687b      	ldr	r3, [r7, #4]
 801bafc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801bb00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 801bb04:	687b      	ldr	r3, [r7, #4]
 801bb06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801bb0a:	69db      	ldr	r3, [r3, #28]
 801bb0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801bb10:	f000 8087 	beq.w	801bc22 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801bb14:	687b      	ldr	r3, [r7, #4]
 801bb16:	681b      	ldr	r3, [r3, #0]
 801bb18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801bb1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801bb20:	e853 3f00 	ldrex	r3, [r3]
 801bb24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 801bb28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801bb2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801bb30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801bb34:	687b      	ldr	r3, [r7, #4]
 801bb36:	681b      	ldr	r3, [r3, #0]
 801bb38:	461a      	mov	r2, r3
 801bb3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801bb3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801bb42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801bb46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801bb4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801bb4e:	e841 2300 	strex	r3, r2, [r1]
 801bb52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 801bb56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801bb5a:	2b00      	cmp	r3, #0
 801bb5c:	d1da      	bne.n	801bb14 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801bb5e:	687b      	ldr	r3, [r7, #4]
 801bb60:	681b      	ldr	r3, [r3, #0]
 801bb62:	3308      	adds	r3, #8
 801bb64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801bb66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801bb68:	e853 3f00 	ldrex	r3, [r3]
 801bb6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801bb6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801bb70:	f023 0301 	bic.w	r3, r3, #1
 801bb74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801bb78:	687b      	ldr	r3, [r7, #4]
 801bb7a:	681b      	ldr	r3, [r3, #0]
 801bb7c:	3308      	adds	r3, #8
 801bb7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801bb82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801bb86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801bb88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801bb8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801bb8e:	e841 2300 	strex	r3, r2, [r1]
 801bb92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801bb94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801bb96:	2b00      	cmp	r3, #0
 801bb98:	d1e1      	bne.n	801bb5e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801bb9a:	687b      	ldr	r3, [r7, #4]
 801bb9c:	681b      	ldr	r3, [r3, #0]
 801bb9e:	3308      	adds	r3, #8
 801bba0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801bba2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bba4:	e853 3f00 	ldrex	r3, [r3]
 801bba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801bbaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bbac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801bbb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801bbb4:	687b      	ldr	r3, [r7, #4]
 801bbb6:	681b      	ldr	r3, [r3, #0]
 801bbb8:	3308      	adds	r3, #8
 801bbba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801bbbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801bbc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801bbc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801bbc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801bbc6:	e841 2300 	strex	r3, r2, [r1]
 801bbca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801bbcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bbce:	2b00      	cmp	r3, #0
 801bbd0:	d1e3      	bne.n	801bb9a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801bbd2:	687b      	ldr	r3, [r7, #4]
 801bbd4:	2220      	movs	r2, #32
 801bbd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801bbda:	687b      	ldr	r3, [r7, #4]
 801bbdc:	2200      	movs	r2, #0
 801bbde:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801bbe0:	687b      	ldr	r3, [r7, #4]
 801bbe2:	681b      	ldr	r3, [r3, #0]
 801bbe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801bbe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bbe8:	e853 3f00 	ldrex	r3, [r3]
 801bbec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801bbee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bbf0:	f023 0310 	bic.w	r3, r3, #16
 801bbf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801bbf8:	687b      	ldr	r3, [r7, #4]
 801bbfa:	681b      	ldr	r3, [r3, #0]
 801bbfc:	461a      	mov	r2, r3
 801bbfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801bc02:	65bb      	str	r3, [r7, #88]	@ 0x58
 801bc04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801bc06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801bc08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801bc0a:	e841 2300 	strex	r3, r2, [r1]
 801bc0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801bc10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bc12:	2b00      	cmp	r3, #0
 801bc14:	d1e4      	bne.n	801bbe0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801bc16:	687b      	ldr	r3, [r7, #4]
 801bc18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801bc1c:	4618      	mov	r0, r3
 801bc1e:	f7e9 ff69 	bl	8005af4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801bc22:	687b      	ldr	r3, [r7, #4]
 801bc24:	2202      	movs	r2, #2
 801bc26:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801bc28:	687b      	ldr	r3, [r7, #4]
 801bc2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801bc2e:	687b      	ldr	r3, [r7, #4]
 801bc30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801bc34:	b29b      	uxth	r3, r3
 801bc36:	1ad3      	subs	r3, r2, r3
 801bc38:	b29b      	uxth	r3, r3
 801bc3a:	4619      	mov	r1, r3
 801bc3c:	6878      	ldr	r0, [r7, #4]
 801bc3e:	f000 f975 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801bc42:	e119      	b.n	801be78 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 801bc44:	687b      	ldr	r3, [r7, #4]
 801bc46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801bc4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801bc4e:	429a      	cmp	r2, r3
 801bc50:	f040 8112 	bne.w	801be78 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 801bc54:	687b      	ldr	r3, [r7, #4]
 801bc56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801bc5a:	69db      	ldr	r3, [r3, #28]
 801bc5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801bc60:	f040 810a 	bne.w	801be78 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801bc64:	687b      	ldr	r3, [r7, #4]
 801bc66:	2202      	movs	r2, #2
 801bc68:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801bc6a:	687b      	ldr	r3, [r7, #4]
 801bc6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801bc70:	4619      	mov	r1, r3
 801bc72:	6878      	ldr	r0, [r7, #4]
 801bc74:	f000 f95a 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
      return;
 801bc78:	e0fe      	b.n	801be78 <HAL_UART_IRQHandler+0x798>
 801bc7a:	bf00      	nop
 801bc7c:	40020010 	.word	0x40020010
 801bc80:	40020028 	.word	0x40020028
 801bc84:	40020040 	.word	0x40020040
 801bc88:	40020058 	.word	0x40020058
 801bc8c:	40020070 	.word	0x40020070
 801bc90:	40020088 	.word	0x40020088
 801bc94:	400200a0 	.word	0x400200a0
 801bc98:	400200b8 	.word	0x400200b8
 801bc9c:	40020410 	.word	0x40020410
 801bca0:	40020428 	.word	0x40020428
 801bca4:	40020440 	.word	0x40020440
 801bca8:	40020458 	.word	0x40020458
 801bcac:	40020470 	.word	0x40020470
 801bcb0:	40020488 	.word	0x40020488
 801bcb4:	400204a0 	.word	0x400204a0
 801bcb8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801bcbc:	687b      	ldr	r3, [r7, #4]
 801bcbe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801bcc2:	687b      	ldr	r3, [r7, #4]
 801bcc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801bcc8:	b29b      	uxth	r3, r3
 801bcca:	1ad3      	subs	r3, r2, r3
 801bccc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801bcd0:	687b      	ldr	r3, [r7, #4]
 801bcd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801bcd6:	b29b      	uxth	r3, r3
 801bcd8:	2b00      	cmp	r3, #0
 801bcda:	f000 80cf 	beq.w	801be7c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 801bcde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801bce2:	2b00      	cmp	r3, #0
 801bce4:	f000 80ca 	beq.w	801be7c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801bce8:	687b      	ldr	r3, [r7, #4]
 801bcea:	681b      	ldr	r3, [r3, #0]
 801bcec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801bcee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bcf0:	e853 3f00 	ldrex	r3, [r3]
 801bcf4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801bcf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bcf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801bcfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801bd00:	687b      	ldr	r3, [r7, #4]
 801bd02:	681b      	ldr	r3, [r3, #0]
 801bd04:	461a      	mov	r2, r3
 801bd06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801bd0a:	647b      	str	r3, [r7, #68]	@ 0x44
 801bd0c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801bd0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801bd10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801bd12:	e841 2300 	strex	r3, r2, [r1]
 801bd16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801bd18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bd1a:	2b00      	cmp	r3, #0
 801bd1c:	d1e4      	bne.n	801bce8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801bd1e:	687b      	ldr	r3, [r7, #4]
 801bd20:	681b      	ldr	r3, [r3, #0]
 801bd22:	3308      	adds	r3, #8
 801bd24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801bd26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd28:	e853 3f00 	ldrex	r3, [r3]
 801bd2c:	623b      	str	r3, [r7, #32]
   return(result);
 801bd2e:	6a3a      	ldr	r2, [r7, #32]
 801bd30:	4b55      	ldr	r3, [pc, #340]	@ (801be88 <HAL_UART_IRQHandler+0x7a8>)
 801bd32:	4013      	ands	r3, r2
 801bd34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801bd38:	687b      	ldr	r3, [r7, #4]
 801bd3a:	681b      	ldr	r3, [r3, #0]
 801bd3c:	3308      	adds	r3, #8
 801bd3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801bd42:	633a      	str	r2, [r7, #48]	@ 0x30
 801bd44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801bd46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801bd48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801bd4a:	e841 2300 	strex	r3, r2, [r1]
 801bd4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801bd50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bd52:	2b00      	cmp	r3, #0
 801bd54:	d1e3      	bne.n	801bd1e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801bd56:	687b      	ldr	r3, [r7, #4]
 801bd58:	2220      	movs	r2, #32
 801bd5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801bd5e:	687b      	ldr	r3, [r7, #4]
 801bd60:	2200      	movs	r2, #0
 801bd62:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801bd64:	687b      	ldr	r3, [r7, #4]
 801bd66:	2200      	movs	r2, #0
 801bd68:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801bd6a:	687b      	ldr	r3, [r7, #4]
 801bd6c:	681b      	ldr	r3, [r3, #0]
 801bd6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801bd70:	693b      	ldr	r3, [r7, #16]
 801bd72:	e853 3f00 	ldrex	r3, [r3]
 801bd76:	60fb      	str	r3, [r7, #12]
   return(result);
 801bd78:	68fb      	ldr	r3, [r7, #12]
 801bd7a:	f023 0310 	bic.w	r3, r3, #16
 801bd7e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801bd82:	687b      	ldr	r3, [r7, #4]
 801bd84:	681b      	ldr	r3, [r3, #0]
 801bd86:	461a      	mov	r2, r3
 801bd88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801bd8c:	61fb      	str	r3, [r7, #28]
 801bd8e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801bd90:	69b9      	ldr	r1, [r7, #24]
 801bd92:	69fa      	ldr	r2, [r7, #28]
 801bd94:	e841 2300 	strex	r3, r2, [r1]
 801bd98:	617b      	str	r3, [r7, #20]
   return(result);
 801bd9a:	697b      	ldr	r3, [r7, #20]
 801bd9c:	2b00      	cmp	r3, #0
 801bd9e:	d1e4      	bne.n	801bd6a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801bda0:	687b      	ldr	r3, [r7, #4]
 801bda2:	2202      	movs	r2, #2
 801bda4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801bda6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801bdaa:	4619      	mov	r1, r3
 801bdac:	6878      	ldr	r0, [r7, #4]
 801bdae:	f000 f8bd 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801bdb2:	e063      	b.n	801be7c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801bdb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801bdb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801bdbc:	2b00      	cmp	r3, #0
 801bdbe:	d00e      	beq.n	801bdde <HAL_UART_IRQHandler+0x6fe>
 801bdc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801bdc4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801bdc8:	2b00      	cmp	r3, #0
 801bdca:	d008      	beq.n	801bdde <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801bdcc:	687b      	ldr	r3, [r7, #4]
 801bdce:	681b      	ldr	r3, [r3, #0]
 801bdd0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801bdd4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801bdd6:	6878      	ldr	r0, [r7, #4]
 801bdd8:	f002 fdd0 	bl	801e97c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801bddc:	e051      	b.n	801be82 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801bdde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801bde2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801bde6:	2b00      	cmp	r3, #0
 801bde8:	d014      	beq.n	801be14 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801bdea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801bdee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801bdf2:	2b00      	cmp	r3, #0
 801bdf4:	d105      	bne.n	801be02 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801bdf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801bdfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801bdfe:	2b00      	cmp	r3, #0
 801be00:	d008      	beq.n	801be14 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801be02:	687b      	ldr	r3, [r7, #4]
 801be04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801be06:	2b00      	cmp	r3, #0
 801be08:	d03a      	beq.n	801be80 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 801be0a:	687b      	ldr	r3, [r7, #4]
 801be0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801be0e:	6878      	ldr	r0, [r7, #4]
 801be10:	4798      	blx	r3
    }
    return;
 801be12:	e035      	b.n	801be80 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801be14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801be18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801be1c:	2b00      	cmp	r3, #0
 801be1e:	d009      	beq.n	801be34 <HAL_UART_IRQHandler+0x754>
 801be20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801be24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801be28:	2b00      	cmp	r3, #0
 801be2a:	d003      	beq.n	801be34 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 801be2c:	6878      	ldr	r0, [r7, #4]
 801be2e:	f001 ffef 	bl	801de10 <UART_EndTransmit_IT>
    return;
 801be32:	e026      	b.n	801be82 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801be34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801be38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801be3c:	2b00      	cmp	r3, #0
 801be3e:	d009      	beq.n	801be54 <HAL_UART_IRQHandler+0x774>
 801be40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801be44:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801be48:	2b00      	cmp	r3, #0
 801be4a:	d003      	beq.n	801be54 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801be4c:	6878      	ldr	r0, [r7, #4]
 801be4e:	f002 fda9 	bl	801e9a4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801be52:	e016      	b.n	801be82 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801be54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801be58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801be5c:	2b00      	cmp	r3, #0
 801be5e:	d010      	beq.n	801be82 <HAL_UART_IRQHandler+0x7a2>
 801be60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801be64:	2b00      	cmp	r3, #0
 801be66:	da0c      	bge.n	801be82 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801be68:	6878      	ldr	r0, [r7, #4]
 801be6a:	f002 fd91 	bl	801e990 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801be6e:	e008      	b.n	801be82 <HAL_UART_IRQHandler+0x7a2>
      return;
 801be70:	bf00      	nop
 801be72:	e006      	b.n	801be82 <HAL_UART_IRQHandler+0x7a2>
    return;
 801be74:	bf00      	nop
 801be76:	e004      	b.n	801be82 <HAL_UART_IRQHandler+0x7a2>
      return;
 801be78:	bf00      	nop
 801be7a:	e002      	b.n	801be82 <HAL_UART_IRQHandler+0x7a2>
      return;
 801be7c:	bf00      	nop
 801be7e:	e000      	b.n	801be82 <HAL_UART_IRQHandler+0x7a2>
    return;
 801be80:	bf00      	nop
  }
}
 801be82:	37e8      	adds	r7, #232	@ 0xe8
 801be84:	46bd      	mov	sp, r7
 801be86:	bd80      	pop	{r7, pc}
 801be88:	effffffe 	.word	0xeffffffe

0801be8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801be8c:	b480      	push	{r7}
 801be8e:	b083      	sub	sp, #12
 801be90:	af00      	add	r7, sp, #0
 801be92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 801be94:	bf00      	nop
 801be96:	370c      	adds	r7, #12
 801be98:	46bd      	mov	sp, r7
 801be9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801be9e:	4770      	bx	lr

0801bea0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801bea0:	b480      	push	{r7}
 801bea2:	b083      	sub	sp, #12
 801bea4:	af00      	add	r7, sp, #0
 801bea6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 801bea8:	bf00      	nop
 801beaa:	370c      	adds	r7, #12
 801beac:	46bd      	mov	sp, r7
 801beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801beb2:	4770      	bx	lr

0801beb4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801beb4:	b480      	push	{r7}
 801beb6:	b083      	sub	sp, #12
 801beb8:	af00      	add	r7, sp, #0
 801beba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 801bebc:	bf00      	nop
 801bebe:	370c      	adds	r7, #12
 801bec0:	46bd      	mov	sp, r7
 801bec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bec6:	4770      	bx	lr

0801bec8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801bec8:	b480      	push	{r7}
 801beca:	b083      	sub	sp, #12
 801becc:	af00      	add	r7, sp, #0
 801bece:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 801bed0:	bf00      	nop
 801bed2:	370c      	adds	r7, #12
 801bed4:	46bd      	mov	sp, r7
 801bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801beda:	4770      	bx	lr

0801bedc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801bedc:	b480      	push	{r7}
 801bede:	b083      	sub	sp, #12
 801bee0:	af00      	add	r7, sp, #0
 801bee2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801bee4:	bf00      	nop
 801bee6:	370c      	adds	r7, #12
 801bee8:	46bd      	mov	sp, r7
 801beea:	f85d 7b04 	ldr.w	r7, [sp], #4
 801beee:	4770      	bx	lr

0801bef0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 801bef0:	b480      	push	{r7}
 801bef2:	b083      	sub	sp, #12
 801bef4:	af00      	add	r7, sp, #0
 801bef6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 801bef8:	bf00      	nop
 801befa:	370c      	adds	r7, #12
 801befc:	46bd      	mov	sp, r7
 801befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf02:	4770      	bx	lr

0801bf04 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 801bf04:	b480      	push	{r7}
 801bf06:	b083      	sub	sp, #12
 801bf08:	af00      	add	r7, sp, #0
 801bf0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 801bf0c:	bf00      	nop
 801bf0e:	370c      	adds	r7, #12
 801bf10:	46bd      	mov	sp, r7
 801bf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf16:	4770      	bx	lr

0801bf18 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 801bf18:	b480      	push	{r7}
 801bf1a:	b083      	sub	sp, #12
 801bf1c:	af00      	add	r7, sp, #0
 801bf1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 801bf20:	bf00      	nop
 801bf22:	370c      	adds	r7, #12
 801bf24:	46bd      	mov	sp, r7
 801bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf2a:	4770      	bx	lr

0801bf2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 801bf2c:	b480      	push	{r7}
 801bf2e:	b083      	sub	sp, #12
 801bf30:	af00      	add	r7, sp, #0
 801bf32:	6078      	str	r0, [r7, #4]
 801bf34:	460b      	mov	r3, r1
 801bf36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801bf38:	bf00      	nop
 801bf3a:	370c      	adds	r7, #12
 801bf3c:	46bd      	mov	sp, r7
 801bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf42:	4770      	bx	lr

0801bf44 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 801bf44:	b480      	push	{r7}
 801bf46:	b083      	sub	sp, #12
 801bf48:	af00      	add	r7, sp, #0
 801bf4a:	6078      	str	r0, [r7, #4]
 801bf4c:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801bf4e:	687b      	ldr	r3, [r7, #4]
 801bf50:	681b      	ldr	r3, [r3, #0]
 801bf52:	4a09      	ldr	r2, [pc, #36]	@ (801bf78 <HAL_UART_ReceiverTimeout_Config+0x34>)
 801bf54:	4293      	cmp	r3, r2
 801bf56:	d009      	beq.n	801bf6c <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 801bf58:	687b      	ldr	r3, [r7, #4]
 801bf5a:	681b      	ldr	r3, [r3, #0]
 801bf5c:	695b      	ldr	r3, [r3, #20]
 801bf5e:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 801bf62:	687b      	ldr	r3, [r7, #4]
 801bf64:	681b      	ldr	r3, [r3, #0]
 801bf66:	683a      	ldr	r2, [r7, #0]
 801bf68:	430a      	orrs	r2, r1
 801bf6a:	615a      	str	r2, [r3, #20]
  }
}
 801bf6c:	bf00      	nop
 801bf6e:	370c      	adds	r7, #12
 801bf70:	46bd      	mov	sp, r7
 801bf72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf76:	4770      	bx	lr
 801bf78:	58000c00 	.word	0x58000c00

0801bf7c <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 801bf7c:	b480      	push	{r7}
 801bf7e:	b083      	sub	sp, #12
 801bf80:	af00      	add	r7, sp, #0
 801bf82:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801bf84:	687b      	ldr	r3, [r7, #4]
 801bf86:	681b      	ldr	r3, [r3, #0]
 801bf88:	4a18      	ldr	r2, [pc, #96]	@ (801bfec <HAL_UART_EnableReceiverTimeout+0x70>)
 801bf8a:	4293      	cmp	r3, r2
 801bf8c:	d027      	beq.n	801bfde <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 801bf8e:	687b      	ldr	r3, [r7, #4]
 801bf90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801bf94:	2b20      	cmp	r3, #32
 801bf96:	d120      	bne.n	801bfda <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 801bf98:	687b      	ldr	r3, [r7, #4]
 801bf9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801bf9e:	2b01      	cmp	r3, #1
 801bfa0:	d101      	bne.n	801bfa6 <HAL_UART_EnableReceiverTimeout+0x2a>
 801bfa2:	2302      	movs	r3, #2
 801bfa4:	e01c      	b.n	801bfe0 <HAL_UART_EnableReceiverTimeout+0x64>
 801bfa6:	687b      	ldr	r3, [r7, #4]
 801bfa8:	2201      	movs	r2, #1
 801bfaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 801bfae:	687b      	ldr	r3, [r7, #4]
 801bfb0:	2224      	movs	r2, #36	@ 0x24
 801bfb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 801bfb6:	687b      	ldr	r3, [r7, #4]
 801bfb8:	681b      	ldr	r3, [r3, #0]
 801bfba:	685a      	ldr	r2, [r3, #4]
 801bfbc:	687b      	ldr	r3, [r7, #4]
 801bfbe:	681b      	ldr	r3, [r3, #0]
 801bfc0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 801bfc4:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 801bfc6:	687b      	ldr	r3, [r7, #4]
 801bfc8:	2220      	movs	r2, #32
 801bfca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 801bfce:	687b      	ldr	r3, [r7, #4]
 801bfd0:	2200      	movs	r2, #0
 801bfd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 801bfd6:	2300      	movs	r3, #0
 801bfd8:	e002      	b.n	801bfe0 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 801bfda:	2302      	movs	r3, #2
 801bfdc:	e000      	b.n	801bfe0 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 801bfde:	2301      	movs	r3, #1
  }
}
 801bfe0:	4618      	mov	r0, r3
 801bfe2:	370c      	adds	r7, #12
 801bfe4:	46bd      	mov	sp, r7
 801bfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bfea:	4770      	bx	lr
 801bfec:	58000c00 	.word	0x58000c00

0801bff0 <HAL_UART_DisableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart)
{
 801bff0:	b480      	push	{r7}
 801bff2:	b083      	sub	sp, #12
 801bff4:	af00      	add	r7, sp, #0
 801bff6:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801bff8:	687b      	ldr	r3, [r7, #4]
 801bffa:	681b      	ldr	r3, [r3, #0]
 801bffc:	4a18      	ldr	r2, [pc, #96]	@ (801c060 <HAL_UART_DisableReceiverTimeout+0x70>)
 801bffe:	4293      	cmp	r3, r2
 801c000:	d027      	beq.n	801c052 <HAL_UART_DisableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 801c002:	687b      	ldr	r3, [r7, #4]
 801c004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801c008:	2b20      	cmp	r3, #32
 801c00a:	d120      	bne.n	801c04e <HAL_UART_DisableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 801c00c:	687b      	ldr	r3, [r7, #4]
 801c00e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801c012:	2b01      	cmp	r3, #1
 801c014:	d101      	bne.n	801c01a <HAL_UART_DisableReceiverTimeout+0x2a>
 801c016:	2302      	movs	r3, #2
 801c018:	e01c      	b.n	801c054 <HAL_UART_DisableReceiverTimeout+0x64>
 801c01a:	687b      	ldr	r3, [r7, #4]
 801c01c:	2201      	movs	r2, #1
 801c01e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 801c022:	687b      	ldr	r3, [r7, #4]
 801c024:	2224      	movs	r2, #36	@ 0x24
 801c026:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear the USART RTOEN bit */
      CLEAR_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 801c02a:	687b      	ldr	r3, [r7, #4]
 801c02c:	681b      	ldr	r3, [r3, #0]
 801c02e:	685a      	ldr	r2, [r3, #4]
 801c030:	687b      	ldr	r3, [r7, #4]
 801c032:	681b      	ldr	r3, [r3, #0]
 801c034:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 801c038:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 801c03a:	687b      	ldr	r3, [r7, #4]
 801c03c:	2220      	movs	r2, #32
 801c03e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 801c042:	687b      	ldr	r3, [r7, #4]
 801c044:	2200      	movs	r2, #0
 801c046:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 801c04a:	2300      	movs	r3, #0
 801c04c:	e002      	b.n	801c054 <HAL_UART_DisableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 801c04e:	2302      	movs	r3, #2
 801c050:	e000      	b.n	801c054 <HAL_UART_DisableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 801c052:	2301      	movs	r3, #1
  }
}
 801c054:	4618      	mov	r0, r3
 801c056:	370c      	adds	r7, #12
 801c058:	46bd      	mov	sp, r7
 801c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c05e:	4770      	bx	lr
 801c060:	58000c00 	.word	0x58000c00

0801c064 <HAL_MultiProcessor_EnableMuteMode>:
  *         to enter mute mode, HAL_MultiProcessor_EnterMuteMode() API must be called).
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart)
{
 801c064:	b580      	push	{r7, lr}
 801c066:	b088      	sub	sp, #32
 801c068:	af00      	add	r7, sp, #0
 801c06a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 801c06c:	687b      	ldr	r3, [r7, #4]
 801c06e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801c072:	2b01      	cmp	r3, #1
 801c074:	d101      	bne.n	801c07a <HAL_MultiProcessor_EnableMuteMode+0x16>
 801c076:	2302      	movs	r3, #2
 801c078:	e028      	b.n	801c0cc <HAL_MultiProcessor_EnableMuteMode+0x68>
 801c07a:	687b      	ldr	r3, [r7, #4]
 801c07c:	2201      	movs	r2, #1
 801c07e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801c082:	687b      	ldr	r3, [r7, #4]
 801c084:	2224      	movs	r2, #36	@ 0x24
 801c086:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable USART mute mode by setting the MME bit in the CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
 801c08a:	687b      	ldr	r3, [r7, #4]
 801c08c:	681b      	ldr	r3, [r3, #0]
 801c08e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801c090:	68fb      	ldr	r3, [r7, #12]
 801c092:	e853 3f00 	ldrex	r3, [r3]
 801c096:	60bb      	str	r3, [r7, #8]
   return(result);
 801c098:	68bb      	ldr	r3, [r7, #8]
 801c09a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801c09e:	61fb      	str	r3, [r7, #28]
 801c0a0:	687b      	ldr	r3, [r7, #4]
 801c0a2:	681b      	ldr	r3, [r3, #0]
 801c0a4:	461a      	mov	r2, r3
 801c0a6:	69fb      	ldr	r3, [r7, #28]
 801c0a8:	61bb      	str	r3, [r7, #24]
 801c0aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801c0ac:	6979      	ldr	r1, [r7, #20]
 801c0ae:	69ba      	ldr	r2, [r7, #24]
 801c0b0:	e841 2300 	strex	r3, r2, [r1]
 801c0b4:	613b      	str	r3, [r7, #16]
   return(result);
 801c0b6:	693b      	ldr	r3, [r7, #16]
 801c0b8:	2b00      	cmp	r3, #0
 801c0ba:	d1e6      	bne.n	801c08a <HAL_MultiProcessor_EnableMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 801c0bc:	687b      	ldr	r3, [r7, #4]
 801c0be:	2220      	movs	r2, #32
 801c0c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return (UART_CheckIdleState(huart));
 801c0c4:	6878      	ldr	r0, [r7, #4]
 801c0c6:	f000 ff4d 	bl	801cf64 <UART_CheckIdleState>
 801c0ca:	4603      	mov	r3, r0
}
 801c0cc:	4618      	mov	r0, r3
 801c0ce:	3720      	adds	r7, #32
 801c0d0:	46bd      	mov	sp, r7
 801c0d2:	bd80      	pop	{r7, pc}

0801c0d4 <HAL_MultiProcessor_DisableMuteMode>:
  *         as it may not have been in mute mode at this very moment).
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart)
{
 801c0d4:	b580      	push	{r7, lr}
 801c0d6:	b088      	sub	sp, #32
 801c0d8:	af00      	add	r7, sp, #0
 801c0da:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 801c0dc:	687b      	ldr	r3, [r7, #4]
 801c0de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801c0e2:	2b01      	cmp	r3, #1
 801c0e4:	d101      	bne.n	801c0ea <HAL_MultiProcessor_DisableMuteMode+0x16>
 801c0e6:	2302      	movs	r3, #2
 801c0e8:	e028      	b.n	801c13c <HAL_MultiProcessor_DisableMuteMode+0x68>
 801c0ea:	687b      	ldr	r3, [r7, #4]
 801c0ec:	2201      	movs	r2, #1
 801c0ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801c0f2:	687b      	ldr	r3, [r7, #4]
 801c0f4:	2224      	movs	r2, #36	@ 0x24
 801c0f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable USART mute mode by clearing the MME bit in the CR1 register */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME);
 801c0fa:	687b      	ldr	r3, [r7, #4]
 801c0fc:	681b      	ldr	r3, [r3, #0]
 801c0fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801c100:	68fb      	ldr	r3, [r7, #12]
 801c102:	e853 3f00 	ldrex	r3, [r3]
 801c106:	60bb      	str	r3, [r7, #8]
   return(result);
 801c108:	68bb      	ldr	r3, [r7, #8]
 801c10a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801c10e:	61fb      	str	r3, [r7, #28]
 801c110:	687b      	ldr	r3, [r7, #4]
 801c112:	681b      	ldr	r3, [r3, #0]
 801c114:	461a      	mov	r2, r3
 801c116:	69fb      	ldr	r3, [r7, #28]
 801c118:	61bb      	str	r3, [r7, #24]
 801c11a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801c11c:	6979      	ldr	r1, [r7, #20]
 801c11e:	69ba      	ldr	r2, [r7, #24]
 801c120:	e841 2300 	strex	r3, r2, [r1]
 801c124:	613b      	str	r3, [r7, #16]
   return(result);
 801c126:	693b      	ldr	r3, [r7, #16]
 801c128:	2b00      	cmp	r3, #0
 801c12a:	d1e6      	bne.n	801c0fa <HAL_MultiProcessor_DisableMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 801c12c:	687b      	ldr	r3, [r7, #4]
 801c12e:	2220      	movs	r2, #32
 801c130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return (UART_CheckIdleState(huart));
 801c134:	6878      	ldr	r0, [r7, #4]
 801c136:	f000 ff15 	bl	801cf64 <UART_CheckIdleState>
 801c13a:	4603      	mov	r3, r0
}
 801c13c:	4618      	mov	r0, r3
 801c13e:	3720      	adds	r7, #32
 801c140:	46bd      	mov	sp, r7
 801c142:	bd80      	pop	{r7, pc}

0801c144 <HAL_MultiProcessor_EnterMuteMode>:
  * @note  To exit from mute mode, HAL_MultiProcessor_DisableMuteMode() API must be called.
  * @param huart UART handle.
  * @retval None
  */
void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
 801c144:	b480      	push	{r7}
 801c146:	b083      	sub	sp, #12
 801c148:	af00      	add	r7, sp, #0
 801c14a:	6078      	str	r0, [r7, #4]
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
 801c14c:	687b      	ldr	r3, [r7, #4]
 801c14e:	681b      	ldr	r3, [r3, #0]
 801c150:	699a      	ldr	r2, [r3, #24]
 801c152:	687b      	ldr	r3, [r7, #4]
 801c154:	681b      	ldr	r3, [r3, #0]
 801c156:	f042 0204 	orr.w	r2, r2, #4
 801c15a:	619a      	str	r2, [r3, #24]
}
 801c15c:	bf00      	nop
 801c15e:	370c      	adds	r7, #12
 801c160:	46bd      	mov	sp, r7
 801c162:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c166:	4770      	bx	lr

0801c168 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 801c168:	b480      	push	{r7}
 801c16a:	b08f      	sub	sp, #60	@ 0x3c
 801c16c:	af00      	add	r7, sp, #0
 801c16e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 801c170:	687b      	ldr	r3, [r7, #4]
 801c172:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801c176:	2b01      	cmp	r3, #1
 801c178:	d101      	bne.n	801c17e <HAL_HalfDuplex_EnableTransmitter+0x16>
 801c17a:	2302      	movs	r3, #2
 801c17c:	e042      	b.n	801c204 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 801c17e:	687b      	ldr	r3, [r7, #4]
 801c180:	2201      	movs	r2, #1
 801c182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 801c186:	687b      	ldr	r3, [r7, #4]
 801c188:	2224      	movs	r2, #36	@ 0x24
 801c18a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 801c18e:	687b      	ldr	r3, [r7, #4]
 801c190:	681b      	ldr	r3, [r3, #0]
 801c192:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801c194:	6a3b      	ldr	r3, [r7, #32]
 801c196:	e853 3f00 	ldrex	r3, [r3]
 801c19a:	61fb      	str	r3, [r7, #28]
   return(result);
 801c19c:	69fb      	ldr	r3, [r7, #28]
 801c19e:	f023 030c 	bic.w	r3, r3, #12
 801c1a2:	637b      	str	r3, [r7, #52]	@ 0x34
 801c1a4:	687b      	ldr	r3, [r7, #4]
 801c1a6:	681b      	ldr	r3, [r3, #0]
 801c1a8:	461a      	mov	r2, r3
 801c1aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c1ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c1ae:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801c1b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c1b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c1b4:	e841 2300 	strex	r3, r2, [r1]
 801c1b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801c1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c1bc:	2b00      	cmp	r3, #0
 801c1be:	d1e6      	bne.n	801c18e <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 801c1c0:	687b      	ldr	r3, [r7, #4]
 801c1c2:	681b      	ldr	r3, [r3, #0]
 801c1c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801c1c6:	68fb      	ldr	r3, [r7, #12]
 801c1c8:	e853 3f00 	ldrex	r3, [r3]
 801c1cc:	60bb      	str	r3, [r7, #8]
   return(result);
 801c1ce:	68bb      	ldr	r3, [r7, #8]
 801c1d0:	f043 0308 	orr.w	r3, r3, #8
 801c1d4:	633b      	str	r3, [r7, #48]	@ 0x30
 801c1d6:	687b      	ldr	r3, [r7, #4]
 801c1d8:	681b      	ldr	r3, [r3, #0]
 801c1da:	461a      	mov	r2, r3
 801c1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c1de:	61bb      	str	r3, [r7, #24]
 801c1e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801c1e2:	6979      	ldr	r1, [r7, #20]
 801c1e4:	69ba      	ldr	r2, [r7, #24]
 801c1e6:	e841 2300 	strex	r3, r2, [r1]
 801c1ea:	613b      	str	r3, [r7, #16]
   return(result);
 801c1ec:	693b      	ldr	r3, [r7, #16]
 801c1ee:	2b00      	cmp	r3, #0
 801c1f0:	d1e6      	bne.n	801c1c0 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 801c1f2:	687b      	ldr	r3, [r7, #4]
 801c1f4:	2220      	movs	r2, #32
 801c1f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 801c1fa:	687b      	ldr	r3, [r7, #4]
 801c1fc:	2200      	movs	r2, #0
 801c1fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801c202:	2300      	movs	r3, #0
}
 801c204:	4618      	mov	r0, r3
 801c206:	373c      	adds	r7, #60	@ 0x3c
 801c208:	46bd      	mov	sp, r7
 801c20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c20e:	4770      	bx	lr

0801c210 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 801c210:	b480      	push	{r7}
 801c212:	b08f      	sub	sp, #60	@ 0x3c
 801c214:	af00      	add	r7, sp, #0
 801c216:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 801c218:	687b      	ldr	r3, [r7, #4]
 801c21a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801c21e:	2b01      	cmp	r3, #1
 801c220:	d101      	bne.n	801c226 <HAL_HalfDuplex_EnableReceiver+0x16>
 801c222:	2302      	movs	r3, #2
 801c224:	e042      	b.n	801c2ac <HAL_HalfDuplex_EnableReceiver+0x9c>
 801c226:	687b      	ldr	r3, [r7, #4]
 801c228:	2201      	movs	r2, #1
 801c22a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 801c22e:	687b      	ldr	r3, [r7, #4]
 801c230:	2224      	movs	r2, #36	@ 0x24
 801c232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 801c236:	687b      	ldr	r3, [r7, #4]
 801c238:	681b      	ldr	r3, [r3, #0]
 801c23a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801c23c:	6a3b      	ldr	r3, [r7, #32]
 801c23e:	e853 3f00 	ldrex	r3, [r3]
 801c242:	61fb      	str	r3, [r7, #28]
   return(result);
 801c244:	69fb      	ldr	r3, [r7, #28]
 801c246:	f023 030c 	bic.w	r3, r3, #12
 801c24a:	637b      	str	r3, [r7, #52]	@ 0x34
 801c24c:	687b      	ldr	r3, [r7, #4]
 801c24e:	681b      	ldr	r3, [r3, #0]
 801c250:	461a      	mov	r2, r3
 801c252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c256:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801c258:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c25a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c25c:	e841 2300 	strex	r3, r2, [r1]
 801c260:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801c262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c264:	2b00      	cmp	r3, #0
 801c266:	d1e6      	bne.n	801c236 <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 801c268:	687b      	ldr	r3, [r7, #4]
 801c26a:	681b      	ldr	r3, [r3, #0]
 801c26c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801c26e:	68fb      	ldr	r3, [r7, #12]
 801c270:	e853 3f00 	ldrex	r3, [r3]
 801c274:	60bb      	str	r3, [r7, #8]
   return(result);
 801c276:	68bb      	ldr	r3, [r7, #8]
 801c278:	f043 0304 	orr.w	r3, r3, #4
 801c27c:	633b      	str	r3, [r7, #48]	@ 0x30
 801c27e:	687b      	ldr	r3, [r7, #4]
 801c280:	681b      	ldr	r3, [r3, #0]
 801c282:	461a      	mov	r2, r3
 801c284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c286:	61bb      	str	r3, [r7, #24]
 801c288:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801c28a:	6979      	ldr	r1, [r7, #20]
 801c28c:	69ba      	ldr	r2, [r7, #24]
 801c28e:	e841 2300 	strex	r3, r2, [r1]
 801c292:	613b      	str	r3, [r7, #16]
   return(result);
 801c294:	693b      	ldr	r3, [r7, #16]
 801c296:	2b00      	cmp	r3, #0
 801c298:	d1e6      	bne.n	801c268 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 801c29a:	687b      	ldr	r3, [r7, #4]
 801c29c:	2220      	movs	r2, #32
 801c29e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 801c2a2:	687b      	ldr	r3, [r7, #4]
 801c2a4:	2200      	movs	r2, #0
 801c2a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801c2aa:	2300      	movs	r3, #0
}
 801c2ac:	4618      	mov	r0, r3
 801c2ae:	373c      	adds	r7, #60	@ 0x3c
 801c2b0:	46bd      	mov	sp, r7
 801c2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c2b6:	4770      	bx	lr

0801c2b8 <HAL_LIN_SendBreak>:
  * @brief  Transmit break characters.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 801c2b8:	b480      	push	{r7}
 801c2ba:	b083      	sub	sp, #12
 801c2bc:	af00      	add	r7, sp, #0
 801c2be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));

  __HAL_LOCK(huart);
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801c2c6:	2b01      	cmp	r3, #1
 801c2c8:	d101      	bne.n	801c2ce <HAL_LIN_SendBreak+0x16>
 801c2ca:	2302      	movs	r3, #2
 801c2cc:	e018      	b.n	801c300 <HAL_LIN_SendBreak+0x48>
 801c2ce:	687b      	ldr	r3, [r7, #4]
 801c2d0:	2201      	movs	r2, #1
 801c2d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801c2d6:	687b      	ldr	r3, [r7, #4]
 801c2d8:	2224      	movs	r2, #36	@ 0x24
 801c2da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Send break characters */
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 801c2de:	687b      	ldr	r3, [r7, #4]
 801c2e0:	681b      	ldr	r3, [r3, #0]
 801c2e2:	699a      	ldr	r2, [r3, #24]
 801c2e4:	687b      	ldr	r3, [r7, #4]
 801c2e6:	681b      	ldr	r3, [r3, #0]
 801c2e8:	f042 0202 	orr.w	r2, r2, #2
 801c2ec:	619a      	str	r2, [r3, #24]

  huart->gState = HAL_UART_STATE_READY;
 801c2ee:	687b      	ldr	r3, [r7, #4]
 801c2f0:	2220      	movs	r2, #32
 801c2f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 801c2f6:	687b      	ldr	r3, [r7, #4]
 801c2f8:	2200      	movs	r2, #0
 801c2fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801c2fe:	2300      	movs	r3, #0
}
 801c300:	4618      	mov	r0, r3
 801c302:	370c      	adds	r7, #12
 801c304:	46bd      	mov	sp, r7
 801c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c30a:	4770      	bx	lr

0801c30c <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 801c30c:	b480      	push	{r7}
 801c30e:	b085      	sub	sp, #20
 801c310:	af00      	add	r7, sp, #0
 801c312:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 801c314:	687b      	ldr	r3, [r7, #4]
 801c316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801c31a:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 801c31c:	687b      	ldr	r3, [r7, #4]
 801c31e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801c322:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 801c324:	68fa      	ldr	r2, [r7, #12]
 801c326:	68bb      	ldr	r3, [r7, #8]
 801c328:	4313      	orrs	r3, r2
}
 801c32a:	4618      	mov	r0, r3
 801c32c:	3714      	adds	r7, #20
 801c32e:	46bd      	mov	sp, r7
 801c330:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c334:	4770      	bx	lr

0801c336 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 801c336:	b480      	push	{r7}
 801c338:	b083      	sub	sp, #12
 801c33a:	af00      	add	r7, sp, #0
 801c33c:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 801c33e:	687b      	ldr	r3, [r7, #4]
 801c340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 801c344:	4618      	mov	r0, r3
 801c346:	370c      	adds	r7, #12
 801c348:	46bd      	mov	sp, r7
 801c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c34e:	4770      	bx	lr

0801c350 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801c350:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801c354:	b092      	sub	sp, #72	@ 0x48
 801c356:	af00      	add	r7, sp, #0
 801c358:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801c35a:	2300      	movs	r3, #0
 801c35c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801c360:	697b      	ldr	r3, [r7, #20]
 801c362:	689a      	ldr	r2, [r3, #8]
 801c364:	697b      	ldr	r3, [r7, #20]
 801c366:	691b      	ldr	r3, [r3, #16]
 801c368:	431a      	orrs	r2, r3
 801c36a:	697b      	ldr	r3, [r7, #20]
 801c36c:	695b      	ldr	r3, [r3, #20]
 801c36e:	431a      	orrs	r2, r3
 801c370:	697b      	ldr	r3, [r7, #20]
 801c372:	69db      	ldr	r3, [r3, #28]
 801c374:	4313      	orrs	r3, r2
 801c376:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801c378:	697b      	ldr	r3, [r7, #20]
 801c37a:	681b      	ldr	r3, [r3, #0]
 801c37c:	681a      	ldr	r2, [r3, #0]
 801c37e:	4bbe      	ldr	r3, [pc, #760]	@ (801c678 <UART_SetConfig+0x328>)
 801c380:	4013      	ands	r3, r2
 801c382:	697a      	ldr	r2, [r7, #20]
 801c384:	6812      	ldr	r2, [r2, #0]
 801c386:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801c388:	430b      	orrs	r3, r1
 801c38a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801c38c:	697b      	ldr	r3, [r7, #20]
 801c38e:	681b      	ldr	r3, [r3, #0]
 801c390:	685b      	ldr	r3, [r3, #4]
 801c392:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801c396:	697b      	ldr	r3, [r7, #20]
 801c398:	68da      	ldr	r2, [r3, #12]
 801c39a:	697b      	ldr	r3, [r7, #20]
 801c39c:	681b      	ldr	r3, [r3, #0]
 801c39e:	430a      	orrs	r2, r1
 801c3a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801c3a2:	697b      	ldr	r3, [r7, #20]
 801c3a4:	699b      	ldr	r3, [r3, #24]
 801c3a6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801c3a8:	697b      	ldr	r3, [r7, #20]
 801c3aa:	681b      	ldr	r3, [r3, #0]
 801c3ac:	4ab3      	ldr	r2, [pc, #716]	@ (801c67c <UART_SetConfig+0x32c>)
 801c3ae:	4293      	cmp	r3, r2
 801c3b0:	d004      	beq.n	801c3bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801c3b2:	697b      	ldr	r3, [r7, #20]
 801c3b4:	6a1b      	ldr	r3, [r3, #32]
 801c3b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c3b8:	4313      	orrs	r3, r2
 801c3ba:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801c3bc:	697b      	ldr	r3, [r7, #20]
 801c3be:	681b      	ldr	r3, [r3, #0]
 801c3c0:	689a      	ldr	r2, [r3, #8]
 801c3c2:	4baf      	ldr	r3, [pc, #700]	@ (801c680 <UART_SetConfig+0x330>)
 801c3c4:	4013      	ands	r3, r2
 801c3c6:	697a      	ldr	r2, [r7, #20]
 801c3c8:	6812      	ldr	r2, [r2, #0]
 801c3ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801c3cc:	430b      	orrs	r3, r1
 801c3ce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801c3d0:	697b      	ldr	r3, [r7, #20]
 801c3d2:	681b      	ldr	r3, [r3, #0]
 801c3d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c3d6:	f023 010f 	bic.w	r1, r3, #15
 801c3da:	697b      	ldr	r3, [r7, #20]
 801c3dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801c3de:	697b      	ldr	r3, [r7, #20]
 801c3e0:	681b      	ldr	r3, [r3, #0]
 801c3e2:	430a      	orrs	r2, r1
 801c3e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801c3e6:	697b      	ldr	r3, [r7, #20]
 801c3e8:	681b      	ldr	r3, [r3, #0]
 801c3ea:	4aa6      	ldr	r2, [pc, #664]	@ (801c684 <UART_SetConfig+0x334>)
 801c3ec:	4293      	cmp	r3, r2
 801c3ee:	d177      	bne.n	801c4e0 <UART_SetConfig+0x190>
 801c3f0:	4ba5      	ldr	r3, [pc, #660]	@ (801c688 <UART_SetConfig+0x338>)
 801c3f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c3f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801c3f8:	2b28      	cmp	r3, #40	@ 0x28
 801c3fa:	d86d      	bhi.n	801c4d8 <UART_SetConfig+0x188>
 801c3fc:	a201      	add	r2, pc, #4	@ (adr r2, 801c404 <UART_SetConfig+0xb4>)
 801c3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c402:	bf00      	nop
 801c404:	0801c4a9 	.word	0x0801c4a9
 801c408:	0801c4d9 	.word	0x0801c4d9
 801c40c:	0801c4d9 	.word	0x0801c4d9
 801c410:	0801c4d9 	.word	0x0801c4d9
 801c414:	0801c4d9 	.word	0x0801c4d9
 801c418:	0801c4d9 	.word	0x0801c4d9
 801c41c:	0801c4d9 	.word	0x0801c4d9
 801c420:	0801c4d9 	.word	0x0801c4d9
 801c424:	0801c4b1 	.word	0x0801c4b1
 801c428:	0801c4d9 	.word	0x0801c4d9
 801c42c:	0801c4d9 	.word	0x0801c4d9
 801c430:	0801c4d9 	.word	0x0801c4d9
 801c434:	0801c4d9 	.word	0x0801c4d9
 801c438:	0801c4d9 	.word	0x0801c4d9
 801c43c:	0801c4d9 	.word	0x0801c4d9
 801c440:	0801c4d9 	.word	0x0801c4d9
 801c444:	0801c4b9 	.word	0x0801c4b9
 801c448:	0801c4d9 	.word	0x0801c4d9
 801c44c:	0801c4d9 	.word	0x0801c4d9
 801c450:	0801c4d9 	.word	0x0801c4d9
 801c454:	0801c4d9 	.word	0x0801c4d9
 801c458:	0801c4d9 	.word	0x0801c4d9
 801c45c:	0801c4d9 	.word	0x0801c4d9
 801c460:	0801c4d9 	.word	0x0801c4d9
 801c464:	0801c4c1 	.word	0x0801c4c1
 801c468:	0801c4d9 	.word	0x0801c4d9
 801c46c:	0801c4d9 	.word	0x0801c4d9
 801c470:	0801c4d9 	.word	0x0801c4d9
 801c474:	0801c4d9 	.word	0x0801c4d9
 801c478:	0801c4d9 	.word	0x0801c4d9
 801c47c:	0801c4d9 	.word	0x0801c4d9
 801c480:	0801c4d9 	.word	0x0801c4d9
 801c484:	0801c4c9 	.word	0x0801c4c9
 801c488:	0801c4d9 	.word	0x0801c4d9
 801c48c:	0801c4d9 	.word	0x0801c4d9
 801c490:	0801c4d9 	.word	0x0801c4d9
 801c494:	0801c4d9 	.word	0x0801c4d9
 801c498:	0801c4d9 	.word	0x0801c4d9
 801c49c:	0801c4d9 	.word	0x0801c4d9
 801c4a0:	0801c4d9 	.word	0x0801c4d9
 801c4a4:	0801c4d1 	.word	0x0801c4d1
 801c4a8:	2301      	movs	r3, #1
 801c4aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c4ae:	e222      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c4b0:	2304      	movs	r3, #4
 801c4b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c4b6:	e21e      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c4b8:	2308      	movs	r3, #8
 801c4ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c4be:	e21a      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c4c0:	2310      	movs	r3, #16
 801c4c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c4c6:	e216      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c4c8:	2320      	movs	r3, #32
 801c4ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c4ce:	e212      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c4d0:	2340      	movs	r3, #64	@ 0x40
 801c4d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c4d6:	e20e      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c4d8:	2380      	movs	r3, #128	@ 0x80
 801c4da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c4de:	e20a      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c4e0:	697b      	ldr	r3, [r7, #20]
 801c4e2:	681b      	ldr	r3, [r3, #0]
 801c4e4:	4a69      	ldr	r2, [pc, #420]	@ (801c68c <UART_SetConfig+0x33c>)
 801c4e6:	4293      	cmp	r3, r2
 801c4e8:	d130      	bne.n	801c54c <UART_SetConfig+0x1fc>
 801c4ea:	4b67      	ldr	r3, [pc, #412]	@ (801c688 <UART_SetConfig+0x338>)
 801c4ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c4ee:	f003 0307 	and.w	r3, r3, #7
 801c4f2:	2b05      	cmp	r3, #5
 801c4f4:	d826      	bhi.n	801c544 <UART_SetConfig+0x1f4>
 801c4f6:	a201      	add	r2, pc, #4	@ (adr r2, 801c4fc <UART_SetConfig+0x1ac>)
 801c4f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c4fc:	0801c515 	.word	0x0801c515
 801c500:	0801c51d 	.word	0x0801c51d
 801c504:	0801c525 	.word	0x0801c525
 801c508:	0801c52d 	.word	0x0801c52d
 801c50c:	0801c535 	.word	0x0801c535
 801c510:	0801c53d 	.word	0x0801c53d
 801c514:	2300      	movs	r3, #0
 801c516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c51a:	e1ec      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c51c:	2304      	movs	r3, #4
 801c51e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c522:	e1e8      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c524:	2308      	movs	r3, #8
 801c526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c52a:	e1e4      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c52c:	2310      	movs	r3, #16
 801c52e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c532:	e1e0      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c534:	2320      	movs	r3, #32
 801c536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c53a:	e1dc      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c53c:	2340      	movs	r3, #64	@ 0x40
 801c53e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c542:	e1d8      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c544:	2380      	movs	r3, #128	@ 0x80
 801c546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c54a:	e1d4      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c54c:	697b      	ldr	r3, [r7, #20]
 801c54e:	681b      	ldr	r3, [r3, #0]
 801c550:	4a4f      	ldr	r2, [pc, #316]	@ (801c690 <UART_SetConfig+0x340>)
 801c552:	4293      	cmp	r3, r2
 801c554:	d130      	bne.n	801c5b8 <UART_SetConfig+0x268>
 801c556:	4b4c      	ldr	r3, [pc, #304]	@ (801c688 <UART_SetConfig+0x338>)
 801c558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c55a:	f003 0307 	and.w	r3, r3, #7
 801c55e:	2b05      	cmp	r3, #5
 801c560:	d826      	bhi.n	801c5b0 <UART_SetConfig+0x260>
 801c562:	a201      	add	r2, pc, #4	@ (adr r2, 801c568 <UART_SetConfig+0x218>)
 801c564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c568:	0801c581 	.word	0x0801c581
 801c56c:	0801c589 	.word	0x0801c589
 801c570:	0801c591 	.word	0x0801c591
 801c574:	0801c599 	.word	0x0801c599
 801c578:	0801c5a1 	.word	0x0801c5a1
 801c57c:	0801c5a9 	.word	0x0801c5a9
 801c580:	2300      	movs	r3, #0
 801c582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c586:	e1b6      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c588:	2304      	movs	r3, #4
 801c58a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c58e:	e1b2      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c590:	2308      	movs	r3, #8
 801c592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c596:	e1ae      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c598:	2310      	movs	r3, #16
 801c59a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c59e:	e1aa      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c5a0:	2320      	movs	r3, #32
 801c5a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c5a6:	e1a6      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c5a8:	2340      	movs	r3, #64	@ 0x40
 801c5aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c5ae:	e1a2      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c5b0:	2380      	movs	r3, #128	@ 0x80
 801c5b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c5b6:	e19e      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c5b8:	697b      	ldr	r3, [r7, #20]
 801c5ba:	681b      	ldr	r3, [r3, #0]
 801c5bc:	4a35      	ldr	r2, [pc, #212]	@ (801c694 <UART_SetConfig+0x344>)
 801c5be:	4293      	cmp	r3, r2
 801c5c0:	d130      	bne.n	801c624 <UART_SetConfig+0x2d4>
 801c5c2:	4b31      	ldr	r3, [pc, #196]	@ (801c688 <UART_SetConfig+0x338>)
 801c5c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c5c6:	f003 0307 	and.w	r3, r3, #7
 801c5ca:	2b05      	cmp	r3, #5
 801c5cc:	d826      	bhi.n	801c61c <UART_SetConfig+0x2cc>
 801c5ce:	a201      	add	r2, pc, #4	@ (adr r2, 801c5d4 <UART_SetConfig+0x284>)
 801c5d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c5d4:	0801c5ed 	.word	0x0801c5ed
 801c5d8:	0801c5f5 	.word	0x0801c5f5
 801c5dc:	0801c5fd 	.word	0x0801c5fd
 801c5e0:	0801c605 	.word	0x0801c605
 801c5e4:	0801c60d 	.word	0x0801c60d
 801c5e8:	0801c615 	.word	0x0801c615
 801c5ec:	2300      	movs	r3, #0
 801c5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c5f2:	e180      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c5f4:	2304      	movs	r3, #4
 801c5f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c5fa:	e17c      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c5fc:	2308      	movs	r3, #8
 801c5fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c602:	e178      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c604:	2310      	movs	r3, #16
 801c606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c60a:	e174      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c60c:	2320      	movs	r3, #32
 801c60e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c612:	e170      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c614:	2340      	movs	r3, #64	@ 0x40
 801c616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c61a:	e16c      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c61c:	2380      	movs	r3, #128	@ 0x80
 801c61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c622:	e168      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c624:	697b      	ldr	r3, [r7, #20]
 801c626:	681b      	ldr	r3, [r3, #0]
 801c628:	4a1b      	ldr	r2, [pc, #108]	@ (801c698 <UART_SetConfig+0x348>)
 801c62a:	4293      	cmp	r3, r2
 801c62c:	d142      	bne.n	801c6b4 <UART_SetConfig+0x364>
 801c62e:	4b16      	ldr	r3, [pc, #88]	@ (801c688 <UART_SetConfig+0x338>)
 801c630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c632:	f003 0307 	and.w	r3, r3, #7
 801c636:	2b05      	cmp	r3, #5
 801c638:	d838      	bhi.n	801c6ac <UART_SetConfig+0x35c>
 801c63a:	a201      	add	r2, pc, #4	@ (adr r2, 801c640 <UART_SetConfig+0x2f0>)
 801c63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c640:	0801c659 	.word	0x0801c659
 801c644:	0801c661 	.word	0x0801c661
 801c648:	0801c669 	.word	0x0801c669
 801c64c:	0801c671 	.word	0x0801c671
 801c650:	0801c69d 	.word	0x0801c69d
 801c654:	0801c6a5 	.word	0x0801c6a5
 801c658:	2300      	movs	r3, #0
 801c65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c65e:	e14a      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c660:	2304      	movs	r3, #4
 801c662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c666:	e146      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c668:	2308      	movs	r3, #8
 801c66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c66e:	e142      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c670:	2310      	movs	r3, #16
 801c672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c676:	e13e      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c678:	cfff69f3 	.word	0xcfff69f3
 801c67c:	58000c00 	.word	0x58000c00
 801c680:	11fff4ff 	.word	0x11fff4ff
 801c684:	40011000 	.word	0x40011000
 801c688:	58024400 	.word	0x58024400
 801c68c:	40004400 	.word	0x40004400
 801c690:	40004800 	.word	0x40004800
 801c694:	40004c00 	.word	0x40004c00
 801c698:	40005000 	.word	0x40005000
 801c69c:	2320      	movs	r3, #32
 801c69e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c6a2:	e128      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c6a4:	2340      	movs	r3, #64	@ 0x40
 801c6a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c6aa:	e124      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c6ac:	2380      	movs	r3, #128	@ 0x80
 801c6ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c6b2:	e120      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c6b4:	697b      	ldr	r3, [r7, #20]
 801c6b6:	681b      	ldr	r3, [r3, #0]
 801c6b8:	4acb      	ldr	r2, [pc, #812]	@ (801c9e8 <UART_SetConfig+0x698>)
 801c6ba:	4293      	cmp	r3, r2
 801c6bc:	d176      	bne.n	801c7ac <UART_SetConfig+0x45c>
 801c6be:	4bcb      	ldr	r3, [pc, #812]	@ (801c9ec <UART_SetConfig+0x69c>)
 801c6c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c6c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801c6c6:	2b28      	cmp	r3, #40	@ 0x28
 801c6c8:	d86c      	bhi.n	801c7a4 <UART_SetConfig+0x454>
 801c6ca:	a201      	add	r2, pc, #4	@ (adr r2, 801c6d0 <UART_SetConfig+0x380>)
 801c6cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c6d0:	0801c775 	.word	0x0801c775
 801c6d4:	0801c7a5 	.word	0x0801c7a5
 801c6d8:	0801c7a5 	.word	0x0801c7a5
 801c6dc:	0801c7a5 	.word	0x0801c7a5
 801c6e0:	0801c7a5 	.word	0x0801c7a5
 801c6e4:	0801c7a5 	.word	0x0801c7a5
 801c6e8:	0801c7a5 	.word	0x0801c7a5
 801c6ec:	0801c7a5 	.word	0x0801c7a5
 801c6f0:	0801c77d 	.word	0x0801c77d
 801c6f4:	0801c7a5 	.word	0x0801c7a5
 801c6f8:	0801c7a5 	.word	0x0801c7a5
 801c6fc:	0801c7a5 	.word	0x0801c7a5
 801c700:	0801c7a5 	.word	0x0801c7a5
 801c704:	0801c7a5 	.word	0x0801c7a5
 801c708:	0801c7a5 	.word	0x0801c7a5
 801c70c:	0801c7a5 	.word	0x0801c7a5
 801c710:	0801c785 	.word	0x0801c785
 801c714:	0801c7a5 	.word	0x0801c7a5
 801c718:	0801c7a5 	.word	0x0801c7a5
 801c71c:	0801c7a5 	.word	0x0801c7a5
 801c720:	0801c7a5 	.word	0x0801c7a5
 801c724:	0801c7a5 	.word	0x0801c7a5
 801c728:	0801c7a5 	.word	0x0801c7a5
 801c72c:	0801c7a5 	.word	0x0801c7a5
 801c730:	0801c78d 	.word	0x0801c78d
 801c734:	0801c7a5 	.word	0x0801c7a5
 801c738:	0801c7a5 	.word	0x0801c7a5
 801c73c:	0801c7a5 	.word	0x0801c7a5
 801c740:	0801c7a5 	.word	0x0801c7a5
 801c744:	0801c7a5 	.word	0x0801c7a5
 801c748:	0801c7a5 	.word	0x0801c7a5
 801c74c:	0801c7a5 	.word	0x0801c7a5
 801c750:	0801c795 	.word	0x0801c795
 801c754:	0801c7a5 	.word	0x0801c7a5
 801c758:	0801c7a5 	.word	0x0801c7a5
 801c75c:	0801c7a5 	.word	0x0801c7a5
 801c760:	0801c7a5 	.word	0x0801c7a5
 801c764:	0801c7a5 	.word	0x0801c7a5
 801c768:	0801c7a5 	.word	0x0801c7a5
 801c76c:	0801c7a5 	.word	0x0801c7a5
 801c770:	0801c79d 	.word	0x0801c79d
 801c774:	2301      	movs	r3, #1
 801c776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c77a:	e0bc      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c77c:	2304      	movs	r3, #4
 801c77e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c782:	e0b8      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c784:	2308      	movs	r3, #8
 801c786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c78a:	e0b4      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c78c:	2310      	movs	r3, #16
 801c78e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c792:	e0b0      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c794:	2320      	movs	r3, #32
 801c796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c79a:	e0ac      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c79c:	2340      	movs	r3, #64	@ 0x40
 801c79e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c7a2:	e0a8      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c7a4:	2380      	movs	r3, #128	@ 0x80
 801c7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c7aa:	e0a4      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c7ac:	697b      	ldr	r3, [r7, #20]
 801c7ae:	681b      	ldr	r3, [r3, #0]
 801c7b0:	4a8f      	ldr	r2, [pc, #572]	@ (801c9f0 <UART_SetConfig+0x6a0>)
 801c7b2:	4293      	cmp	r3, r2
 801c7b4:	d130      	bne.n	801c818 <UART_SetConfig+0x4c8>
 801c7b6:	4b8d      	ldr	r3, [pc, #564]	@ (801c9ec <UART_SetConfig+0x69c>)
 801c7b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c7ba:	f003 0307 	and.w	r3, r3, #7
 801c7be:	2b05      	cmp	r3, #5
 801c7c0:	d826      	bhi.n	801c810 <UART_SetConfig+0x4c0>
 801c7c2:	a201      	add	r2, pc, #4	@ (adr r2, 801c7c8 <UART_SetConfig+0x478>)
 801c7c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c7c8:	0801c7e1 	.word	0x0801c7e1
 801c7cc:	0801c7e9 	.word	0x0801c7e9
 801c7d0:	0801c7f1 	.word	0x0801c7f1
 801c7d4:	0801c7f9 	.word	0x0801c7f9
 801c7d8:	0801c801 	.word	0x0801c801
 801c7dc:	0801c809 	.word	0x0801c809
 801c7e0:	2300      	movs	r3, #0
 801c7e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c7e6:	e086      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c7e8:	2304      	movs	r3, #4
 801c7ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c7ee:	e082      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c7f0:	2308      	movs	r3, #8
 801c7f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c7f6:	e07e      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c7f8:	2310      	movs	r3, #16
 801c7fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c7fe:	e07a      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c800:	2320      	movs	r3, #32
 801c802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c806:	e076      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c808:	2340      	movs	r3, #64	@ 0x40
 801c80a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c80e:	e072      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c810:	2380      	movs	r3, #128	@ 0x80
 801c812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c816:	e06e      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c818:	697b      	ldr	r3, [r7, #20]
 801c81a:	681b      	ldr	r3, [r3, #0]
 801c81c:	4a75      	ldr	r2, [pc, #468]	@ (801c9f4 <UART_SetConfig+0x6a4>)
 801c81e:	4293      	cmp	r3, r2
 801c820:	d130      	bne.n	801c884 <UART_SetConfig+0x534>
 801c822:	4b72      	ldr	r3, [pc, #456]	@ (801c9ec <UART_SetConfig+0x69c>)
 801c824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c826:	f003 0307 	and.w	r3, r3, #7
 801c82a:	2b05      	cmp	r3, #5
 801c82c:	d826      	bhi.n	801c87c <UART_SetConfig+0x52c>
 801c82e:	a201      	add	r2, pc, #4	@ (adr r2, 801c834 <UART_SetConfig+0x4e4>)
 801c830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c834:	0801c84d 	.word	0x0801c84d
 801c838:	0801c855 	.word	0x0801c855
 801c83c:	0801c85d 	.word	0x0801c85d
 801c840:	0801c865 	.word	0x0801c865
 801c844:	0801c86d 	.word	0x0801c86d
 801c848:	0801c875 	.word	0x0801c875
 801c84c:	2300      	movs	r3, #0
 801c84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c852:	e050      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c854:	2304      	movs	r3, #4
 801c856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c85a:	e04c      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c85c:	2308      	movs	r3, #8
 801c85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c862:	e048      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c864:	2310      	movs	r3, #16
 801c866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c86a:	e044      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c86c:	2320      	movs	r3, #32
 801c86e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c872:	e040      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c874:	2340      	movs	r3, #64	@ 0x40
 801c876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c87a:	e03c      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c87c:	2380      	movs	r3, #128	@ 0x80
 801c87e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c882:	e038      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c884:	697b      	ldr	r3, [r7, #20]
 801c886:	681b      	ldr	r3, [r3, #0]
 801c888:	4a5b      	ldr	r2, [pc, #364]	@ (801c9f8 <UART_SetConfig+0x6a8>)
 801c88a:	4293      	cmp	r3, r2
 801c88c:	d130      	bne.n	801c8f0 <UART_SetConfig+0x5a0>
 801c88e:	4b57      	ldr	r3, [pc, #348]	@ (801c9ec <UART_SetConfig+0x69c>)
 801c890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c892:	f003 0307 	and.w	r3, r3, #7
 801c896:	2b05      	cmp	r3, #5
 801c898:	d826      	bhi.n	801c8e8 <UART_SetConfig+0x598>
 801c89a:	a201      	add	r2, pc, #4	@ (adr r2, 801c8a0 <UART_SetConfig+0x550>)
 801c89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c8a0:	0801c8b9 	.word	0x0801c8b9
 801c8a4:	0801c8c1 	.word	0x0801c8c1
 801c8a8:	0801c8c9 	.word	0x0801c8c9
 801c8ac:	0801c8d1 	.word	0x0801c8d1
 801c8b0:	0801c8d9 	.word	0x0801c8d9
 801c8b4:	0801c8e1 	.word	0x0801c8e1
 801c8b8:	2302      	movs	r3, #2
 801c8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c8be:	e01a      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c8c0:	2304      	movs	r3, #4
 801c8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c8c6:	e016      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c8c8:	2308      	movs	r3, #8
 801c8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c8ce:	e012      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c8d0:	2310      	movs	r3, #16
 801c8d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c8d6:	e00e      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c8d8:	2320      	movs	r3, #32
 801c8da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c8de:	e00a      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c8e0:	2340      	movs	r3, #64	@ 0x40
 801c8e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c8e6:	e006      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c8e8:	2380      	movs	r3, #128	@ 0x80
 801c8ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801c8ee:	e002      	b.n	801c8f6 <UART_SetConfig+0x5a6>
 801c8f0:	2380      	movs	r3, #128	@ 0x80
 801c8f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801c8f6:	697b      	ldr	r3, [r7, #20]
 801c8f8:	681b      	ldr	r3, [r3, #0]
 801c8fa:	4a3f      	ldr	r2, [pc, #252]	@ (801c9f8 <UART_SetConfig+0x6a8>)
 801c8fc:	4293      	cmp	r3, r2
 801c8fe:	f040 80f8 	bne.w	801caf2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801c902:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801c906:	2b20      	cmp	r3, #32
 801c908:	dc46      	bgt.n	801c998 <UART_SetConfig+0x648>
 801c90a:	2b02      	cmp	r3, #2
 801c90c:	f2c0 8082 	blt.w	801ca14 <UART_SetConfig+0x6c4>
 801c910:	3b02      	subs	r3, #2
 801c912:	2b1e      	cmp	r3, #30
 801c914:	d87e      	bhi.n	801ca14 <UART_SetConfig+0x6c4>
 801c916:	a201      	add	r2, pc, #4	@ (adr r2, 801c91c <UART_SetConfig+0x5cc>)
 801c918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c91c:	0801c99f 	.word	0x0801c99f
 801c920:	0801ca15 	.word	0x0801ca15
 801c924:	0801c9a7 	.word	0x0801c9a7
 801c928:	0801ca15 	.word	0x0801ca15
 801c92c:	0801ca15 	.word	0x0801ca15
 801c930:	0801ca15 	.word	0x0801ca15
 801c934:	0801c9b7 	.word	0x0801c9b7
 801c938:	0801ca15 	.word	0x0801ca15
 801c93c:	0801ca15 	.word	0x0801ca15
 801c940:	0801ca15 	.word	0x0801ca15
 801c944:	0801ca15 	.word	0x0801ca15
 801c948:	0801ca15 	.word	0x0801ca15
 801c94c:	0801ca15 	.word	0x0801ca15
 801c950:	0801ca15 	.word	0x0801ca15
 801c954:	0801c9c7 	.word	0x0801c9c7
 801c958:	0801ca15 	.word	0x0801ca15
 801c95c:	0801ca15 	.word	0x0801ca15
 801c960:	0801ca15 	.word	0x0801ca15
 801c964:	0801ca15 	.word	0x0801ca15
 801c968:	0801ca15 	.word	0x0801ca15
 801c96c:	0801ca15 	.word	0x0801ca15
 801c970:	0801ca15 	.word	0x0801ca15
 801c974:	0801ca15 	.word	0x0801ca15
 801c978:	0801ca15 	.word	0x0801ca15
 801c97c:	0801ca15 	.word	0x0801ca15
 801c980:	0801ca15 	.word	0x0801ca15
 801c984:	0801ca15 	.word	0x0801ca15
 801c988:	0801ca15 	.word	0x0801ca15
 801c98c:	0801ca15 	.word	0x0801ca15
 801c990:	0801ca15 	.word	0x0801ca15
 801c994:	0801ca07 	.word	0x0801ca07
 801c998:	2b40      	cmp	r3, #64	@ 0x40
 801c99a:	d037      	beq.n	801ca0c <UART_SetConfig+0x6bc>
 801c99c:	e03a      	b.n	801ca14 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801c99e:	f7fc fb4b 	bl	8019038 <HAL_RCCEx_GetD3PCLK1Freq>
 801c9a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801c9a4:	e03c      	b.n	801ca20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801c9a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801c9aa:	4618      	mov	r0, r3
 801c9ac:	f7fc fb5a 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801c9b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c9b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801c9b4:	e034      	b.n	801ca20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801c9b6:	f107 0318 	add.w	r3, r7, #24
 801c9ba:	4618      	mov	r0, r3
 801c9bc:	f7fc fca6 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801c9c0:	69fb      	ldr	r3, [r7, #28]
 801c9c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801c9c4:	e02c      	b.n	801ca20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801c9c6:	4b09      	ldr	r3, [pc, #36]	@ (801c9ec <UART_SetConfig+0x69c>)
 801c9c8:	681b      	ldr	r3, [r3, #0]
 801c9ca:	f003 0320 	and.w	r3, r3, #32
 801c9ce:	2b00      	cmp	r3, #0
 801c9d0:	d016      	beq.n	801ca00 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801c9d2:	4b06      	ldr	r3, [pc, #24]	@ (801c9ec <UART_SetConfig+0x69c>)
 801c9d4:	681b      	ldr	r3, [r3, #0]
 801c9d6:	08db      	lsrs	r3, r3, #3
 801c9d8:	f003 0303 	and.w	r3, r3, #3
 801c9dc:	4a07      	ldr	r2, [pc, #28]	@ (801c9fc <UART_SetConfig+0x6ac>)
 801c9de:	fa22 f303 	lsr.w	r3, r2, r3
 801c9e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801c9e4:	e01c      	b.n	801ca20 <UART_SetConfig+0x6d0>
 801c9e6:	bf00      	nop
 801c9e8:	40011400 	.word	0x40011400
 801c9ec:	58024400 	.word	0x58024400
 801c9f0:	40007800 	.word	0x40007800
 801c9f4:	40007c00 	.word	0x40007c00
 801c9f8:	58000c00 	.word	0x58000c00
 801c9fc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 801ca00:	4b9d      	ldr	r3, [pc, #628]	@ (801cc78 <UART_SetConfig+0x928>)
 801ca02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801ca04:	e00c      	b.n	801ca20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801ca06:	4b9d      	ldr	r3, [pc, #628]	@ (801cc7c <UART_SetConfig+0x92c>)
 801ca08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801ca0a:	e009      	b.n	801ca20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801ca0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801ca10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801ca12:	e005      	b.n	801ca20 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 801ca14:	2300      	movs	r3, #0
 801ca16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801ca18:	2301      	movs	r3, #1
 801ca1a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801ca1e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801ca20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca22:	2b00      	cmp	r3, #0
 801ca24:	f000 81de 	beq.w	801cde4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801ca28:	697b      	ldr	r3, [r7, #20]
 801ca2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ca2c:	4a94      	ldr	r2, [pc, #592]	@ (801cc80 <UART_SetConfig+0x930>)
 801ca2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801ca32:	461a      	mov	r2, r3
 801ca34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca36:	fbb3 f3f2 	udiv	r3, r3, r2
 801ca3a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801ca3c:	697b      	ldr	r3, [r7, #20]
 801ca3e:	685a      	ldr	r2, [r3, #4]
 801ca40:	4613      	mov	r3, r2
 801ca42:	005b      	lsls	r3, r3, #1
 801ca44:	4413      	add	r3, r2
 801ca46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ca48:	429a      	cmp	r2, r3
 801ca4a:	d305      	bcc.n	801ca58 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801ca4c:	697b      	ldr	r3, [r7, #20]
 801ca4e:	685b      	ldr	r3, [r3, #4]
 801ca50:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801ca52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ca54:	429a      	cmp	r2, r3
 801ca56:	d903      	bls.n	801ca60 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 801ca58:	2301      	movs	r3, #1
 801ca5a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801ca5e:	e1c1      	b.n	801cde4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801ca60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ca62:	2200      	movs	r2, #0
 801ca64:	60bb      	str	r3, [r7, #8]
 801ca66:	60fa      	str	r2, [r7, #12]
 801ca68:	697b      	ldr	r3, [r7, #20]
 801ca6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ca6c:	4a84      	ldr	r2, [pc, #528]	@ (801cc80 <UART_SetConfig+0x930>)
 801ca6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801ca72:	b29b      	uxth	r3, r3
 801ca74:	2200      	movs	r2, #0
 801ca76:	603b      	str	r3, [r7, #0]
 801ca78:	607a      	str	r2, [r7, #4]
 801ca7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ca7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801ca82:	f7e3 fc79 	bl	8000378 <__aeabi_uldivmod>
 801ca86:	4602      	mov	r2, r0
 801ca88:	460b      	mov	r3, r1
 801ca8a:	4610      	mov	r0, r2
 801ca8c:	4619      	mov	r1, r3
 801ca8e:	f04f 0200 	mov.w	r2, #0
 801ca92:	f04f 0300 	mov.w	r3, #0
 801ca96:	020b      	lsls	r3, r1, #8
 801ca98:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801ca9c:	0202      	lsls	r2, r0, #8
 801ca9e:	6979      	ldr	r1, [r7, #20]
 801caa0:	6849      	ldr	r1, [r1, #4]
 801caa2:	0849      	lsrs	r1, r1, #1
 801caa4:	2000      	movs	r0, #0
 801caa6:	460c      	mov	r4, r1
 801caa8:	4605      	mov	r5, r0
 801caaa:	eb12 0804 	adds.w	r8, r2, r4
 801caae:	eb43 0905 	adc.w	r9, r3, r5
 801cab2:	697b      	ldr	r3, [r7, #20]
 801cab4:	685b      	ldr	r3, [r3, #4]
 801cab6:	2200      	movs	r2, #0
 801cab8:	469a      	mov	sl, r3
 801caba:	4693      	mov	fp, r2
 801cabc:	4652      	mov	r2, sl
 801cabe:	465b      	mov	r3, fp
 801cac0:	4640      	mov	r0, r8
 801cac2:	4649      	mov	r1, r9
 801cac4:	f7e3 fc58 	bl	8000378 <__aeabi_uldivmod>
 801cac8:	4602      	mov	r2, r0
 801caca:	460b      	mov	r3, r1
 801cacc:	4613      	mov	r3, r2
 801cace:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801cad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cad2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801cad6:	d308      	bcc.n	801caea <UART_SetConfig+0x79a>
 801cad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cada:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801cade:	d204      	bcs.n	801caea <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801cae0:	697b      	ldr	r3, [r7, #20]
 801cae2:	681b      	ldr	r3, [r3, #0]
 801cae4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cae6:	60da      	str	r2, [r3, #12]
 801cae8:	e17c      	b.n	801cde4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 801caea:	2301      	movs	r3, #1
 801caec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801caf0:	e178      	b.n	801cde4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801caf2:	697b      	ldr	r3, [r7, #20]
 801caf4:	69db      	ldr	r3, [r3, #28]
 801caf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801cafa:	f040 80c5 	bne.w	801cc88 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801cafe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801cb02:	2b20      	cmp	r3, #32
 801cb04:	dc48      	bgt.n	801cb98 <UART_SetConfig+0x848>
 801cb06:	2b00      	cmp	r3, #0
 801cb08:	db7b      	blt.n	801cc02 <UART_SetConfig+0x8b2>
 801cb0a:	2b20      	cmp	r3, #32
 801cb0c:	d879      	bhi.n	801cc02 <UART_SetConfig+0x8b2>
 801cb0e:	a201      	add	r2, pc, #4	@ (adr r2, 801cb14 <UART_SetConfig+0x7c4>)
 801cb10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cb14:	0801cb9f 	.word	0x0801cb9f
 801cb18:	0801cba7 	.word	0x0801cba7
 801cb1c:	0801cc03 	.word	0x0801cc03
 801cb20:	0801cc03 	.word	0x0801cc03
 801cb24:	0801cbaf 	.word	0x0801cbaf
 801cb28:	0801cc03 	.word	0x0801cc03
 801cb2c:	0801cc03 	.word	0x0801cc03
 801cb30:	0801cc03 	.word	0x0801cc03
 801cb34:	0801cbbf 	.word	0x0801cbbf
 801cb38:	0801cc03 	.word	0x0801cc03
 801cb3c:	0801cc03 	.word	0x0801cc03
 801cb40:	0801cc03 	.word	0x0801cc03
 801cb44:	0801cc03 	.word	0x0801cc03
 801cb48:	0801cc03 	.word	0x0801cc03
 801cb4c:	0801cc03 	.word	0x0801cc03
 801cb50:	0801cc03 	.word	0x0801cc03
 801cb54:	0801cbcf 	.word	0x0801cbcf
 801cb58:	0801cc03 	.word	0x0801cc03
 801cb5c:	0801cc03 	.word	0x0801cc03
 801cb60:	0801cc03 	.word	0x0801cc03
 801cb64:	0801cc03 	.word	0x0801cc03
 801cb68:	0801cc03 	.word	0x0801cc03
 801cb6c:	0801cc03 	.word	0x0801cc03
 801cb70:	0801cc03 	.word	0x0801cc03
 801cb74:	0801cc03 	.word	0x0801cc03
 801cb78:	0801cc03 	.word	0x0801cc03
 801cb7c:	0801cc03 	.word	0x0801cc03
 801cb80:	0801cc03 	.word	0x0801cc03
 801cb84:	0801cc03 	.word	0x0801cc03
 801cb88:	0801cc03 	.word	0x0801cc03
 801cb8c:	0801cc03 	.word	0x0801cc03
 801cb90:	0801cc03 	.word	0x0801cc03
 801cb94:	0801cbf5 	.word	0x0801cbf5
 801cb98:	2b40      	cmp	r3, #64	@ 0x40
 801cb9a:	d02e      	beq.n	801cbfa <UART_SetConfig+0x8aa>
 801cb9c:	e031      	b.n	801cc02 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801cb9e:	f7f9 ffa1 	bl	8016ae4 <HAL_RCC_GetPCLK1Freq>
 801cba2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801cba4:	e033      	b.n	801cc0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801cba6:	f7f9 ffb3 	bl	8016b10 <HAL_RCC_GetPCLK2Freq>
 801cbaa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801cbac:	e02f      	b.n	801cc0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801cbae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801cbb2:	4618      	mov	r0, r3
 801cbb4:	f7fc fa56 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801cbb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cbba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cbbc:	e027      	b.n	801cc0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801cbbe:	f107 0318 	add.w	r3, r7, #24
 801cbc2:	4618      	mov	r0, r3
 801cbc4:	f7fc fba2 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801cbc8:	69fb      	ldr	r3, [r7, #28]
 801cbca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cbcc:	e01f      	b.n	801cc0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801cbce:	4b2d      	ldr	r3, [pc, #180]	@ (801cc84 <UART_SetConfig+0x934>)
 801cbd0:	681b      	ldr	r3, [r3, #0]
 801cbd2:	f003 0320 	and.w	r3, r3, #32
 801cbd6:	2b00      	cmp	r3, #0
 801cbd8:	d009      	beq.n	801cbee <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801cbda:	4b2a      	ldr	r3, [pc, #168]	@ (801cc84 <UART_SetConfig+0x934>)
 801cbdc:	681b      	ldr	r3, [r3, #0]
 801cbde:	08db      	lsrs	r3, r3, #3
 801cbe0:	f003 0303 	and.w	r3, r3, #3
 801cbe4:	4a24      	ldr	r2, [pc, #144]	@ (801cc78 <UART_SetConfig+0x928>)
 801cbe6:	fa22 f303 	lsr.w	r3, r2, r3
 801cbea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801cbec:	e00f      	b.n	801cc0e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801cbee:	4b22      	ldr	r3, [pc, #136]	@ (801cc78 <UART_SetConfig+0x928>)
 801cbf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cbf2:	e00c      	b.n	801cc0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801cbf4:	4b21      	ldr	r3, [pc, #132]	@ (801cc7c <UART_SetConfig+0x92c>)
 801cbf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cbf8:	e009      	b.n	801cc0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801cbfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801cbfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cc00:	e005      	b.n	801cc0e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801cc02:	2300      	movs	r3, #0
 801cc04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801cc06:	2301      	movs	r3, #1
 801cc08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801cc0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801cc0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc10:	2b00      	cmp	r3, #0
 801cc12:	f000 80e7 	beq.w	801cde4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801cc16:	697b      	ldr	r3, [r7, #20]
 801cc18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cc1a:	4a19      	ldr	r2, [pc, #100]	@ (801cc80 <UART_SetConfig+0x930>)
 801cc1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801cc20:	461a      	mov	r2, r3
 801cc22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cc24:	fbb3 f3f2 	udiv	r3, r3, r2
 801cc28:	005a      	lsls	r2, r3, #1
 801cc2a:	697b      	ldr	r3, [r7, #20]
 801cc2c:	685b      	ldr	r3, [r3, #4]
 801cc2e:	085b      	lsrs	r3, r3, #1
 801cc30:	441a      	add	r2, r3
 801cc32:	697b      	ldr	r3, [r7, #20]
 801cc34:	685b      	ldr	r3, [r3, #4]
 801cc36:	fbb2 f3f3 	udiv	r3, r2, r3
 801cc3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801cc3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc3e:	2b0f      	cmp	r3, #15
 801cc40:	d916      	bls.n	801cc70 <UART_SetConfig+0x920>
 801cc42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801cc48:	d212      	bcs.n	801cc70 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801cc4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc4c:	b29b      	uxth	r3, r3
 801cc4e:	f023 030f 	bic.w	r3, r3, #15
 801cc52:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801cc54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc56:	085b      	lsrs	r3, r3, #1
 801cc58:	b29b      	uxth	r3, r3
 801cc5a:	f003 0307 	and.w	r3, r3, #7
 801cc5e:	b29a      	uxth	r2, r3
 801cc60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801cc62:	4313      	orrs	r3, r2
 801cc64:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801cc66:	697b      	ldr	r3, [r7, #20]
 801cc68:	681b      	ldr	r3, [r3, #0]
 801cc6a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 801cc6c:	60da      	str	r2, [r3, #12]
 801cc6e:	e0b9      	b.n	801cde4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801cc70:	2301      	movs	r3, #1
 801cc72:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801cc76:	e0b5      	b.n	801cde4 <UART_SetConfig+0xa94>
 801cc78:	03d09000 	.word	0x03d09000
 801cc7c:	003d0900 	.word	0x003d0900
 801cc80:	0801fd24 	.word	0x0801fd24
 801cc84:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 801cc88:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801cc8c:	2b20      	cmp	r3, #32
 801cc8e:	dc49      	bgt.n	801cd24 <UART_SetConfig+0x9d4>
 801cc90:	2b00      	cmp	r3, #0
 801cc92:	db7c      	blt.n	801cd8e <UART_SetConfig+0xa3e>
 801cc94:	2b20      	cmp	r3, #32
 801cc96:	d87a      	bhi.n	801cd8e <UART_SetConfig+0xa3e>
 801cc98:	a201      	add	r2, pc, #4	@ (adr r2, 801cca0 <UART_SetConfig+0x950>)
 801cc9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cc9e:	bf00      	nop
 801cca0:	0801cd2b 	.word	0x0801cd2b
 801cca4:	0801cd33 	.word	0x0801cd33
 801cca8:	0801cd8f 	.word	0x0801cd8f
 801ccac:	0801cd8f 	.word	0x0801cd8f
 801ccb0:	0801cd3b 	.word	0x0801cd3b
 801ccb4:	0801cd8f 	.word	0x0801cd8f
 801ccb8:	0801cd8f 	.word	0x0801cd8f
 801ccbc:	0801cd8f 	.word	0x0801cd8f
 801ccc0:	0801cd4b 	.word	0x0801cd4b
 801ccc4:	0801cd8f 	.word	0x0801cd8f
 801ccc8:	0801cd8f 	.word	0x0801cd8f
 801cccc:	0801cd8f 	.word	0x0801cd8f
 801ccd0:	0801cd8f 	.word	0x0801cd8f
 801ccd4:	0801cd8f 	.word	0x0801cd8f
 801ccd8:	0801cd8f 	.word	0x0801cd8f
 801ccdc:	0801cd8f 	.word	0x0801cd8f
 801cce0:	0801cd5b 	.word	0x0801cd5b
 801cce4:	0801cd8f 	.word	0x0801cd8f
 801cce8:	0801cd8f 	.word	0x0801cd8f
 801ccec:	0801cd8f 	.word	0x0801cd8f
 801ccf0:	0801cd8f 	.word	0x0801cd8f
 801ccf4:	0801cd8f 	.word	0x0801cd8f
 801ccf8:	0801cd8f 	.word	0x0801cd8f
 801ccfc:	0801cd8f 	.word	0x0801cd8f
 801cd00:	0801cd8f 	.word	0x0801cd8f
 801cd04:	0801cd8f 	.word	0x0801cd8f
 801cd08:	0801cd8f 	.word	0x0801cd8f
 801cd0c:	0801cd8f 	.word	0x0801cd8f
 801cd10:	0801cd8f 	.word	0x0801cd8f
 801cd14:	0801cd8f 	.word	0x0801cd8f
 801cd18:	0801cd8f 	.word	0x0801cd8f
 801cd1c:	0801cd8f 	.word	0x0801cd8f
 801cd20:	0801cd81 	.word	0x0801cd81
 801cd24:	2b40      	cmp	r3, #64	@ 0x40
 801cd26:	d02e      	beq.n	801cd86 <UART_SetConfig+0xa36>
 801cd28:	e031      	b.n	801cd8e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801cd2a:	f7f9 fedb 	bl	8016ae4 <HAL_RCC_GetPCLK1Freq>
 801cd2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801cd30:	e033      	b.n	801cd9a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801cd32:	f7f9 feed 	bl	8016b10 <HAL_RCC_GetPCLK2Freq>
 801cd36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801cd38:	e02f      	b.n	801cd9a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801cd3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801cd3e:	4618      	mov	r0, r3
 801cd40:	f7fc f990 	bl	8019064 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801cd44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cd48:	e027      	b.n	801cd9a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801cd4a:	f107 0318 	add.w	r3, r7, #24
 801cd4e:	4618      	mov	r0, r3
 801cd50:	f7fc fadc 	bl	801930c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801cd54:	69fb      	ldr	r3, [r7, #28]
 801cd56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cd58:	e01f      	b.n	801cd9a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801cd5a:	4b2d      	ldr	r3, [pc, #180]	@ (801ce10 <UART_SetConfig+0xac0>)
 801cd5c:	681b      	ldr	r3, [r3, #0]
 801cd5e:	f003 0320 	and.w	r3, r3, #32
 801cd62:	2b00      	cmp	r3, #0
 801cd64:	d009      	beq.n	801cd7a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801cd66:	4b2a      	ldr	r3, [pc, #168]	@ (801ce10 <UART_SetConfig+0xac0>)
 801cd68:	681b      	ldr	r3, [r3, #0]
 801cd6a:	08db      	lsrs	r3, r3, #3
 801cd6c:	f003 0303 	and.w	r3, r3, #3
 801cd70:	4a28      	ldr	r2, [pc, #160]	@ (801ce14 <UART_SetConfig+0xac4>)
 801cd72:	fa22 f303 	lsr.w	r3, r2, r3
 801cd76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801cd78:	e00f      	b.n	801cd9a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801cd7a:	4b26      	ldr	r3, [pc, #152]	@ (801ce14 <UART_SetConfig+0xac4>)
 801cd7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cd7e:	e00c      	b.n	801cd9a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801cd80:	4b25      	ldr	r3, [pc, #148]	@ (801ce18 <UART_SetConfig+0xac8>)
 801cd82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cd84:	e009      	b.n	801cd9a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801cd86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801cd8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801cd8c:	e005      	b.n	801cd9a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 801cd8e:	2300      	movs	r3, #0
 801cd90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801cd92:	2301      	movs	r3, #1
 801cd94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801cd98:	bf00      	nop
    }

    if (pclk != 0U)
 801cd9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd9c:	2b00      	cmp	r3, #0
 801cd9e:	d021      	beq.n	801cde4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801cda0:	697b      	ldr	r3, [r7, #20]
 801cda2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cda4:	4a1d      	ldr	r2, [pc, #116]	@ (801ce1c <UART_SetConfig+0xacc>)
 801cda6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801cdaa:	461a      	mov	r2, r3
 801cdac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdae:	fbb3 f2f2 	udiv	r2, r3, r2
 801cdb2:	697b      	ldr	r3, [r7, #20]
 801cdb4:	685b      	ldr	r3, [r3, #4]
 801cdb6:	085b      	lsrs	r3, r3, #1
 801cdb8:	441a      	add	r2, r3
 801cdba:	697b      	ldr	r3, [r7, #20]
 801cdbc:	685b      	ldr	r3, [r3, #4]
 801cdbe:	fbb2 f3f3 	udiv	r3, r2, r3
 801cdc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801cdc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdc6:	2b0f      	cmp	r3, #15
 801cdc8:	d909      	bls.n	801cdde <UART_SetConfig+0xa8e>
 801cdca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801cdd0:	d205      	bcs.n	801cdde <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801cdd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cdd4:	b29a      	uxth	r2, r3
 801cdd6:	697b      	ldr	r3, [r7, #20]
 801cdd8:	681b      	ldr	r3, [r3, #0]
 801cdda:	60da      	str	r2, [r3, #12]
 801cddc:	e002      	b.n	801cde4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801cdde:	2301      	movs	r3, #1
 801cde0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801cde4:	697b      	ldr	r3, [r7, #20]
 801cde6:	2201      	movs	r2, #1
 801cde8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801cdec:	697b      	ldr	r3, [r7, #20]
 801cdee:	2201      	movs	r2, #1
 801cdf0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801cdf4:	697b      	ldr	r3, [r7, #20]
 801cdf6:	2200      	movs	r2, #0
 801cdf8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801cdfa:	697b      	ldr	r3, [r7, #20]
 801cdfc:	2200      	movs	r2, #0
 801cdfe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801ce00:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801ce04:	4618      	mov	r0, r3
 801ce06:	3748      	adds	r7, #72	@ 0x48
 801ce08:	46bd      	mov	sp, r7
 801ce0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801ce0e:	bf00      	nop
 801ce10:	58024400 	.word	0x58024400
 801ce14:	03d09000 	.word	0x03d09000
 801ce18:	003d0900 	.word	0x003d0900
 801ce1c:	0801fd24 	.word	0x0801fd24

0801ce20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801ce20:	b480      	push	{r7}
 801ce22:	b083      	sub	sp, #12
 801ce24:	af00      	add	r7, sp, #0
 801ce26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801ce28:	687b      	ldr	r3, [r7, #4]
 801ce2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ce2c:	f003 0308 	and.w	r3, r3, #8
 801ce30:	2b00      	cmp	r3, #0
 801ce32:	d00a      	beq.n	801ce4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801ce34:	687b      	ldr	r3, [r7, #4]
 801ce36:	681b      	ldr	r3, [r3, #0]
 801ce38:	685b      	ldr	r3, [r3, #4]
 801ce3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801ce3e:	687b      	ldr	r3, [r7, #4]
 801ce40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801ce42:	687b      	ldr	r3, [r7, #4]
 801ce44:	681b      	ldr	r3, [r3, #0]
 801ce46:	430a      	orrs	r2, r1
 801ce48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801ce4a:	687b      	ldr	r3, [r7, #4]
 801ce4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ce4e:	f003 0301 	and.w	r3, r3, #1
 801ce52:	2b00      	cmp	r3, #0
 801ce54:	d00a      	beq.n	801ce6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801ce56:	687b      	ldr	r3, [r7, #4]
 801ce58:	681b      	ldr	r3, [r3, #0]
 801ce5a:	685b      	ldr	r3, [r3, #4]
 801ce5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801ce60:	687b      	ldr	r3, [r7, #4]
 801ce62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801ce64:	687b      	ldr	r3, [r7, #4]
 801ce66:	681b      	ldr	r3, [r3, #0]
 801ce68:	430a      	orrs	r2, r1
 801ce6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801ce6c:	687b      	ldr	r3, [r7, #4]
 801ce6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ce70:	f003 0302 	and.w	r3, r3, #2
 801ce74:	2b00      	cmp	r3, #0
 801ce76:	d00a      	beq.n	801ce8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801ce78:	687b      	ldr	r3, [r7, #4]
 801ce7a:	681b      	ldr	r3, [r3, #0]
 801ce7c:	685b      	ldr	r3, [r3, #4]
 801ce7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801ce82:	687b      	ldr	r3, [r7, #4]
 801ce84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801ce86:	687b      	ldr	r3, [r7, #4]
 801ce88:	681b      	ldr	r3, [r3, #0]
 801ce8a:	430a      	orrs	r2, r1
 801ce8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801ce8e:	687b      	ldr	r3, [r7, #4]
 801ce90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ce92:	f003 0304 	and.w	r3, r3, #4
 801ce96:	2b00      	cmp	r3, #0
 801ce98:	d00a      	beq.n	801ceb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801ce9a:	687b      	ldr	r3, [r7, #4]
 801ce9c:	681b      	ldr	r3, [r3, #0]
 801ce9e:	685b      	ldr	r3, [r3, #4]
 801cea0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801cea4:	687b      	ldr	r3, [r7, #4]
 801cea6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801cea8:	687b      	ldr	r3, [r7, #4]
 801ceaa:	681b      	ldr	r3, [r3, #0]
 801ceac:	430a      	orrs	r2, r1
 801ceae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801ceb0:	687b      	ldr	r3, [r7, #4]
 801ceb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ceb4:	f003 0310 	and.w	r3, r3, #16
 801ceb8:	2b00      	cmp	r3, #0
 801ceba:	d00a      	beq.n	801ced2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801cebc:	687b      	ldr	r3, [r7, #4]
 801cebe:	681b      	ldr	r3, [r3, #0]
 801cec0:	689b      	ldr	r3, [r3, #8]
 801cec2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801cec6:	687b      	ldr	r3, [r7, #4]
 801cec8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801ceca:	687b      	ldr	r3, [r7, #4]
 801cecc:	681b      	ldr	r3, [r3, #0]
 801cece:	430a      	orrs	r2, r1
 801ced0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801ced2:	687b      	ldr	r3, [r7, #4]
 801ced4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ced6:	f003 0320 	and.w	r3, r3, #32
 801ceda:	2b00      	cmp	r3, #0
 801cedc:	d00a      	beq.n	801cef4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801cede:	687b      	ldr	r3, [r7, #4]
 801cee0:	681b      	ldr	r3, [r3, #0]
 801cee2:	689b      	ldr	r3, [r3, #8]
 801cee4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801cee8:	687b      	ldr	r3, [r7, #4]
 801ceea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801ceec:	687b      	ldr	r3, [r7, #4]
 801ceee:	681b      	ldr	r3, [r3, #0]
 801cef0:	430a      	orrs	r2, r1
 801cef2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801cef4:	687b      	ldr	r3, [r7, #4]
 801cef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801cefc:	2b00      	cmp	r3, #0
 801cefe:	d01a      	beq.n	801cf36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801cf00:	687b      	ldr	r3, [r7, #4]
 801cf02:	681b      	ldr	r3, [r3, #0]
 801cf04:	685b      	ldr	r3, [r3, #4]
 801cf06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801cf0a:	687b      	ldr	r3, [r7, #4]
 801cf0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801cf0e:	687b      	ldr	r3, [r7, #4]
 801cf10:	681b      	ldr	r3, [r3, #0]
 801cf12:	430a      	orrs	r2, r1
 801cf14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801cf16:	687b      	ldr	r3, [r7, #4]
 801cf18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801cf1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801cf1e:	d10a      	bne.n	801cf36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801cf20:	687b      	ldr	r3, [r7, #4]
 801cf22:	681b      	ldr	r3, [r3, #0]
 801cf24:	685b      	ldr	r3, [r3, #4]
 801cf26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801cf2a:	687b      	ldr	r3, [r7, #4]
 801cf2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801cf2e:	687b      	ldr	r3, [r7, #4]
 801cf30:	681b      	ldr	r3, [r3, #0]
 801cf32:	430a      	orrs	r2, r1
 801cf34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801cf36:	687b      	ldr	r3, [r7, #4]
 801cf38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cf3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801cf3e:	2b00      	cmp	r3, #0
 801cf40:	d00a      	beq.n	801cf58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801cf42:	687b      	ldr	r3, [r7, #4]
 801cf44:	681b      	ldr	r3, [r3, #0]
 801cf46:	685b      	ldr	r3, [r3, #4]
 801cf48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801cf4c:	687b      	ldr	r3, [r7, #4]
 801cf4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801cf50:	687b      	ldr	r3, [r7, #4]
 801cf52:	681b      	ldr	r3, [r3, #0]
 801cf54:	430a      	orrs	r2, r1
 801cf56:	605a      	str	r2, [r3, #4]
  }
}
 801cf58:	bf00      	nop
 801cf5a:	370c      	adds	r7, #12
 801cf5c:	46bd      	mov	sp, r7
 801cf5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf62:	4770      	bx	lr

0801cf64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801cf64:	b580      	push	{r7, lr}
 801cf66:	b098      	sub	sp, #96	@ 0x60
 801cf68:	af02      	add	r7, sp, #8
 801cf6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801cf6c:	687b      	ldr	r3, [r7, #4]
 801cf6e:	2200      	movs	r2, #0
 801cf70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801cf74:	f7e6 fd92 	bl	8003a9c <HAL_GetTick>
 801cf78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801cf7a:	687b      	ldr	r3, [r7, #4]
 801cf7c:	681b      	ldr	r3, [r3, #0]
 801cf7e:	681b      	ldr	r3, [r3, #0]
 801cf80:	f003 0308 	and.w	r3, r3, #8
 801cf84:	2b08      	cmp	r3, #8
 801cf86:	d12f      	bne.n	801cfe8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801cf88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801cf8c:	9300      	str	r3, [sp, #0]
 801cf8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801cf90:	2200      	movs	r2, #0
 801cf92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801cf96:	6878      	ldr	r0, [r7, #4]
 801cf98:	f000 f88e 	bl	801d0b8 <UART_WaitOnFlagUntilTimeout>
 801cf9c:	4603      	mov	r3, r0
 801cf9e:	2b00      	cmp	r3, #0
 801cfa0:	d022      	beq.n	801cfe8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801cfa2:	687b      	ldr	r3, [r7, #4]
 801cfa4:	681b      	ldr	r3, [r3, #0]
 801cfa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801cfa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cfaa:	e853 3f00 	ldrex	r3, [r3]
 801cfae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801cfb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cfb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801cfb6:	653b      	str	r3, [r7, #80]	@ 0x50
 801cfb8:	687b      	ldr	r3, [r7, #4]
 801cfba:	681b      	ldr	r3, [r3, #0]
 801cfbc:	461a      	mov	r2, r3
 801cfbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801cfc0:	647b      	str	r3, [r7, #68]	@ 0x44
 801cfc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801cfc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801cfc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cfc8:	e841 2300 	strex	r3, r2, [r1]
 801cfcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801cfce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cfd0:	2b00      	cmp	r3, #0
 801cfd2:	d1e6      	bne.n	801cfa2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801cfd4:	687b      	ldr	r3, [r7, #4]
 801cfd6:	2220      	movs	r2, #32
 801cfd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 801cfdc:	687b      	ldr	r3, [r7, #4]
 801cfde:	2200      	movs	r2, #0
 801cfe0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801cfe4:	2303      	movs	r3, #3
 801cfe6:	e063      	b.n	801d0b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801cfe8:	687b      	ldr	r3, [r7, #4]
 801cfea:	681b      	ldr	r3, [r3, #0]
 801cfec:	681b      	ldr	r3, [r3, #0]
 801cfee:	f003 0304 	and.w	r3, r3, #4
 801cff2:	2b04      	cmp	r3, #4
 801cff4:	d149      	bne.n	801d08a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801cff6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801cffa:	9300      	str	r3, [sp, #0]
 801cffc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801cffe:	2200      	movs	r2, #0
 801d000:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801d004:	6878      	ldr	r0, [r7, #4]
 801d006:	f000 f857 	bl	801d0b8 <UART_WaitOnFlagUntilTimeout>
 801d00a:	4603      	mov	r3, r0
 801d00c:	2b00      	cmp	r3, #0
 801d00e:	d03c      	beq.n	801d08a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801d010:	687b      	ldr	r3, [r7, #4]
 801d012:	681b      	ldr	r3, [r3, #0]
 801d014:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d018:	e853 3f00 	ldrex	r3, [r3]
 801d01c:	623b      	str	r3, [r7, #32]
   return(result);
 801d01e:	6a3b      	ldr	r3, [r7, #32]
 801d020:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801d024:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801d026:	687b      	ldr	r3, [r7, #4]
 801d028:	681b      	ldr	r3, [r3, #0]
 801d02a:	461a      	mov	r2, r3
 801d02c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d02e:	633b      	str	r3, [r7, #48]	@ 0x30
 801d030:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d032:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d034:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d036:	e841 2300 	strex	r3, r2, [r1]
 801d03a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801d03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d03e:	2b00      	cmp	r3, #0
 801d040:	d1e6      	bne.n	801d010 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d042:	687b      	ldr	r3, [r7, #4]
 801d044:	681b      	ldr	r3, [r3, #0]
 801d046:	3308      	adds	r3, #8
 801d048:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d04a:	693b      	ldr	r3, [r7, #16]
 801d04c:	e853 3f00 	ldrex	r3, [r3]
 801d050:	60fb      	str	r3, [r7, #12]
   return(result);
 801d052:	68fb      	ldr	r3, [r7, #12]
 801d054:	f023 0301 	bic.w	r3, r3, #1
 801d058:	64bb      	str	r3, [r7, #72]	@ 0x48
 801d05a:	687b      	ldr	r3, [r7, #4]
 801d05c:	681b      	ldr	r3, [r3, #0]
 801d05e:	3308      	adds	r3, #8
 801d060:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d062:	61fa      	str	r2, [r7, #28]
 801d064:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d066:	69b9      	ldr	r1, [r7, #24]
 801d068:	69fa      	ldr	r2, [r7, #28]
 801d06a:	e841 2300 	strex	r3, r2, [r1]
 801d06e:	617b      	str	r3, [r7, #20]
   return(result);
 801d070:	697b      	ldr	r3, [r7, #20]
 801d072:	2b00      	cmp	r3, #0
 801d074:	d1e5      	bne.n	801d042 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801d076:	687b      	ldr	r3, [r7, #4]
 801d078:	2220      	movs	r2, #32
 801d07a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 801d07e:	687b      	ldr	r3, [r7, #4]
 801d080:	2200      	movs	r2, #0
 801d082:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801d086:	2303      	movs	r3, #3
 801d088:	e012      	b.n	801d0b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801d08a:	687b      	ldr	r3, [r7, #4]
 801d08c:	2220      	movs	r2, #32
 801d08e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801d092:	687b      	ldr	r3, [r7, #4]
 801d094:	2220      	movs	r2, #32
 801d096:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d09a:	687b      	ldr	r3, [r7, #4]
 801d09c:	2200      	movs	r2, #0
 801d09e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801d0a0:	687b      	ldr	r3, [r7, #4]
 801d0a2:	2200      	movs	r2, #0
 801d0a4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801d0a6:	687b      	ldr	r3, [r7, #4]
 801d0a8:	2200      	movs	r2, #0
 801d0aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801d0ae:	2300      	movs	r3, #0
}
 801d0b0:	4618      	mov	r0, r3
 801d0b2:	3758      	adds	r7, #88	@ 0x58
 801d0b4:	46bd      	mov	sp, r7
 801d0b6:	bd80      	pop	{r7, pc}

0801d0b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801d0b8:	b580      	push	{r7, lr}
 801d0ba:	b084      	sub	sp, #16
 801d0bc:	af00      	add	r7, sp, #0
 801d0be:	60f8      	str	r0, [r7, #12]
 801d0c0:	60b9      	str	r1, [r7, #8]
 801d0c2:	603b      	str	r3, [r7, #0]
 801d0c4:	4613      	mov	r3, r2
 801d0c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801d0c8:	e04f      	b.n	801d16a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801d0ca:	69bb      	ldr	r3, [r7, #24]
 801d0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d0d0:	d04b      	beq.n	801d16a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801d0d2:	f7e6 fce3 	bl	8003a9c <HAL_GetTick>
 801d0d6:	4602      	mov	r2, r0
 801d0d8:	683b      	ldr	r3, [r7, #0]
 801d0da:	1ad3      	subs	r3, r2, r3
 801d0dc:	69ba      	ldr	r2, [r7, #24]
 801d0de:	429a      	cmp	r2, r3
 801d0e0:	d302      	bcc.n	801d0e8 <UART_WaitOnFlagUntilTimeout+0x30>
 801d0e2:	69bb      	ldr	r3, [r7, #24]
 801d0e4:	2b00      	cmp	r3, #0
 801d0e6:	d101      	bne.n	801d0ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801d0e8:	2303      	movs	r3, #3
 801d0ea:	e04e      	b.n	801d18a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801d0ec:	68fb      	ldr	r3, [r7, #12]
 801d0ee:	681b      	ldr	r3, [r3, #0]
 801d0f0:	681b      	ldr	r3, [r3, #0]
 801d0f2:	f003 0304 	and.w	r3, r3, #4
 801d0f6:	2b00      	cmp	r3, #0
 801d0f8:	d037      	beq.n	801d16a <UART_WaitOnFlagUntilTimeout+0xb2>
 801d0fa:	68bb      	ldr	r3, [r7, #8]
 801d0fc:	2b80      	cmp	r3, #128	@ 0x80
 801d0fe:	d034      	beq.n	801d16a <UART_WaitOnFlagUntilTimeout+0xb2>
 801d100:	68bb      	ldr	r3, [r7, #8]
 801d102:	2b40      	cmp	r3, #64	@ 0x40
 801d104:	d031      	beq.n	801d16a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801d106:	68fb      	ldr	r3, [r7, #12]
 801d108:	681b      	ldr	r3, [r3, #0]
 801d10a:	69db      	ldr	r3, [r3, #28]
 801d10c:	f003 0308 	and.w	r3, r3, #8
 801d110:	2b08      	cmp	r3, #8
 801d112:	d110      	bne.n	801d136 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801d114:	68fb      	ldr	r3, [r7, #12]
 801d116:	681b      	ldr	r3, [r3, #0]
 801d118:	2208      	movs	r2, #8
 801d11a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801d11c:	68f8      	ldr	r0, [r7, #12]
 801d11e:	f000 fa43 	bl	801d5a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801d122:	68fb      	ldr	r3, [r7, #12]
 801d124:	2208      	movs	r2, #8
 801d126:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801d12a:	68fb      	ldr	r3, [r7, #12]
 801d12c:	2200      	movs	r2, #0
 801d12e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801d132:	2301      	movs	r3, #1
 801d134:	e029      	b.n	801d18a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801d136:	68fb      	ldr	r3, [r7, #12]
 801d138:	681b      	ldr	r3, [r3, #0]
 801d13a:	69db      	ldr	r3, [r3, #28]
 801d13c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801d140:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801d144:	d111      	bne.n	801d16a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801d146:	68fb      	ldr	r3, [r7, #12]
 801d148:	681b      	ldr	r3, [r3, #0]
 801d14a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801d14e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801d150:	68f8      	ldr	r0, [r7, #12]
 801d152:	f000 fa29 	bl	801d5a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801d156:	68fb      	ldr	r3, [r7, #12]
 801d158:	2220      	movs	r2, #32
 801d15a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801d15e:	68fb      	ldr	r3, [r7, #12]
 801d160:	2200      	movs	r2, #0
 801d162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801d166:	2303      	movs	r3, #3
 801d168:	e00f      	b.n	801d18a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801d16a:	68fb      	ldr	r3, [r7, #12]
 801d16c:	681b      	ldr	r3, [r3, #0]
 801d16e:	69da      	ldr	r2, [r3, #28]
 801d170:	68bb      	ldr	r3, [r7, #8]
 801d172:	4013      	ands	r3, r2
 801d174:	68ba      	ldr	r2, [r7, #8]
 801d176:	429a      	cmp	r2, r3
 801d178:	bf0c      	ite	eq
 801d17a:	2301      	moveq	r3, #1
 801d17c:	2300      	movne	r3, #0
 801d17e:	b2db      	uxtb	r3, r3
 801d180:	461a      	mov	r2, r3
 801d182:	79fb      	ldrb	r3, [r7, #7]
 801d184:	429a      	cmp	r2, r3
 801d186:	d0a0      	beq.n	801d0ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801d188:	2300      	movs	r3, #0
}
 801d18a:	4618      	mov	r0, r3
 801d18c:	3710      	adds	r7, #16
 801d18e:	46bd      	mov	sp, r7
 801d190:	bd80      	pop	{r7, pc}
	...

0801d194 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801d194:	b480      	push	{r7}
 801d196:	b0a3      	sub	sp, #140	@ 0x8c
 801d198:	af00      	add	r7, sp, #0
 801d19a:	60f8      	str	r0, [r7, #12]
 801d19c:	60b9      	str	r1, [r7, #8]
 801d19e:	4613      	mov	r3, r2
 801d1a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801d1a2:	68fb      	ldr	r3, [r7, #12]
 801d1a4:	68ba      	ldr	r2, [r7, #8]
 801d1a6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 801d1a8:	68fb      	ldr	r3, [r7, #12]
 801d1aa:	88fa      	ldrh	r2, [r7, #6]
 801d1ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 801d1b0:	68fb      	ldr	r3, [r7, #12]
 801d1b2:	88fa      	ldrh	r2, [r7, #6]
 801d1b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 801d1b8:	68fb      	ldr	r3, [r7, #12]
 801d1ba:	2200      	movs	r2, #0
 801d1bc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801d1be:	68fb      	ldr	r3, [r7, #12]
 801d1c0:	689b      	ldr	r3, [r3, #8]
 801d1c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d1c6:	d10e      	bne.n	801d1e6 <UART_Start_Receive_IT+0x52>
 801d1c8:	68fb      	ldr	r3, [r7, #12]
 801d1ca:	691b      	ldr	r3, [r3, #16]
 801d1cc:	2b00      	cmp	r3, #0
 801d1ce:	d105      	bne.n	801d1dc <UART_Start_Receive_IT+0x48>
 801d1d0:	68fb      	ldr	r3, [r7, #12]
 801d1d2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801d1d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801d1da:	e02d      	b.n	801d238 <UART_Start_Receive_IT+0xa4>
 801d1dc:	68fb      	ldr	r3, [r7, #12]
 801d1de:	22ff      	movs	r2, #255	@ 0xff
 801d1e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801d1e4:	e028      	b.n	801d238 <UART_Start_Receive_IT+0xa4>
 801d1e6:	68fb      	ldr	r3, [r7, #12]
 801d1e8:	689b      	ldr	r3, [r3, #8]
 801d1ea:	2b00      	cmp	r3, #0
 801d1ec:	d10d      	bne.n	801d20a <UART_Start_Receive_IT+0x76>
 801d1ee:	68fb      	ldr	r3, [r7, #12]
 801d1f0:	691b      	ldr	r3, [r3, #16]
 801d1f2:	2b00      	cmp	r3, #0
 801d1f4:	d104      	bne.n	801d200 <UART_Start_Receive_IT+0x6c>
 801d1f6:	68fb      	ldr	r3, [r7, #12]
 801d1f8:	22ff      	movs	r2, #255	@ 0xff
 801d1fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801d1fe:	e01b      	b.n	801d238 <UART_Start_Receive_IT+0xa4>
 801d200:	68fb      	ldr	r3, [r7, #12]
 801d202:	227f      	movs	r2, #127	@ 0x7f
 801d204:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801d208:	e016      	b.n	801d238 <UART_Start_Receive_IT+0xa4>
 801d20a:	68fb      	ldr	r3, [r7, #12]
 801d20c:	689b      	ldr	r3, [r3, #8]
 801d20e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d212:	d10d      	bne.n	801d230 <UART_Start_Receive_IT+0x9c>
 801d214:	68fb      	ldr	r3, [r7, #12]
 801d216:	691b      	ldr	r3, [r3, #16]
 801d218:	2b00      	cmp	r3, #0
 801d21a:	d104      	bne.n	801d226 <UART_Start_Receive_IT+0x92>
 801d21c:	68fb      	ldr	r3, [r7, #12]
 801d21e:	227f      	movs	r2, #127	@ 0x7f
 801d220:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801d224:	e008      	b.n	801d238 <UART_Start_Receive_IT+0xa4>
 801d226:	68fb      	ldr	r3, [r7, #12]
 801d228:	223f      	movs	r2, #63	@ 0x3f
 801d22a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801d22e:	e003      	b.n	801d238 <UART_Start_Receive_IT+0xa4>
 801d230:	68fb      	ldr	r3, [r7, #12]
 801d232:	2200      	movs	r2, #0
 801d234:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801d238:	68fb      	ldr	r3, [r7, #12]
 801d23a:	2200      	movs	r2, #0
 801d23c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801d240:	68fb      	ldr	r3, [r7, #12]
 801d242:	2222      	movs	r2, #34	@ 0x22
 801d244:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d248:	68fb      	ldr	r3, [r7, #12]
 801d24a:	681b      	ldr	r3, [r3, #0]
 801d24c:	3308      	adds	r3, #8
 801d24e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d250:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801d252:	e853 3f00 	ldrex	r3, [r3]
 801d256:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 801d258:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801d25a:	f043 0301 	orr.w	r3, r3, #1
 801d25e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801d262:	68fb      	ldr	r3, [r7, #12]
 801d264:	681b      	ldr	r3, [r3, #0]
 801d266:	3308      	adds	r3, #8
 801d268:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801d26c:	673a      	str	r2, [r7, #112]	@ 0x70
 801d26e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d270:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801d272:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801d274:	e841 2300 	strex	r3, r2, [r1]
 801d278:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 801d27a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d27c:	2b00      	cmp	r3, #0
 801d27e:	d1e3      	bne.n	801d248 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801d280:	68fb      	ldr	r3, [r7, #12]
 801d282:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801d284:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d288:	d14f      	bne.n	801d32a <UART_Start_Receive_IT+0x196>
 801d28a:	68fb      	ldr	r3, [r7, #12]
 801d28c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801d290:	88fa      	ldrh	r2, [r7, #6]
 801d292:	429a      	cmp	r2, r3
 801d294:	d349      	bcc.n	801d32a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801d296:	68fb      	ldr	r3, [r7, #12]
 801d298:	689b      	ldr	r3, [r3, #8]
 801d29a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d29e:	d107      	bne.n	801d2b0 <UART_Start_Receive_IT+0x11c>
 801d2a0:	68fb      	ldr	r3, [r7, #12]
 801d2a2:	691b      	ldr	r3, [r3, #16]
 801d2a4:	2b00      	cmp	r3, #0
 801d2a6:	d103      	bne.n	801d2b0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 801d2a8:	68fb      	ldr	r3, [r7, #12]
 801d2aa:	4a47      	ldr	r2, [pc, #284]	@ (801d3c8 <UART_Start_Receive_IT+0x234>)
 801d2ac:	675a      	str	r2, [r3, #116]	@ 0x74
 801d2ae:	e002      	b.n	801d2b6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801d2b0:	68fb      	ldr	r3, [r7, #12]
 801d2b2:	4a46      	ldr	r2, [pc, #280]	@ (801d3cc <UART_Start_Receive_IT+0x238>)
 801d2b4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801d2b6:	68fb      	ldr	r3, [r7, #12]
 801d2b8:	691b      	ldr	r3, [r3, #16]
 801d2ba:	2b00      	cmp	r3, #0
 801d2bc:	d01a      	beq.n	801d2f4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801d2be:	68fb      	ldr	r3, [r7, #12]
 801d2c0:	681b      	ldr	r3, [r3, #0]
 801d2c2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d2c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d2c6:	e853 3f00 	ldrex	r3, [r3]
 801d2ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801d2cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d2ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801d2d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801d2d6:	68fb      	ldr	r3, [r7, #12]
 801d2d8:	681b      	ldr	r3, [r3, #0]
 801d2da:	461a      	mov	r2, r3
 801d2dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801d2e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801d2e2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d2e4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801d2e6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801d2e8:	e841 2300 	strex	r3, r2, [r1]
 801d2ec:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801d2ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d2f0:	2b00      	cmp	r3, #0
 801d2f2:	d1e4      	bne.n	801d2be <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801d2f4:	68fb      	ldr	r3, [r7, #12]
 801d2f6:	681b      	ldr	r3, [r3, #0]
 801d2f8:	3308      	adds	r3, #8
 801d2fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d2fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d2fe:	e853 3f00 	ldrex	r3, [r3]
 801d302:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801d304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d306:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801d30a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801d30c:	68fb      	ldr	r3, [r7, #12]
 801d30e:	681b      	ldr	r3, [r3, #0]
 801d310:	3308      	adds	r3, #8
 801d312:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801d314:	64ba      	str	r2, [r7, #72]	@ 0x48
 801d316:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d318:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801d31a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d31c:	e841 2300 	strex	r3, r2, [r1]
 801d320:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801d322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d324:	2b00      	cmp	r3, #0
 801d326:	d1e5      	bne.n	801d2f4 <UART_Start_Receive_IT+0x160>
 801d328:	e046      	b.n	801d3b8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801d32a:	68fb      	ldr	r3, [r7, #12]
 801d32c:	689b      	ldr	r3, [r3, #8]
 801d32e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d332:	d107      	bne.n	801d344 <UART_Start_Receive_IT+0x1b0>
 801d334:	68fb      	ldr	r3, [r7, #12]
 801d336:	691b      	ldr	r3, [r3, #16]
 801d338:	2b00      	cmp	r3, #0
 801d33a:	d103      	bne.n	801d344 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 801d33c:	68fb      	ldr	r3, [r7, #12]
 801d33e:	4a24      	ldr	r2, [pc, #144]	@ (801d3d0 <UART_Start_Receive_IT+0x23c>)
 801d340:	675a      	str	r2, [r3, #116]	@ 0x74
 801d342:	e002      	b.n	801d34a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 801d344:	68fb      	ldr	r3, [r7, #12]
 801d346:	4a23      	ldr	r2, [pc, #140]	@ (801d3d4 <UART_Start_Receive_IT+0x240>)
 801d348:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801d34a:	68fb      	ldr	r3, [r7, #12]
 801d34c:	691b      	ldr	r3, [r3, #16]
 801d34e:	2b00      	cmp	r3, #0
 801d350:	d019      	beq.n	801d386 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801d352:	68fb      	ldr	r3, [r7, #12]
 801d354:	681b      	ldr	r3, [r3, #0]
 801d356:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d35a:	e853 3f00 	ldrex	r3, [r3]
 801d35e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801d360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d362:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 801d366:	677b      	str	r3, [r7, #116]	@ 0x74
 801d368:	68fb      	ldr	r3, [r7, #12]
 801d36a:	681b      	ldr	r3, [r3, #0]
 801d36c:	461a      	mov	r2, r3
 801d36e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801d370:	637b      	str	r3, [r7, #52]	@ 0x34
 801d372:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d374:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801d376:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801d378:	e841 2300 	strex	r3, r2, [r1]
 801d37c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801d37e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d380:	2b00      	cmp	r3, #0
 801d382:	d1e6      	bne.n	801d352 <UART_Start_Receive_IT+0x1be>
 801d384:	e018      	b.n	801d3b8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801d386:	68fb      	ldr	r3, [r7, #12]
 801d388:	681b      	ldr	r3, [r3, #0]
 801d38a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d38c:	697b      	ldr	r3, [r7, #20]
 801d38e:	e853 3f00 	ldrex	r3, [r3]
 801d392:	613b      	str	r3, [r7, #16]
   return(result);
 801d394:	693b      	ldr	r3, [r7, #16]
 801d396:	f043 0320 	orr.w	r3, r3, #32
 801d39a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801d39c:	68fb      	ldr	r3, [r7, #12]
 801d39e:	681b      	ldr	r3, [r3, #0]
 801d3a0:	461a      	mov	r2, r3
 801d3a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801d3a4:	623b      	str	r3, [r7, #32]
 801d3a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d3a8:	69f9      	ldr	r1, [r7, #28]
 801d3aa:	6a3a      	ldr	r2, [r7, #32]
 801d3ac:	e841 2300 	strex	r3, r2, [r1]
 801d3b0:	61bb      	str	r3, [r7, #24]
   return(result);
 801d3b2:	69bb      	ldr	r3, [r7, #24]
 801d3b4:	2b00      	cmp	r3, #0
 801d3b6:	d1e6      	bne.n	801d386 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 801d3b8:	2300      	movs	r3, #0
}
 801d3ba:	4618      	mov	r0, r3
 801d3bc:	378c      	adds	r7, #140	@ 0x8c
 801d3be:	46bd      	mov	sp, r7
 801d3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3c4:	4770      	bx	lr
 801d3c6:	bf00      	nop
 801d3c8:	0801e53d 	.word	0x0801e53d
 801d3cc:	0801e1d9 	.word	0x0801e1d9
 801d3d0:	0801e021 	.word	0x0801e021
 801d3d4:	0801de69 	.word	0x0801de69

0801d3d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801d3d8:	b580      	push	{r7, lr}
 801d3da:	b096      	sub	sp, #88	@ 0x58
 801d3dc:	af00      	add	r7, sp, #0
 801d3de:	60f8      	str	r0, [r7, #12]
 801d3e0:	60b9      	str	r1, [r7, #8]
 801d3e2:	4613      	mov	r3, r2
 801d3e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801d3e6:	68fb      	ldr	r3, [r7, #12]
 801d3e8:	68ba      	ldr	r2, [r7, #8]
 801d3ea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 801d3ec:	68fb      	ldr	r3, [r7, #12]
 801d3ee:	88fa      	ldrh	r2, [r7, #6]
 801d3f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801d3f4:	68fb      	ldr	r3, [r7, #12]
 801d3f6:	2200      	movs	r2, #0
 801d3f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801d3fc:	68fb      	ldr	r3, [r7, #12]
 801d3fe:	2222      	movs	r2, #34	@ 0x22
 801d400:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 801d404:	68fb      	ldr	r3, [r7, #12]
 801d406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801d40a:	2b00      	cmp	r3, #0
 801d40c:	d02d      	beq.n	801d46a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801d40e:	68fb      	ldr	r3, [r7, #12]
 801d410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801d414:	4a40      	ldr	r2, [pc, #256]	@ (801d518 <UART_Start_Receive_DMA+0x140>)
 801d416:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801d418:	68fb      	ldr	r3, [r7, #12]
 801d41a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801d41e:	4a3f      	ldr	r2, [pc, #252]	@ (801d51c <UART_Start_Receive_DMA+0x144>)
 801d420:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801d422:	68fb      	ldr	r3, [r7, #12]
 801d424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801d428:	4a3d      	ldr	r2, [pc, #244]	@ (801d520 <UART_Start_Receive_DMA+0x148>)
 801d42a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 801d42c:	68fb      	ldr	r3, [r7, #12]
 801d42e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801d432:	2200      	movs	r2, #0
 801d434:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801d436:	68fb      	ldr	r3, [r7, #12]
 801d438:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 801d43c:	68fb      	ldr	r3, [r7, #12]
 801d43e:	681b      	ldr	r3, [r3, #0]
 801d440:	3324      	adds	r3, #36	@ 0x24
 801d442:	4619      	mov	r1, r3
 801d444:	68fb      	ldr	r3, [r7, #12]
 801d446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801d448:	461a      	mov	r2, r3
 801d44a:	88fb      	ldrh	r3, [r7, #6]
 801d44c:	f7e8 f8e8 	bl	8005620 <HAL_DMA_Start_IT>
 801d450:	4603      	mov	r3, r0
 801d452:	2b00      	cmp	r3, #0
 801d454:	d009      	beq.n	801d46a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801d456:	68fb      	ldr	r3, [r7, #12]
 801d458:	2210      	movs	r2, #16
 801d45a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 801d45e:	68fb      	ldr	r3, [r7, #12]
 801d460:	2220      	movs	r2, #32
 801d462:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 801d466:	2301      	movs	r3, #1
 801d468:	e051      	b.n	801d50e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801d46a:	68fb      	ldr	r3, [r7, #12]
 801d46c:	691b      	ldr	r3, [r3, #16]
 801d46e:	2b00      	cmp	r3, #0
 801d470:	d018      	beq.n	801d4a4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801d472:	68fb      	ldr	r3, [r7, #12]
 801d474:	681b      	ldr	r3, [r3, #0]
 801d476:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d478:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d47a:	e853 3f00 	ldrex	r3, [r3]
 801d47e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801d480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801d486:	657b      	str	r3, [r7, #84]	@ 0x54
 801d488:	68fb      	ldr	r3, [r7, #12]
 801d48a:	681b      	ldr	r3, [r3, #0]
 801d48c:	461a      	mov	r2, r3
 801d48e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801d490:	64bb      	str	r3, [r7, #72]	@ 0x48
 801d492:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d494:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801d496:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d498:	e841 2300 	strex	r3, r2, [r1]
 801d49c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801d49e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d4a0:	2b00      	cmp	r3, #0
 801d4a2:	d1e6      	bne.n	801d472 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d4a4:	68fb      	ldr	r3, [r7, #12]
 801d4a6:	681b      	ldr	r3, [r3, #0]
 801d4a8:	3308      	adds	r3, #8
 801d4aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d4ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4ae:	e853 3f00 	ldrex	r3, [r3]
 801d4b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801d4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4b6:	f043 0301 	orr.w	r3, r3, #1
 801d4ba:	653b      	str	r3, [r7, #80]	@ 0x50
 801d4bc:	68fb      	ldr	r3, [r7, #12]
 801d4be:	681b      	ldr	r3, [r3, #0]
 801d4c0:	3308      	adds	r3, #8
 801d4c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801d4c4:	637a      	str	r2, [r7, #52]	@ 0x34
 801d4c6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d4c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801d4ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801d4cc:	e841 2300 	strex	r3, r2, [r1]
 801d4d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801d4d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4d4:	2b00      	cmp	r3, #0
 801d4d6:	d1e5      	bne.n	801d4a4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801d4d8:	68fb      	ldr	r3, [r7, #12]
 801d4da:	681b      	ldr	r3, [r3, #0]
 801d4dc:	3308      	adds	r3, #8
 801d4de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d4e0:	697b      	ldr	r3, [r7, #20]
 801d4e2:	e853 3f00 	ldrex	r3, [r3]
 801d4e6:	613b      	str	r3, [r7, #16]
   return(result);
 801d4e8:	693b      	ldr	r3, [r7, #16]
 801d4ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d4ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801d4f0:	68fb      	ldr	r3, [r7, #12]
 801d4f2:	681b      	ldr	r3, [r3, #0]
 801d4f4:	3308      	adds	r3, #8
 801d4f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801d4f8:	623a      	str	r2, [r7, #32]
 801d4fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d4fc:	69f9      	ldr	r1, [r7, #28]
 801d4fe:	6a3a      	ldr	r2, [r7, #32]
 801d500:	e841 2300 	strex	r3, r2, [r1]
 801d504:	61bb      	str	r3, [r7, #24]
   return(result);
 801d506:	69bb      	ldr	r3, [r7, #24]
 801d508:	2b00      	cmp	r3, #0
 801d50a:	d1e5      	bne.n	801d4d8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 801d50c:	2300      	movs	r3, #0
}
 801d50e:	4618      	mov	r0, r3
 801d510:	3758      	adds	r7, #88	@ 0x58
 801d512:	46bd      	mov	sp, r7
 801d514:	bd80      	pop	{r7, pc}
 801d516:	bf00      	nop
 801d518:	0801d727 	.word	0x0801d727
 801d51c:	0801d84f 	.word	0x0801d84f
 801d520:	0801d88d 	.word	0x0801d88d

0801d524 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801d524:	b480      	push	{r7}
 801d526:	b08f      	sub	sp, #60	@ 0x3c
 801d528:	af00      	add	r7, sp, #0
 801d52a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801d52c:	687b      	ldr	r3, [r7, #4]
 801d52e:	681b      	ldr	r3, [r3, #0]
 801d530:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d532:	6a3b      	ldr	r3, [r7, #32]
 801d534:	e853 3f00 	ldrex	r3, [r3]
 801d538:	61fb      	str	r3, [r7, #28]
   return(result);
 801d53a:	69fb      	ldr	r3, [r7, #28]
 801d53c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801d540:	637b      	str	r3, [r7, #52]	@ 0x34
 801d542:	687b      	ldr	r3, [r7, #4]
 801d544:	681b      	ldr	r3, [r3, #0]
 801d546:	461a      	mov	r2, r3
 801d548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d54a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d54c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d54e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801d550:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d552:	e841 2300 	strex	r3, r2, [r1]
 801d556:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801d558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d55a:	2b00      	cmp	r3, #0
 801d55c:	d1e6      	bne.n	801d52c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801d55e:	687b      	ldr	r3, [r7, #4]
 801d560:	681b      	ldr	r3, [r3, #0]
 801d562:	3308      	adds	r3, #8
 801d564:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d566:	68fb      	ldr	r3, [r7, #12]
 801d568:	e853 3f00 	ldrex	r3, [r3]
 801d56c:	60bb      	str	r3, [r7, #8]
   return(result);
 801d56e:	68bb      	ldr	r3, [r7, #8]
 801d570:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801d574:	633b      	str	r3, [r7, #48]	@ 0x30
 801d576:	687b      	ldr	r3, [r7, #4]
 801d578:	681b      	ldr	r3, [r3, #0]
 801d57a:	3308      	adds	r3, #8
 801d57c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d57e:	61ba      	str	r2, [r7, #24]
 801d580:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d582:	6979      	ldr	r1, [r7, #20]
 801d584:	69ba      	ldr	r2, [r7, #24]
 801d586:	e841 2300 	strex	r3, r2, [r1]
 801d58a:	613b      	str	r3, [r7, #16]
   return(result);
 801d58c:	693b      	ldr	r3, [r7, #16]
 801d58e:	2b00      	cmp	r3, #0
 801d590:	d1e5      	bne.n	801d55e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801d592:	687b      	ldr	r3, [r7, #4]
 801d594:	2220      	movs	r2, #32
 801d596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801d59a:	bf00      	nop
 801d59c:	373c      	adds	r7, #60	@ 0x3c
 801d59e:	46bd      	mov	sp, r7
 801d5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d5a4:	4770      	bx	lr
	...

0801d5a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801d5a8:	b480      	push	{r7}
 801d5aa:	b095      	sub	sp, #84	@ 0x54
 801d5ac:	af00      	add	r7, sp, #0
 801d5ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801d5b0:	687b      	ldr	r3, [r7, #4]
 801d5b2:	681b      	ldr	r3, [r3, #0]
 801d5b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d5b8:	e853 3f00 	ldrex	r3, [r3]
 801d5bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801d5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d5c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801d5c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801d5c6:	687b      	ldr	r3, [r7, #4]
 801d5c8:	681b      	ldr	r3, [r3, #0]
 801d5ca:	461a      	mov	r2, r3
 801d5cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d5ce:	643b      	str	r3, [r7, #64]	@ 0x40
 801d5d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d5d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801d5d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801d5d6:	e841 2300 	strex	r3, r2, [r1]
 801d5da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801d5dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d5de:	2b00      	cmp	r3, #0
 801d5e0:	d1e6      	bne.n	801d5b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801d5e2:	687b      	ldr	r3, [r7, #4]
 801d5e4:	681b      	ldr	r3, [r3, #0]
 801d5e6:	3308      	adds	r3, #8
 801d5e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d5ea:	6a3b      	ldr	r3, [r7, #32]
 801d5ec:	e853 3f00 	ldrex	r3, [r3]
 801d5f0:	61fb      	str	r3, [r7, #28]
   return(result);
 801d5f2:	69fa      	ldr	r2, [r7, #28]
 801d5f4:	4b1e      	ldr	r3, [pc, #120]	@ (801d670 <UART_EndRxTransfer+0xc8>)
 801d5f6:	4013      	ands	r3, r2
 801d5f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 801d5fa:	687b      	ldr	r3, [r7, #4]
 801d5fc:	681b      	ldr	r3, [r3, #0]
 801d5fe:	3308      	adds	r3, #8
 801d600:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801d602:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801d604:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d606:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801d608:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d60a:	e841 2300 	strex	r3, r2, [r1]
 801d60e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801d610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d612:	2b00      	cmp	r3, #0
 801d614:	d1e5      	bne.n	801d5e2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801d616:	687b      	ldr	r3, [r7, #4]
 801d618:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d61a:	2b01      	cmp	r3, #1
 801d61c:	d118      	bne.n	801d650 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801d61e:	687b      	ldr	r3, [r7, #4]
 801d620:	681b      	ldr	r3, [r3, #0]
 801d622:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d624:	68fb      	ldr	r3, [r7, #12]
 801d626:	e853 3f00 	ldrex	r3, [r3]
 801d62a:	60bb      	str	r3, [r7, #8]
   return(result);
 801d62c:	68bb      	ldr	r3, [r7, #8]
 801d62e:	f023 0310 	bic.w	r3, r3, #16
 801d632:	647b      	str	r3, [r7, #68]	@ 0x44
 801d634:	687b      	ldr	r3, [r7, #4]
 801d636:	681b      	ldr	r3, [r3, #0]
 801d638:	461a      	mov	r2, r3
 801d63a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d63c:	61bb      	str	r3, [r7, #24]
 801d63e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d640:	6979      	ldr	r1, [r7, #20]
 801d642:	69ba      	ldr	r2, [r7, #24]
 801d644:	e841 2300 	strex	r3, r2, [r1]
 801d648:	613b      	str	r3, [r7, #16]
   return(result);
 801d64a:	693b      	ldr	r3, [r7, #16]
 801d64c:	2b00      	cmp	r3, #0
 801d64e:	d1e6      	bne.n	801d61e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801d650:	687b      	ldr	r3, [r7, #4]
 801d652:	2220      	movs	r2, #32
 801d654:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d658:	687b      	ldr	r3, [r7, #4]
 801d65a:	2200      	movs	r2, #0
 801d65c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801d65e:	687b      	ldr	r3, [r7, #4]
 801d660:	2200      	movs	r2, #0
 801d662:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801d664:	bf00      	nop
 801d666:	3754      	adds	r7, #84	@ 0x54
 801d668:	46bd      	mov	sp, r7
 801d66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d66e:	4770      	bx	lr
 801d670:	effffffe 	.word	0xeffffffe

0801d674 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801d674:	b580      	push	{r7, lr}
 801d676:	b090      	sub	sp, #64	@ 0x40
 801d678:	af00      	add	r7, sp, #0
 801d67a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d67c:	687b      	ldr	r3, [r7, #4]
 801d67e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d680:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 801d682:	687b      	ldr	r3, [r7, #4]
 801d684:	69db      	ldr	r3, [r3, #28]
 801d686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801d68a:	d037      	beq.n	801d6fc <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 801d68c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d68e:	2200      	movs	r2, #0
 801d690:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801d694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d696:	681b      	ldr	r3, [r3, #0]
 801d698:	3308      	adds	r3, #8
 801d69a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d69e:	e853 3f00 	ldrex	r3, [r3]
 801d6a2:	623b      	str	r3, [r7, #32]
   return(result);
 801d6a4:	6a3b      	ldr	r3, [r7, #32]
 801d6a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801d6aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 801d6ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d6ae:	681b      	ldr	r3, [r3, #0]
 801d6b0:	3308      	adds	r3, #8
 801d6b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d6b4:	633a      	str	r2, [r7, #48]	@ 0x30
 801d6b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d6b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d6ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d6bc:	e841 2300 	strex	r3, r2, [r1]
 801d6c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801d6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6c4:	2b00      	cmp	r3, #0
 801d6c6:	d1e5      	bne.n	801d694 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801d6c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d6ca:	681b      	ldr	r3, [r3, #0]
 801d6cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d6ce:	693b      	ldr	r3, [r7, #16]
 801d6d0:	e853 3f00 	ldrex	r3, [r3]
 801d6d4:	60fb      	str	r3, [r7, #12]
   return(result);
 801d6d6:	68fb      	ldr	r3, [r7, #12]
 801d6d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d6dc:	637b      	str	r3, [r7, #52]	@ 0x34
 801d6de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d6e0:	681b      	ldr	r3, [r3, #0]
 801d6e2:	461a      	mov	r2, r3
 801d6e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d6e6:	61fb      	str	r3, [r7, #28]
 801d6e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d6ea:	69b9      	ldr	r1, [r7, #24]
 801d6ec:	69fa      	ldr	r2, [r7, #28]
 801d6ee:	e841 2300 	strex	r3, r2, [r1]
 801d6f2:	617b      	str	r3, [r7, #20]
   return(result);
 801d6f4:	697b      	ldr	r3, [r7, #20]
 801d6f6:	2b00      	cmp	r3, #0
 801d6f8:	d1e6      	bne.n	801d6c8 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801d6fa:	e002      	b.n	801d702 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 801d6fc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801d6fe:	f7fe fbc5 	bl	801be8c <HAL_UART_TxCpltCallback>
}
 801d702:	bf00      	nop
 801d704:	3740      	adds	r7, #64	@ 0x40
 801d706:	46bd      	mov	sp, r7
 801d708:	bd80      	pop	{r7, pc}

0801d70a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801d70a:	b580      	push	{r7, lr}
 801d70c:	b084      	sub	sp, #16
 801d70e:	af00      	add	r7, sp, #0
 801d710:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d712:	687b      	ldr	r3, [r7, #4]
 801d714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d716:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801d718:	68f8      	ldr	r0, [r7, #12]
 801d71a:	f7fe fbc1 	bl	801bea0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801d71e:	bf00      	nop
 801d720:	3710      	adds	r7, #16
 801d722:	46bd      	mov	sp, r7
 801d724:	bd80      	pop	{r7, pc}

0801d726 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801d726:	b580      	push	{r7, lr}
 801d728:	b09c      	sub	sp, #112	@ 0x70
 801d72a:	af00      	add	r7, sp, #0
 801d72c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d72e:	687b      	ldr	r3, [r7, #4]
 801d730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d732:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 801d734:	687b      	ldr	r3, [r7, #4]
 801d736:	69db      	ldr	r3, [r3, #28]
 801d738:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801d73c:	d071      	beq.n	801d822 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 801d73e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d740:	2200      	movs	r2, #0
 801d742:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801d746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d748:	681b      	ldr	r3, [r3, #0]
 801d74a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d74c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801d74e:	e853 3f00 	ldrex	r3, [r3]
 801d752:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801d754:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d756:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801d75a:	66bb      	str	r3, [r7, #104]	@ 0x68
 801d75c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d75e:	681b      	ldr	r3, [r3, #0]
 801d760:	461a      	mov	r2, r3
 801d762:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801d764:	65bb      	str	r3, [r7, #88]	@ 0x58
 801d766:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d768:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801d76a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801d76c:	e841 2300 	strex	r3, r2, [r1]
 801d770:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801d772:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801d774:	2b00      	cmp	r3, #0
 801d776:	d1e6      	bne.n	801d746 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d778:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d77a:	681b      	ldr	r3, [r3, #0]
 801d77c:	3308      	adds	r3, #8
 801d77e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d782:	e853 3f00 	ldrex	r3, [r3]
 801d786:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801d788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d78a:	f023 0301 	bic.w	r3, r3, #1
 801d78e:	667b      	str	r3, [r7, #100]	@ 0x64
 801d790:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d792:	681b      	ldr	r3, [r3, #0]
 801d794:	3308      	adds	r3, #8
 801d796:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801d798:	647a      	str	r2, [r7, #68]	@ 0x44
 801d79a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d79c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801d79e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d7a0:	e841 2300 	strex	r3, r2, [r1]
 801d7a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801d7a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d7a8:	2b00      	cmp	r3, #0
 801d7aa:	d1e5      	bne.n	801d778 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801d7ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d7ae:	681b      	ldr	r3, [r3, #0]
 801d7b0:	3308      	adds	r3, #8
 801d7b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d7b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d7b6:	e853 3f00 	ldrex	r3, [r3]
 801d7ba:	623b      	str	r3, [r7, #32]
   return(result);
 801d7bc:	6a3b      	ldr	r3, [r7, #32]
 801d7be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801d7c2:	663b      	str	r3, [r7, #96]	@ 0x60
 801d7c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d7c6:	681b      	ldr	r3, [r3, #0]
 801d7c8:	3308      	adds	r3, #8
 801d7ca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801d7cc:	633a      	str	r2, [r7, #48]	@ 0x30
 801d7ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d7d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d7d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d7d4:	e841 2300 	strex	r3, r2, [r1]
 801d7d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801d7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d7dc:	2b00      	cmp	r3, #0
 801d7de:	d1e5      	bne.n	801d7ac <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801d7e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d7e2:	2220      	movs	r2, #32
 801d7e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801d7e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d7ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d7ec:	2b01      	cmp	r3, #1
 801d7ee:	d118      	bne.n	801d822 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801d7f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d7f2:	681b      	ldr	r3, [r3, #0]
 801d7f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801d7f6:	693b      	ldr	r3, [r7, #16]
 801d7f8:	e853 3f00 	ldrex	r3, [r3]
 801d7fc:	60fb      	str	r3, [r7, #12]
   return(result);
 801d7fe:	68fb      	ldr	r3, [r7, #12]
 801d800:	f023 0310 	bic.w	r3, r3, #16
 801d804:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801d806:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d808:	681b      	ldr	r3, [r3, #0]
 801d80a:	461a      	mov	r2, r3
 801d80c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801d80e:	61fb      	str	r3, [r7, #28]
 801d810:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801d812:	69b9      	ldr	r1, [r7, #24]
 801d814:	69fa      	ldr	r2, [r7, #28]
 801d816:	e841 2300 	strex	r3, r2, [r1]
 801d81a:	617b      	str	r3, [r7, #20]
   return(result);
 801d81c:	697b      	ldr	r3, [r7, #20]
 801d81e:	2b00      	cmp	r3, #0
 801d820:	d1e6      	bne.n	801d7f0 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801d822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d824:	2200      	movs	r2, #0
 801d826:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801d828:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d82a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d82c:	2b01      	cmp	r3, #1
 801d82e:	d107      	bne.n	801d840 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801d830:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801d832:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801d836:	4619      	mov	r1, r3
 801d838:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801d83a:	f7fe fb77 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801d83e:	e002      	b.n	801d846 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 801d840:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801d842:	f7fe fb37 	bl	801beb4 <HAL_UART_RxCpltCallback>
}
 801d846:	bf00      	nop
 801d848:	3770      	adds	r7, #112	@ 0x70
 801d84a:	46bd      	mov	sp, r7
 801d84c:	bd80      	pop	{r7, pc}

0801d84e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801d84e:	b580      	push	{r7, lr}
 801d850:	b084      	sub	sp, #16
 801d852:	af00      	add	r7, sp, #0
 801d854:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d856:	687b      	ldr	r3, [r7, #4]
 801d858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d85a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801d85c:	68fb      	ldr	r3, [r7, #12]
 801d85e:	2201      	movs	r2, #1
 801d860:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801d862:	68fb      	ldr	r3, [r7, #12]
 801d864:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801d866:	2b01      	cmp	r3, #1
 801d868:	d109      	bne.n	801d87e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801d86a:	68fb      	ldr	r3, [r7, #12]
 801d86c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801d870:	085b      	lsrs	r3, r3, #1
 801d872:	b29b      	uxth	r3, r3
 801d874:	4619      	mov	r1, r3
 801d876:	68f8      	ldr	r0, [r7, #12]
 801d878:	f7fe fb58 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801d87c:	e002      	b.n	801d884 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 801d87e:	68f8      	ldr	r0, [r7, #12]
 801d880:	f7fe fb22 	bl	801bec8 <HAL_UART_RxHalfCpltCallback>
}
 801d884:	bf00      	nop
 801d886:	3710      	adds	r7, #16
 801d888:	46bd      	mov	sp, r7
 801d88a:	bd80      	pop	{r7, pc}

0801d88c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801d88c:	b580      	push	{r7, lr}
 801d88e:	b086      	sub	sp, #24
 801d890:	af00      	add	r7, sp, #0
 801d892:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d894:	687b      	ldr	r3, [r7, #4]
 801d896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d898:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801d89a:	697b      	ldr	r3, [r7, #20]
 801d89c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801d8a0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801d8a2:	697b      	ldr	r3, [r7, #20]
 801d8a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801d8a8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801d8aa:	697b      	ldr	r3, [r7, #20]
 801d8ac:	681b      	ldr	r3, [r3, #0]
 801d8ae:	689b      	ldr	r3, [r3, #8]
 801d8b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801d8b4:	2b80      	cmp	r3, #128	@ 0x80
 801d8b6:	d109      	bne.n	801d8cc <UART_DMAError+0x40>
 801d8b8:	693b      	ldr	r3, [r7, #16]
 801d8ba:	2b21      	cmp	r3, #33	@ 0x21
 801d8bc:	d106      	bne.n	801d8cc <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801d8be:	697b      	ldr	r3, [r7, #20]
 801d8c0:	2200      	movs	r2, #0
 801d8c2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 801d8c6:	6978      	ldr	r0, [r7, #20]
 801d8c8:	f7ff fe2c 	bl	801d524 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801d8cc:	697b      	ldr	r3, [r7, #20]
 801d8ce:	681b      	ldr	r3, [r3, #0]
 801d8d0:	689b      	ldr	r3, [r3, #8]
 801d8d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801d8d6:	2b40      	cmp	r3, #64	@ 0x40
 801d8d8:	d109      	bne.n	801d8ee <UART_DMAError+0x62>
 801d8da:	68fb      	ldr	r3, [r7, #12]
 801d8dc:	2b22      	cmp	r3, #34	@ 0x22
 801d8de:	d106      	bne.n	801d8ee <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801d8e0:	697b      	ldr	r3, [r7, #20]
 801d8e2:	2200      	movs	r2, #0
 801d8e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 801d8e8:	6978      	ldr	r0, [r7, #20]
 801d8ea:	f7ff fe5d 	bl	801d5a8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801d8ee:	697b      	ldr	r3, [r7, #20]
 801d8f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801d8f4:	f043 0210 	orr.w	r2, r3, #16
 801d8f8:	697b      	ldr	r3, [r7, #20]
 801d8fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801d8fe:	6978      	ldr	r0, [r7, #20]
 801d900:	f7fe faec 	bl	801bedc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801d904:	bf00      	nop
 801d906:	3718      	adds	r7, #24
 801d908:	46bd      	mov	sp, r7
 801d90a:	bd80      	pop	{r7, pc}

0801d90c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801d90c:	b580      	push	{r7, lr}
 801d90e:	b084      	sub	sp, #16
 801d910:	af00      	add	r7, sp, #0
 801d912:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d914:	687b      	ldr	r3, [r7, #4]
 801d916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d918:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801d91a:	68fb      	ldr	r3, [r7, #12]
 801d91c:	2200      	movs	r2, #0
 801d91e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801d922:	68f8      	ldr	r0, [r7, #12]
 801d924:	f7fe fada 	bl	801bedc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801d928:	bf00      	nop
 801d92a:	3710      	adds	r7, #16
 801d92c:	46bd      	mov	sp, r7
 801d92e:	bd80      	pop	{r7, pc}

0801d930 <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 801d930:	b580      	push	{r7, lr}
 801d932:	b084      	sub	sp, #16
 801d934:	af00      	add	r7, sp, #0
 801d936:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d938:	687b      	ldr	r3, [r7, #4]
 801d93a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d93c:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 801d93e:	68fb      	ldr	r3, [r7, #12]
 801d940:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801d942:	2200      	movs	r2, #0
 801d944:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 801d946:	68fb      	ldr	r3, [r7, #12]
 801d948:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801d94c:	2b00      	cmp	r3, #0
 801d94e:	d005      	beq.n	801d95c <UART_DMATxAbortCallback+0x2c>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 801d950:	68fb      	ldr	r3, [r7, #12]
 801d952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801d956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801d958:	2b00      	cmp	r3, #0
 801d95a:	d12b      	bne.n	801d9b4 <UART_DMATxAbortCallback+0x84>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 801d95c:	68fb      	ldr	r3, [r7, #12]
 801d95e:	2200      	movs	r2, #0
 801d960:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 801d964:	68fb      	ldr	r3, [r7, #12]
 801d966:	2200      	movs	r2, #0
 801d968:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801d96c:	68fb      	ldr	r3, [r7, #12]
 801d96e:	2200      	movs	r2, #0
 801d970:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801d974:	68fb      	ldr	r3, [r7, #12]
 801d976:	681b      	ldr	r3, [r3, #0]
 801d978:	220f      	movs	r2, #15
 801d97a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801d97c:	68fb      	ldr	r3, [r7, #12]
 801d97e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801d980:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801d984:	d107      	bne.n	801d996 <UART_DMATxAbortCallback+0x66>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801d986:	68fb      	ldr	r3, [r7, #12]
 801d988:	681b      	ldr	r3, [r3, #0]
 801d98a:	699a      	ldr	r2, [r3, #24]
 801d98c:	68fb      	ldr	r3, [r7, #12]
 801d98e:	681b      	ldr	r3, [r3, #0]
 801d990:	f042 0210 	orr.w	r2, r2, #16
 801d994:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801d996:	68fb      	ldr	r3, [r7, #12]
 801d998:	2220      	movs	r2, #32
 801d99a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801d99e:	68fb      	ldr	r3, [r7, #12]
 801d9a0:	2220      	movs	r2, #32
 801d9a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d9a6:	68fb      	ldr	r3, [r7, #12]
 801d9a8:	2200      	movs	r2, #0
 801d9aa:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 801d9ac:	68f8      	ldr	r0, [r7, #12]
 801d9ae:	f7fe fa9f 	bl	801bef0 <HAL_UART_AbortCpltCallback>
 801d9b2:	e000      	b.n	801d9b6 <UART_DMATxAbortCallback+0x86>
      return;
 801d9b4:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801d9b6:	3710      	adds	r7, #16
 801d9b8:	46bd      	mov	sp, r7
 801d9ba:	bd80      	pop	{r7, pc}

0801d9bc <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 801d9bc:	b580      	push	{r7, lr}
 801d9be:	b084      	sub	sp, #16
 801d9c0:	af00      	add	r7, sp, #0
 801d9c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d9c4:	687b      	ldr	r3, [r7, #4]
 801d9c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d9c8:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 801d9ca:	68fb      	ldr	r3, [r7, #12]
 801d9cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801d9d0:	2200      	movs	r2, #0
 801d9d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 801d9d4:	68fb      	ldr	r3, [r7, #12]
 801d9d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801d9d8:	2b00      	cmp	r3, #0
 801d9da:	d004      	beq.n	801d9e6 <UART_DMARxAbortCallback+0x2a>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 801d9dc:	68fb      	ldr	r3, [r7, #12]
 801d9de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801d9e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801d9e2:	2b00      	cmp	r3, #0
 801d9e4:	d126      	bne.n	801da34 <UART_DMARxAbortCallback+0x78>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 801d9e6:	68fb      	ldr	r3, [r7, #12]
 801d9e8:	2200      	movs	r2, #0
 801d9ea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 801d9ee:	68fb      	ldr	r3, [r7, #12]
 801d9f0:	2200      	movs	r2, #0
 801d9f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801d9f6:	68fb      	ldr	r3, [r7, #12]
 801d9f8:	2200      	movs	r2, #0
 801d9fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801d9fe:	68fb      	ldr	r3, [r7, #12]
 801da00:	681b      	ldr	r3, [r3, #0]
 801da02:	220f      	movs	r2, #15
 801da04:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801da06:	68fb      	ldr	r3, [r7, #12]
 801da08:	681b      	ldr	r3, [r3, #0]
 801da0a:	699a      	ldr	r2, [r3, #24]
 801da0c:	68fb      	ldr	r3, [r7, #12]
 801da0e:	681b      	ldr	r3, [r3, #0]
 801da10:	f042 0208 	orr.w	r2, r2, #8
 801da14:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801da16:	68fb      	ldr	r3, [r7, #12]
 801da18:	2220      	movs	r2, #32
 801da1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801da1e:	68fb      	ldr	r3, [r7, #12]
 801da20:	2220      	movs	r2, #32
 801da22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801da26:	68fb      	ldr	r3, [r7, #12]
 801da28:	2200      	movs	r2, #0
 801da2a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 801da2c:	68f8      	ldr	r0, [r7, #12]
 801da2e:	f7fe fa5f 	bl	801bef0 <HAL_UART_AbortCpltCallback>
 801da32:	e000      	b.n	801da36 <UART_DMARxAbortCallback+0x7a>
      return;
 801da34:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801da36:	3710      	adds	r7, #16
 801da38:	46bd      	mov	sp, r7
 801da3a:	bd80      	pop	{r7, pc}

0801da3c <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801da3c:	b580      	push	{r7, lr}
 801da3e:	b084      	sub	sp, #16
 801da40:	af00      	add	r7, sp, #0
 801da42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801da44:	687b      	ldr	r3, [r7, #4]
 801da46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801da48:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 801da4a:	68fb      	ldr	r3, [r7, #12]
 801da4c:	2200      	movs	r2, #0
 801da4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801da52:	68fb      	ldr	r3, [r7, #12]
 801da54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801da56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801da5a:	d107      	bne.n	801da6c <UART_DMATxOnlyAbortCallback+0x30>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801da5c:	68fb      	ldr	r3, [r7, #12]
 801da5e:	681b      	ldr	r3, [r3, #0]
 801da60:	699a      	ldr	r2, [r3, #24]
 801da62:	68fb      	ldr	r3, [r7, #12]
 801da64:	681b      	ldr	r3, [r3, #0]
 801da66:	f042 0210 	orr.w	r2, r2, #16
 801da6a:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801da6c:	68fb      	ldr	r3, [r7, #12]
 801da6e:	2220      	movs	r2, #32
 801da70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 801da74:	68f8      	ldr	r0, [r7, #12]
 801da76:	f7fe fa45 	bl	801bf04 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801da7a:	bf00      	nop
 801da7c:	3710      	adds	r7, #16
 801da7e:	46bd      	mov	sp, r7
 801da80:	bd80      	pop	{r7, pc}

0801da82 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801da82:	b580      	push	{r7, lr}
 801da84:	b084      	sub	sp, #16
 801da86:	af00      	add	r7, sp, #0
 801da88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801da8a:	687b      	ldr	r3, [r7, #4]
 801da8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801da8e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 801da90:	68fb      	ldr	r3, [r7, #12]
 801da92:	2200      	movs	r2, #0
 801da94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801da98:	68fb      	ldr	r3, [r7, #12]
 801da9a:	681b      	ldr	r3, [r3, #0]
 801da9c:	220f      	movs	r2, #15
 801da9e:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801daa0:	68fb      	ldr	r3, [r7, #12]
 801daa2:	681b      	ldr	r3, [r3, #0]
 801daa4:	699a      	ldr	r2, [r3, #24]
 801daa6:	68fb      	ldr	r3, [r7, #12]
 801daa8:	681b      	ldr	r3, [r3, #0]
 801daaa:	f042 0208 	orr.w	r2, r2, #8
 801daae:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801dab0:	68fb      	ldr	r3, [r7, #12]
 801dab2:	2220      	movs	r2, #32
 801dab4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801dab8:	68fb      	ldr	r3, [r7, #12]
 801daba:	2200      	movs	r2, #0
 801dabc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 801dabe:	68f8      	ldr	r0, [r7, #12]
 801dac0:	f7fe fa2a 	bl	801bf18 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801dac4:	bf00      	nop
 801dac6:	3710      	adds	r7, #16
 801dac8:	46bd      	mov	sp, r7
 801daca:	bd80      	pop	{r7, pc}

0801dacc <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 801dacc:	b480      	push	{r7}
 801dace:	b08f      	sub	sp, #60	@ 0x3c
 801dad0:	af00      	add	r7, sp, #0
 801dad2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801dad4:	687b      	ldr	r3, [r7, #4]
 801dad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dada:	2b21      	cmp	r3, #33	@ 0x21
 801dadc:	d14c      	bne.n	801db78 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 801dade:	687b      	ldr	r3, [r7, #4]
 801dae0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801dae4:	b29b      	uxth	r3, r3
 801dae6:	2b00      	cmp	r3, #0
 801dae8:	d132      	bne.n	801db50 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801daea:	687b      	ldr	r3, [r7, #4]
 801daec:	681b      	ldr	r3, [r3, #0]
 801daee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801daf0:	6a3b      	ldr	r3, [r7, #32]
 801daf2:	e853 3f00 	ldrex	r3, [r3]
 801daf6:	61fb      	str	r3, [r7, #28]
   return(result);
 801daf8:	69fb      	ldr	r3, [r7, #28]
 801dafa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801dafe:	637b      	str	r3, [r7, #52]	@ 0x34
 801db00:	687b      	ldr	r3, [r7, #4]
 801db02:	681b      	ldr	r3, [r3, #0]
 801db04:	461a      	mov	r2, r3
 801db06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801db08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801db0a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801db0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801db0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801db10:	e841 2300 	strex	r3, r2, [r1]
 801db14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801db16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801db18:	2b00      	cmp	r3, #0
 801db1a:	d1e6      	bne.n	801daea <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801db1c:	687b      	ldr	r3, [r7, #4]
 801db1e:	681b      	ldr	r3, [r3, #0]
 801db20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801db22:	68fb      	ldr	r3, [r7, #12]
 801db24:	e853 3f00 	ldrex	r3, [r3]
 801db28:	60bb      	str	r3, [r7, #8]
   return(result);
 801db2a:	68bb      	ldr	r3, [r7, #8]
 801db2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801db30:	633b      	str	r3, [r7, #48]	@ 0x30
 801db32:	687b      	ldr	r3, [r7, #4]
 801db34:	681b      	ldr	r3, [r3, #0]
 801db36:	461a      	mov	r2, r3
 801db38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db3a:	61bb      	str	r3, [r7, #24]
 801db3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801db3e:	6979      	ldr	r1, [r7, #20]
 801db40:	69ba      	ldr	r2, [r7, #24]
 801db42:	e841 2300 	strex	r3, r2, [r1]
 801db46:	613b      	str	r3, [r7, #16]
   return(result);
 801db48:	693b      	ldr	r3, [r7, #16]
 801db4a:	2b00      	cmp	r3, #0
 801db4c:	d1e6      	bne.n	801db1c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 801db4e:	e013      	b.n	801db78 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 801db50:	687b      	ldr	r3, [r7, #4]
 801db52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801db54:	781a      	ldrb	r2, [r3, #0]
 801db56:	687b      	ldr	r3, [r7, #4]
 801db58:	681b      	ldr	r3, [r3, #0]
 801db5a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 801db5c:	687b      	ldr	r3, [r7, #4]
 801db5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801db60:	1c5a      	adds	r2, r3, #1
 801db62:	687b      	ldr	r3, [r7, #4]
 801db64:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 801db66:	687b      	ldr	r3, [r7, #4]
 801db68:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801db6c:	b29b      	uxth	r3, r3
 801db6e:	3b01      	subs	r3, #1
 801db70:	b29a      	uxth	r2, r3
 801db72:	687b      	ldr	r3, [r7, #4]
 801db74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 801db78:	bf00      	nop
 801db7a:	373c      	adds	r7, #60	@ 0x3c
 801db7c:	46bd      	mov	sp, r7
 801db7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801db82:	4770      	bx	lr

0801db84 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 801db84:	b480      	push	{r7}
 801db86:	b091      	sub	sp, #68	@ 0x44
 801db88:	af00      	add	r7, sp, #0
 801db8a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801db8c:	687b      	ldr	r3, [r7, #4]
 801db8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801db92:	2b21      	cmp	r3, #33	@ 0x21
 801db94:	d151      	bne.n	801dc3a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 801db96:	687b      	ldr	r3, [r7, #4]
 801db98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801db9c:	b29b      	uxth	r3, r3
 801db9e:	2b00      	cmp	r3, #0
 801dba0:	d132      	bne.n	801dc08 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801dba2:	687b      	ldr	r3, [r7, #4]
 801dba4:	681b      	ldr	r3, [r3, #0]
 801dba6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dbaa:	e853 3f00 	ldrex	r3, [r3]
 801dbae:	623b      	str	r3, [r7, #32]
   return(result);
 801dbb0:	6a3b      	ldr	r3, [r7, #32]
 801dbb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801dbb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 801dbb8:	687b      	ldr	r3, [r7, #4]
 801dbba:	681b      	ldr	r3, [r3, #0]
 801dbbc:	461a      	mov	r2, r3
 801dbbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801dbc0:	633b      	str	r3, [r7, #48]	@ 0x30
 801dbc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dbc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801dbc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801dbc8:	e841 2300 	strex	r3, r2, [r1]
 801dbcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801dbce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dbd0:	2b00      	cmp	r3, #0
 801dbd2:	d1e6      	bne.n	801dba2 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801dbd4:	687b      	ldr	r3, [r7, #4]
 801dbd6:	681b      	ldr	r3, [r3, #0]
 801dbd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dbda:	693b      	ldr	r3, [r7, #16]
 801dbdc:	e853 3f00 	ldrex	r3, [r3]
 801dbe0:	60fb      	str	r3, [r7, #12]
   return(result);
 801dbe2:	68fb      	ldr	r3, [r7, #12]
 801dbe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dbe8:	637b      	str	r3, [r7, #52]	@ 0x34
 801dbea:	687b      	ldr	r3, [r7, #4]
 801dbec:	681b      	ldr	r3, [r3, #0]
 801dbee:	461a      	mov	r2, r3
 801dbf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801dbf2:	61fb      	str	r3, [r7, #28]
 801dbf4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dbf6:	69b9      	ldr	r1, [r7, #24]
 801dbf8:	69fa      	ldr	r2, [r7, #28]
 801dbfa:	e841 2300 	strex	r3, r2, [r1]
 801dbfe:	617b      	str	r3, [r7, #20]
   return(result);
 801dc00:	697b      	ldr	r3, [r7, #20]
 801dc02:	2b00      	cmp	r3, #0
 801dc04:	d1e6      	bne.n	801dbd4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 801dc06:	e018      	b.n	801dc3a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 801dc08:	687b      	ldr	r3, [r7, #4]
 801dc0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801dc0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 801dc0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801dc10:	881b      	ldrh	r3, [r3, #0]
 801dc12:	461a      	mov	r2, r3
 801dc14:	687b      	ldr	r3, [r7, #4]
 801dc16:	681b      	ldr	r3, [r3, #0]
 801dc18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801dc1c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 801dc1e:	687b      	ldr	r3, [r7, #4]
 801dc20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801dc22:	1c9a      	adds	r2, r3, #2
 801dc24:	687b      	ldr	r3, [r7, #4]
 801dc26:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 801dc28:	687b      	ldr	r3, [r7, #4]
 801dc2a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801dc2e:	b29b      	uxth	r3, r3
 801dc30:	3b01      	subs	r3, #1
 801dc32:	b29a      	uxth	r2, r3
 801dc34:	687b      	ldr	r3, [r7, #4]
 801dc36:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 801dc3a:	bf00      	nop
 801dc3c:	3744      	adds	r7, #68	@ 0x44
 801dc3e:	46bd      	mov	sp, r7
 801dc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc44:	4770      	bx	lr

0801dc46 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801dc46:	b480      	push	{r7}
 801dc48:	b091      	sub	sp, #68	@ 0x44
 801dc4a:	af00      	add	r7, sp, #0
 801dc4c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801dc4e:	687b      	ldr	r3, [r7, #4]
 801dc50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dc54:	2b21      	cmp	r3, #33	@ 0x21
 801dc56:	d160      	bne.n	801dd1a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801dc58:	687b      	ldr	r3, [r7, #4]
 801dc5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801dc5e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801dc60:	e057      	b.n	801dd12 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 801dc62:	687b      	ldr	r3, [r7, #4]
 801dc64:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801dc68:	b29b      	uxth	r3, r3
 801dc6a:	2b00      	cmp	r3, #0
 801dc6c:	d133      	bne.n	801dcd6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 801dc6e:	687b      	ldr	r3, [r7, #4]
 801dc70:	681b      	ldr	r3, [r3, #0]
 801dc72:	3308      	adds	r3, #8
 801dc74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dc76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc78:	e853 3f00 	ldrex	r3, [r3]
 801dc7c:	623b      	str	r3, [r7, #32]
   return(result);
 801dc7e:	6a3b      	ldr	r3, [r7, #32]
 801dc80:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801dc84:	63bb      	str	r3, [r7, #56]	@ 0x38
 801dc86:	687b      	ldr	r3, [r7, #4]
 801dc88:	681b      	ldr	r3, [r3, #0]
 801dc8a:	3308      	adds	r3, #8
 801dc8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801dc8e:	633a      	str	r2, [r7, #48]	@ 0x30
 801dc90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dc92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801dc94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801dc96:	e841 2300 	strex	r3, r2, [r1]
 801dc9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801dc9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dc9e:	2b00      	cmp	r3, #0
 801dca0:	d1e5      	bne.n	801dc6e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801dca2:	687b      	ldr	r3, [r7, #4]
 801dca4:	681b      	ldr	r3, [r3, #0]
 801dca6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dca8:	693b      	ldr	r3, [r7, #16]
 801dcaa:	e853 3f00 	ldrex	r3, [r3]
 801dcae:	60fb      	str	r3, [r7, #12]
   return(result);
 801dcb0:	68fb      	ldr	r3, [r7, #12]
 801dcb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dcb6:	637b      	str	r3, [r7, #52]	@ 0x34
 801dcb8:	687b      	ldr	r3, [r7, #4]
 801dcba:	681b      	ldr	r3, [r3, #0]
 801dcbc:	461a      	mov	r2, r3
 801dcbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801dcc0:	61fb      	str	r3, [r7, #28]
 801dcc2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dcc4:	69b9      	ldr	r1, [r7, #24]
 801dcc6:	69fa      	ldr	r2, [r7, #28]
 801dcc8:	e841 2300 	strex	r3, r2, [r1]
 801dccc:	617b      	str	r3, [r7, #20]
   return(result);
 801dcce:	697b      	ldr	r3, [r7, #20]
 801dcd0:	2b00      	cmp	r3, #0
 801dcd2:	d1e6      	bne.n	801dca2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 801dcd4:	e021      	b.n	801dd1a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 801dcd6:	687b      	ldr	r3, [r7, #4]
 801dcd8:	681b      	ldr	r3, [r3, #0]
 801dcda:	69db      	ldr	r3, [r3, #28]
 801dcdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801dce0:	2b00      	cmp	r3, #0
 801dce2:	d013      	beq.n	801dd0c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 801dce4:	687b      	ldr	r3, [r7, #4]
 801dce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801dce8:	781a      	ldrb	r2, [r3, #0]
 801dcea:	687b      	ldr	r3, [r7, #4]
 801dcec:	681b      	ldr	r3, [r3, #0]
 801dcee:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 801dcf0:	687b      	ldr	r3, [r7, #4]
 801dcf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801dcf4:	1c5a      	adds	r2, r3, #1
 801dcf6:	687b      	ldr	r3, [r7, #4]
 801dcf8:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 801dcfa:	687b      	ldr	r3, [r7, #4]
 801dcfc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801dd00:	b29b      	uxth	r3, r3
 801dd02:	3b01      	subs	r3, #1
 801dd04:	b29a      	uxth	r2, r3
 801dd06:	687b      	ldr	r3, [r7, #4]
 801dd08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801dd0c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801dd0e:	3b01      	subs	r3, #1
 801dd10:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801dd12:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801dd14:	2b00      	cmp	r3, #0
 801dd16:	d1a4      	bne.n	801dc62 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 801dd18:	e7ff      	b.n	801dd1a <UART_TxISR_8BIT_FIFOEN+0xd4>
 801dd1a:	bf00      	nop
 801dd1c:	3744      	adds	r7, #68	@ 0x44
 801dd1e:	46bd      	mov	sp, r7
 801dd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd24:	4770      	bx	lr

0801dd26 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801dd26:	b480      	push	{r7}
 801dd28:	b091      	sub	sp, #68	@ 0x44
 801dd2a:	af00      	add	r7, sp, #0
 801dd2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801dd2e:	687b      	ldr	r3, [r7, #4]
 801dd30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801dd34:	2b21      	cmp	r3, #33	@ 0x21
 801dd36:	d165      	bne.n	801de04 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801dd38:	687b      	ldr	r3, [r7, #4]
 801dd3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801dd3e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801dd40:	e05c      	b.n	801ddfc <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 801dd42:	687b      	ldr	r3, [r7, #4]
 801dd44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801dd48:	b29b      	uxth	r3, r3
 801dd4a:	2b00      	cmp	r3, #0
 801dd4c:	d133      	bne.n	801ddb6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 801dd4e:	687b      	ldr	r3, [r7, #4]
 801dd50:	681b      	ldr	r3, [r3, #0]
 801dd52:	3308      	adds	r3, #8
 801dd54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dd56:	6a3b      	ldr	r3, [r7, #32]
 801dd58:	e853 3f00 	ldrex	r3, [r3]
 801dd5c:	61fb      	str	r3, [r7, #28]
   return(result);
 801dd5e:	69fb      	ldr	r3, [r7, #28]
 801dd60:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801dd64:	637b      	str	r3, [r7, #52]	@ 0x34
 801dd66:	687b      	ldr	r3, [r7, #4]
 801dd68:	681b      	ldr	r3, [r3, #0]
 801dd6a:	3308      	adds	r3, #8
 801dd6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801dd6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801dd70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dd72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801dd74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801dd76:	e841 2300 	strex	r3, r2, [r1]
 801dd7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801dd7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd7e:	2b00      	cmp	r3, #0
 801dd80:	d1e5      	bne.n	801dd4e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801dd82:	687b      	ldr	r3, [r7, #4]
 801dd84:	681b      	ldr	r3, [r3, #0]
 801dd86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dd88:	68fb      	ldr	r3, [r7, #12]
 801dd8a:	e853 3f00 	ldrex	r3, [r3]
 801dd8e:	60bb      	str	r3, [r7, #8]
   return(result);
 801dd90:	68bb      	ldr	r3, [r7, #8]
 801dd92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dd96:	633b      	str	r3, [r7, #48]	@ 0x30
 801dd98:	687b      	ldr	r3, [r7, #4]
 801dd9a:	681b      	ldr	r3, [r3, #0]
 801dd9c:	461a      	mov	r2, r3
 801dd9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dda0:	61bb      	str	r3, [r7, #24]
 801dda2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dda4:	6979      	ldr	r1, [r7, #20]
 801dda6:	69ba      	ldr	r2, [r7, #24]
 801dda8:	e841 2300 	strex	r3, r2, [r1]
 801ddac:	613b      	str	r3, [r7, #16]
   return(result);
 801ddae:	693b      	ldr	r3, [r7, #16]
 801ddb0:	2b00      	cmp	r3, #0
 801ddb2:	d1e6      	bne.n	801dd82 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 801ddb4:	e026      	b.n	801de04 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 801ddb6:	687b      	ldr	r3, [r7, #4]
 801ddb8:	681b      	ldr	r3, [r3, #0]
 801ddba:	69db      	ldr	r3, [r3, #28]
 801ddbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801ddc0:	2b00      	cmp	r3, #0
 801ddc2:	d018      	beq.n	801ddf6 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 801ddc4:	687b      	ldr	r3, [r7, #4]
 801ddc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801ddc8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 801ddca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ddcc:	881b      	ldrh	r3, [r3, #0]
 801ddce:	461a      	mov	r2, r3
 801ddd0:	687b      	ldr	r3, [r7, #4]
 801ddd2:	681b      	ldr	r3, [r3, #0]
 801ddd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801ddd8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 801ddda:	687b      	ldr	r3, [r7, #4]
 801dddc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801ddde:	1c9a      	adds	r2, r3, #2
 801dde0:	687b      	ldr	r3, [r7, #4]
 801dde2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 801dde4:	687b      	ldr	r3, [r7, #4]
 801dde6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801ddea:	b29b      	uxth	r3, r3
 801ddec:	3b01      	subs	r3, #1
 801ddee:	b29a      	uxth	r2, r3
 801ddf0:	687b      	ldr	r3, [r7, #4]
 801ddf2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801ddf6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801ddf8:	3b01      	subs	r3, #1
 801ddfa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801ddfc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801ddfe:	2b00      	cmp	r3, #0
 801de00:	d19f      	bne.n	801dd42 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 801de02:	e7ff      	b.n	801de04 <UART_TxISR_16BIT_FIFOEN+0xde>
 801de04:	bf00      	nop
 801de06:	3744      	adds	r7, #68	@ 0x44
 801de08:	46bd      	mov	sp, r7
 801de0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de0e:	4770      	bx	lr

0801de10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801de10:	b580      	push	{r7, lr}
 801de12:	b088      	sub	sp, #32
 801de14:	af00      	add	r7, sp, #0
 801de16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801de18:	687b      	ldr	r3, [r7, #4]
 801de1a:	681b      	ldr	r3, [r3, #0]
 801de1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801de1e:	68fb      	ldr	r3, [r7, #12]
 801de20:	e853 3f00 	ldrex	r3, [r3]
 801de24:	60bb      	str	r3, [r7, #8]
   return(result);
 801de26:	68bb      	ldr	r3, [r7, #8]
 801de28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801de2c:	61fb      	str	r3, [r7, #28]
 801de2e:	687b      	ldr	r3, [r7, #4]
 801de30:	681b      	ldr	r3, [r3, #0]
 801de32:	461a      	mov	r2, r3
 801de34:	69fb      	ldr	r3, [r7, #28]
 801de36:	61bb      	str	r3, [r7, #24]
 801de38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801de3a:	6979      	ldr	r1, [r7, #20]
 801de3c:	69ba      	ldr	r2, [r7, #24]
 801de3e:	e841 2300 	strex	r3, r2, [r1]
 801de42:	613b      	str	r3, [r7, #16]
   return(result);
 801de44:	693b      	ldr	r3, [r7, #16]
 801de46:	2b00      	cmp	r3, #0
 801de48:	d1e6      	bne.n	801de18 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801de4a:	687b      	ldr	r3, [r7, #4]
 801de4c:	2220      	movs	r2, #32
 801de4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801de52:	687b      	ldr	r3, [r7, #4]
 801de54:	2200      	movs	r2, #0
 801de56:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801de58:	6878      	ldr	r0, [r7, #4]
 801de5a:	f7fe f817 	bl	801be8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801de5e:	bf00      	nop
 801de60:	3720      	adds	r7, #32
 801de62:	46bd      	mov	sp, r7
 801de64:	bd80      	pop	{r7, pc}
	...

0801de68 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801de68:	b580      	push	{r7, lr}
 801de6a:	b09c      	sub	sp, #112	@ 0x70
 801de6c:	af00      	add	r7, sp, #0
 801de6e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 801de70:	687b      	ldr	r3, [r7, #4]
 801de72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801de76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801de7a:	687b      	ldr	r3, [r7, #4]
 801de7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801de80:	2b22      	cmp	r3, #34	@ 0x22
 801de82:	f040 80be 	bne.w	801e002 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801de86:	687b      	ldr	r3, [r7, #4]
 801de88:	681b      	ldr	r3, [r3, #0]
 801de8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801de8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801de90:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801de94:	b2d9      	uxtb	r1, r3
 801de96:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801de9a:	b2da      	uxtb	r2, r3
 801de9c:	687b      	ldr	r3, [r7, #4]
 801de9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801dea0:	400a      	ands	r2, r1
 801dea2:	b2d2      	uxtb	r2, r2
 801dea4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801dea6:	687b      	ldr	r3, [r7, #4]
 801dea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801deaa:	1c5a      	adds	r2, r3, #1
 801deac:	687b      	ldr	r3, [r7, #4]
 801deae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 801deb0:	687b      	ldr	r3, [r7, #4]
 801deb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801deb6:	b29b      	uxth	r3, r3
 801deb8:	3b01      	subs	r3, #1
 801deba:	b29a      	uxth	r2, r3
 801debc:	687b      	ldr	r3, [r7, #4]
 801debe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801dec2:	687b      	ldr	r3, [r7, #4]
 801dec4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801dec8:	b29b      	uxth	r3, r3
 801deca:	2b00      	cmp	r3, #0
 801decc:	f040 80a1 	bne.w	801e012 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801ded0:	687b      	ldr	r3, [r7, #4]
 801ded2:	681b      	ldr	r3, [r3, #0]
 801ded4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ded6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ded8:	e853 3f00 	ldrex	r3, [r3]
 801dedc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801dede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801dee0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801dee4:	66bb      	str	r3, [r7, #104]	@ 0x68
 801dee6:	687b      	ldr	r3, [r7, #4]
 801dee8:	681b      	ldr	r3, [r3, #0]
 801deea:	461a      	mov	r2, r3
 801deec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801deee:	65bb      	str	r3, [r7, #88]	@ 0x58
 801def0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801def2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801def4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801def6:	e841 2300 	strex	r3, r2, [r1]
 801defa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801defc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801defe:	2b00      	cmp	r3, #0
 801df00:	d1e6      	bne.n	801ded0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801df02:	687b      	ldr	r3, [r7, #4]
 801df04:	681b      	ldr	r3, [r3, #0]
 801df06:	3308      	adds	r3, #8
 801df08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801df0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801df0c:	e853 3f00 	ldrex	r3, [r3]
 801df10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801df12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801df14:	f023 0301 	bic.w	r3, r3, #1
 801df18:	667b      	str	r3, [r7, #100]	@ 0x64
 801df1a:	687b      	ldr	r3, [r7, #4]
 801df1c:	681b      	ldr	r3, [r3, #0]
 801df1e:	3308      	adds	r3, #8
 801df20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801df22:	647a      	str	r2, [r7, #68]	@ 0x44
 801df24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801df26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801df28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801df2a:	e841 2300 	strex	r3, r2, [r1]
 801df2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801df30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801df32:	2b00      	cmp	r3, #0
 801df34:	d1e5      	bne.n	801df02 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801df36:	687b      	ldr	r3, [r7, #4]
 801df38:	2220      	movs	r2, #32
 801df3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801df3e:	687b      	ldr	r3, [r7, #4]
 801df40:	2200      	movs	r2, #0
 801df42:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801df44:	687b      	ldr	r3, [r7, #4]
 801df46:	2200      	movs	r2, #0
 801df48:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801df4a:	687b      	ldr	r3, [r7, #4]
 801df4c:	681b      	ldr	r3, [r3, #0]
 801df4e:	4a33      	ldr	r2, [pc, #204]	@ (801e01c <UART_RxISR_8BIT+0x1b4>)
 801df50:	4293      	cmp	r3, r2
 801df52:	d01f      	beq.n	801df94 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801df54:	687b      	ldr	r3, [r7, #4]
 801df56:	681b      	ldr	r3, [r3, #0]
 801df58:	685b      	ldr	r3, [r3, #4]
 801df5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801df5e:	2b00      	cmp	r3, #0
 801df60:	d018      	beq.n	801df94 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801df62:	687b      	ldr	r3, [r7, #4]
 801df64:	681b      	ldr	r3, [r3, #0]
 801df66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801df68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df6a:	e853 3f00 	ldrex	r3, [r3]
 801df6e:	623b      	str	r3, [r7, #32]
   return(result);
 801df70:	6a3b      	ldr	r3, [r7, #32]
 801df72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801df76:	663b      	str	r3, [r7, #96]	@ 0x60
 801df78:	687b      	ldr	r3, [r7, #4]
 801df7a:	681b      	ldr	r3, [r3, #0]
 801df7c:	461a      	mov	r2, r3
 801df7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801df80:	633b      	str	r3, [r7, #48]	@ 0x30
 801df82:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801df84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801df86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801df88:	e841 2300 	strex	r3, r2, [r1]
 801df8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801df8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801df90:	2b00      	cmp	r3, #0
 801df92:	d1e6      	bne.n	801df62 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801df94:	687b      	ldr	r3, [r7, #4]
 801df96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801df98:	2b01      	cmp	r3, #1
 801df9a:	d12e      	bne.n	801dffa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801df9c:	687b      	ldr	r3, [r7, #4]
 801df9e:	2200      	movs	r2, #0
 801dfa0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801dfa2:	687b      	ldr	r3, [r7, #4]
 801dfa4:	681b      	ldr	r3, [r3, #0]
 801dfa6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801dfa8:	693b      	ldr	r3, [r7, #16]
 801dfaa:	e853 3f00 	ldrex	r3, [r3]
 801dfae:	60fb      	str	r3, [r7, #12]
   return(result);
 801dfb0:	68fb      	ldr	r3, [r7, #12]
 801dfb2:	f023 0310 	bic.w	r3, r3, #16
 801dfb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801dfb8:	687b      	ldr	r3, [r7, #4]
 801dfba:	681b      	ldr	r3, [r3, #0]
 801dfbc:	461a      	mov	r2, r3
 801dfbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801dfc0:	61fb      	str	r3, [r7, #28]
 801dfc2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801dfc4:	69b9      	ldr	r1, [r7, #24]
 801dfc6:	69fa      	ldr	r2, [r7, #28]
 801dfc8:	e841 2300 	strex	r3, r2, [r1]
 801dfcc:	617b      	str	r3, [r7, #20]
   return(result);
 801dfce:	697b      	ldr	r3, [r7, #20]
 801dfd0:	2b00      	cmp	r3, #0
 801dfd2:	d1e6      	bne.n	801dfa2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801dfd4:	687b      	ldr	r3, [r7, #4]
 801dfd6:	681b      	ldr	r3, [r3, #0]
 801dfd8:	69db      	ldr	r3, [r3, #28]
 801dfda:	f003 0310 	and.w	r3, r3, #16
 801dfde:	2b10      	cmp	r3, #16
 801dfe0:	d103      	bne.n	801dfea <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801dfe2:	687b      	ldr	r3, [r7, #4]
 801dfe4:	681b      	ldr	r3, [r3, #0]
 801dfe6:	2210      	movs	r2, #16
 801dfe8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801dfea:	687b      	ldr	r3, [r7, #4]
 801dfec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801dff0:	4619      	mov	r1, r3
 801dff2:	6878      	ldr	r0, [r7, #4]
 801dff4:	f7fd ff9a 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801dff8:	e00b      	b.n	801e012 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801dffa:	6878      	ldr	r0, [r7, #4]
 801dffc:	f7fd ff5a 	bl	801beb4 <HAL_UART_RxCpltCallback>
}
 801e000:	e007      	b.n	801e012 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801e002:	687b      	ldr	r3, [r7, #4]
 801e004:	681b      	ldr	r3, [r3, #0]
 801e006:	699a      	ldr	r2, [r3, #24]
 801e008:	687b      	ldr	r3, [r7, #4]
 801e00a:	681b      	ldr	r3, [r3, #0]
 801e00c:	f042 0208 	orr.w	r2, r2, #8
 801e010:	619a      	str	r2, [r3, #24]
}
 801e012:	bf00      	nop
 801e014:	3770      	adds	r7, #112	@ 0x70
 801e016:	46bd      	mov	sp, r7
 801e018:	bd80      	pop	{r7, pc}
 801e01a:	bf00      	nop
 801e01c:	58000c00 	.word	0x58000c00

0801e020 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801e020:	b580      	push	{r7, lr}
 801e022:	b09c      	sub	sp, #112	@ 0x70
 801e024:	af00      	add	r7, sp, #0
 801e026:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801e028:	687b      	ldr	r3, [r7, #4]
 801e02a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801e02e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801e032:	687b      	ldr	r3, [r7, #4]
 801e034:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801e038:	2b22      	cmp	r3, #34	@ 0x22
 801e03a:	f040 80be 	bne.w	801e1ba <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801e03e:	687b      	ldr	r3, [r7, #4]
 801e040:	681b      	ldr	r3, [r3, #0]
 801e042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e044:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801e048:	687b      	ldr	r3, [r7, #4]
 801e04a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e04c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801e04e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801e052:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801e056:	4013      	ands	r3, r2
 801e058:	b29a      	uxth	r2, r3
 801e05a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e05c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801e05e:	687b      	ldr	r3, [r7, #4]
 801e060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e062:	1c9a      	adds	r2, r3, #2
 801e064:	687b      	ldr	r3, [r7, #4]
 801e066:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 801e068:	687b      	ldr	r3, [r7, #4]
 801e06a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801e06e:	b29b      	uxth	r3, r3
 801e070:	3b01      	subs	r3, #1
 801e072:	b29a      	uxth	r2, r3
 801e074:	687b      	ldr	r3, [r7, #4]
 801e076:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801e07a:	687b      	ldr	r3, [r7, #4]
 801e07c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801e080:	b29b      	uxth	r3, r3
 801e082:	2b00      	cmp	r3, #0
 801e084:	f040 80a1 	bne.w	801e1ca <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801e088:	687b      	ldr	r3, [r7, #4]
 801e08a:	681b      	ldr	r3, [r3, #0]
 801e08c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e08e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801e090:	e853 3f00 	ldrex	r3, [r3]
 801e094:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801e096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e098:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801e09c:	667b      	str	r3, [r7, #100]	@ 0x64
 801e09e:	687b      	ldr	r3, [r7, #4]
 801e0a0:	681b      	ldr	r3, [r3, #0]
 801e0a2:	461a      	mov	r2, r3
 801e0a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801e0a6:	657b      	str	r3, [r7, #84]	@ 0x54
 801e0a8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e0aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801e0ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e0ae:	e841 2300 	strex	r3, r2, [r1]
 801e0b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801e0b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801e0b6:	2b00      	cmp	r3, #0
 801e0b8:	d1e6      	bne.n	801e088 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801e0ba:	687b      	ldr	r3, [r7, #4]
 801e0bc:	681b      	ldr	r3, [r3, #0]
 801e0be:	3308      	adds	r3, #8
 801e0c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e0c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e0c4:	e853 3f00 	ldrex	r3, [r3]
 801e0c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801e0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e0cc:	f023 0301 	bic.w	r3, r3, #1
 801e0d0:	663b      	str	r3, [r7, #96]	@ 0x60
 801e0d2:	687b      	ldr	r3, [r7, #4]
 801e0d4:	681b      	ldr	r3, [r3, #0]
 801e0d6:	3308      	adds	r3, #8
 801e0d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801e0da:	643a      	str	r2, [r7, #64]	@ 0x40
 801e0dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e0de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801e0e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801e0e2:	e841 2300 	strex	r3, r2, [r1]
 801e0e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801e0e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e0ea:	2b00      	cmp	r3, #0
 801e0ec:	d1e5      	bne.n	801e0ba <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801e0ee:	687b      	ldr	r3, [r7, #4]
 801e0f0:	2220      	movs	r2, #32
 801e0f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801e0f6:	687b      	ldr	r3, [r7, #4]
 801e0f8:	2200      	movs	r2, #0
 801e0fa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801e0fc:	687b      	ldr	r3, [r7, #4]
 801e0fe:	2200      	movs	r2, #0
 801e100:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801e102:	687b      	ldr	r3, [r7, #4]
 801e104:	681b      	ldr	r3, [r3, #0]
 801e106:	4a33      	ldr	r2, [pc, #204]	@ (801e1d4 <UART_RxISR_16BIT+0x1b4>)
 801e108:	4293      	cmp	r3, r2
 801e10a:	d01f      	beq.n	801e14c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801e10c:	687b      	ldr	r3, [r7, #4]
 801e10e:	681b      	ldr	r3, [r3, #0]
 801e110:	685b      	ldr	r3, [r3, #4]
 801e112:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e116:	2b00      	cmp	r3, #0
 801e118:	d018      	beq.n	801e14c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801e11a:	687b      	ldr	r3, [r7, #4]
 801e11c:	681b      	ldr	r3, [r3, #0]
 801e11e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e120:	6a3b      	ldr	r3, [r7, #32]
 801e122:	e853 3f00 	ldrex	r3, [r3]
 801e126:	61fb      	str	r3, [r7, #28]
   return(result);
 801e128:	69fb      	ldr	r3, [r7, #28]
 801e12a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801e12e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801e130:	687b      	ldr	r3, [r7, #4]
 801e132:	681b      	ldr	r3, [r3, #0]
 801e134:	461a      	mov	r2, r3
 801e136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801e138:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e13a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e13c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801e13e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e140:	e841 2300 	strex	r3, r2, [r1]
 801e144:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801e146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e148:	2b00      	cmp	r3, #0
 801e14a:	d1e6      	bne.n	801e11a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801e14c:	687b      	ldr	r3, [r7, #4]
 801e14e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801e150:	2b01      	cmp	r3, #1
 801e152:	d12e      	bne.n	801e1b2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801e154:	687b      	ldr	r3, [r7, #4]
 801e156:	2200      	movs	r2, #0
 801e158:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801e15a:	687b      	ldr	r3, [r7, #4]
 801e15c:	681b      	ldr	r3, [r3, #0]
 801e15e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e160:	68fb      	ldr	r3, [r7, #12]
 801e162:	e853 3f00 	ldrex	r3, [r3]
 801e166:	60bb      	str	r3, [r7, #8]
   return(result);
 801e168:	68bb      	ldr	r3, [r7, #8]
 801e16a:	f023 0310 	bic.w	r3, r3, #16
 801e16e:	65bb      	str	r3, [r7, #88]	@ 0x58
 801e170:	687b      	ldr	r3, [r7, #4]
 801e172:	681b      	ldr	r3, [r3, #0]
 801e174:	461a      	mov	r2, r3
 801e176:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801e178:	61bb      	str	r3, [r7, #24]
 801e17a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e17c:	6979      	ldr	r1, [r7, #20]
 801e17e:	69ba      	ldr	r2, [r7, #24]
 801e180:	e841 2300 	strex	r3, r2, [r1]
 801e184:	613b      	str	r3, [r7, #16]
   return(result);
 801e186:	693b      	ldr	r3, [r7, #16]
 801e188:	2b00      	cmp	r3, #0
 801e18a:	d1e6      	bne.n	801e15a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801e18c:	687b      	ldr	r3, [r7, #4]
 801e18e:	681b      	ldr	r3, [r3, #0]
 801e190:	69db      	ldr	r3, [r3, #28]
 801e192:	f003 0310 	and.w	r3, r3, #16
 801e196:	2b10      	cmp	r3, #16
 801e198:	d103      	bne.n	801e1a2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801e19a:	687b      	ldr	r3, [r7, #4]
 801e19c:	681b      	ldr	r3, [r3, #0]
 801e19e:	2210      	movs	r2, #16
 801e1a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801e1a2:	687b      	ldr	r3, [r7, #4]
 801e1a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801e1a8:	4619      	mov	r1, r3
 801e1aa:	6878      	ldr	r0, [r7, #4]
 801e1ac:	f7fd febe 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801e1b0:	e00b      	b.n	801e1ca <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801e1b2:	6878      	ldr	r0, [r7, #4]
 801e1b4:	f7fd fe7e 	bl	801beb4 <HAL_UART_RxCpltCallback>
}
 801e1b8:	e007      	b.n	801e1ca <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801e1ba:	687b      	ldr	r3, [r7, #4]
 801e1bc:	681b      	ldr	r3, [r3, #0]
 801e1be:	699a      	ldr	r2, [r3, #24]
 801e1c0:	687b      	ldr	r3, [r7, #4]
 801e1c2:	681b      	ldr	r3, [r3, #0]
 801e1c4:	f042 0208 	orr.w	r2, r2, #8
 801e1c8:	619a      	str	r2, [r3, #24]
}
 801e1ca:	bf00      	nop
 801e1cc:	3770      	adds	r7, #112	@ 0x70
 801e1ce:	46bd      	mov	sp, r7
 801e1d0:	bd80      	pop	{r7, pc}
 801e1d2:	bf00      	nop
 801e1d4:	58000c00 	.word	0x58000c00

0801e1d8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801e1d8:	b580      	push	{r7, lr}
 801e1da:	b0ac      	sub	sp, #176	@ 0xb0
 801e1dc:	af00      	add	r7, sp, #0
 801e1de:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 801e1e0:	687b      	ldr	r3, [r7, #4]
 801e1e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801e1e6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801e1ea:	687b      	ldr	r3, [r7, #4]
 801e1ec:	681b      	ldr	r3, [r3, #0]
 801e1ee:	69db      	ldr	r3, [r3, #28]
 801e1f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801e1f4:	687b      	ldr	r3, [r7, #4]
 801e1f6:	681b      	ldr	r3, [r3, #0]
 801e1f8:	681b      	ldr	r3, [r3, #0]
 801e1fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801e1fe:	687b      	ldr	r3, [r7, #4]
 801e200:	681b      	ldr	r3, [r3, #0]
 801e202:	689b      	ldr	r3, [r3, #8]
 801e204:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801e208:	687b      	ldr	r3, [r7, #4]
 801e20a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801e20e:	2b22      	cmp	r3, #34	@ 0x22
 801e210:	f040 8181 	bne.w	801e516 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801e214:	687b      	ldr	r3, [r7, #4]
 801e216:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801e21a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801e21e:	e124      	b.n	801e46a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801e220:	687b      	ldr	r3, [r7, #4]
 801e222:	681b      	ldr	r3, [r3, #0]
 801e224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e226:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801e22a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801e22e:	b2d9      	uxtb	r1, r3
 801e230:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 801e234:	b2da      	uxtb	r2, r3
 801e236:	687b      	ldr	r3, [r7, #4]
 801e238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e23a:	400a      	ands	r2, r1
 801e23c:	b2d2      	uxtb	r2, r2
 801e23e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 801e240:	687b      	ldr	r3, [r7, #4]
 801e242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e244:	1c5a      	adds	r2, r3, #1
 801e246:	687b      	ldr	r3, [r7, #4]
 801e248:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801e24a:	687b      	ldr	r3, [r7, #4]
 801e24c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801e250:	b29b      	uxth	r3, r3
 801e252:	3b01      	subs	r3, #1
 801e254:	b29a      	uxth	r2, r3
 801e256:	687b      	ldr	r3, [r7, #4]
 801e258:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801e25c:	687b      	ldr	r3, [r7, #4]
 801e25e:	681b      	ldr	r3, [r3, #0]
 801e260:	69db      	ldr	r3, [r3, #28]
 801e262:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801e266:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801e26a:	f003 0307 	and.w	r3, r3, #7
 801e26e:	2b00      	cmp	r3, #0
 801e270:	d053      	beq.n	801e31a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801e272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801e276:	f003 0301 	and.w	r3, r3, #1
 801e27a:	2b00      	cmp	r3, #0
 801e27c:	d011      	beq.n	801e2a2 <UART_RxISR_8BIT_FIFOEN+0xca>
 801e27e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801e282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e286:	2b00      	cmp	r3, #0
 801e288:	d00b      	beq.n	801e2a2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801e28a:	687b      	ldr	r3, [r7, #4]
 801e28c:	681b      	ldr	r3, [r3, #0]
 801e28e:	2201      	movs	r2, #1
 801e290:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801e292:	687b      	ldr	r3, [r7, #4]
 801e294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801e298:	f043 0201 	orr.w	r2, r3, #1
 801e29c:	687b      	ldr	r3, [r7, #4]
 801e29e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801e2a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801e2a6:	f003 0302 	and.w	r3, r3, #2
 801e2aa:	2b00      	cmp	r3, #0
 801e2ac:	d011      	beq.n	801e2d2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 801e2ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801e2b2:	f003 0301 	and.w	r3, r3, #1
 801e2b6:	2b00      	cmp	r3, #0
 801e2b8:	d00b      	beq.n	801e2d2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801e2ba:	687b      	ldr	r3, [r7, #4]
 801e2bc:	681b      	ldr	r3, [r3, #0]
 801e2be:	2202      	movs	r2, #2
 801e2c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801e2c2:	687b      	ldr	r3, [r7, #4]
 801e2c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801e2c8:	f043 0204 	orr.w	r2, r3, #4
 801e2cc:	687b      	ldr	r3, [r7, #4]
 801e2ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801e2d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801e2d6:	f003 0304 	and.w	r3, r3, #4
 801e2da:	2b00      	cmp	r3, #0
 801e2dc:	d011      	beq.n	801e302 <UART_RxISR_8BIT_FIFOEN+0x12a>
 801e2de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801e2e2:	f003 0301 	and.w	r3, r3, #1
 801e2e6:	2b00      	cmp	r3, #0
 801e2e8:	d00b      	beq.n	801e302 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801e2ea:	687b      	ldr	r3, [r7, #4]
 801e2ec:	681b      	ldr	r3, [r3, #0]
 801e2ee:	2204      	movs	r2, #4
 801e2f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801e2f2:	687b      	ldr	r3, [r7, #4]
 801e2f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801e2f8:	f043 0202 	orr.w	r2, r3, #2
 801e2fc:	687b      	ldr	r3, [r7, #4]
 801e2fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801e302:	687b      	ldr	r3, [r7, #4]
 801e304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801e308:	2b00      	cmp	r3, #0
 801e30a:	d006      	beq.n	801e31a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801e30c:	6878      	ldr	r0, [r7, #4]
 801e30e:	f7fd fde5 	bl	801bedc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801e312:	687b      	ldr	r3, [r7, #4]
 801e314:	2200      	movs	r2, #0
 801e316:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801e31a:	687b      	ldr	r3, [r7, #4]
 801e31c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801e320:	b29b      	uxth	r3, r3
 801e322:	2b00      	cmp	r3, #0
 801e324:	f040 80a1 	bne.w	801e46a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801e328:	687b      	ldr	r3, [r7, #4]
 801e32a:	681b      	ldr	r3, [r3, #0]
 801e32c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e32e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e330:	e853 3f00 	ldrex	r3, [r3]
 801e334:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 801e336:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801e33c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801e340:	687b      	ldr	r3, [r7, #4]
 801e342:	681b      	ldr	r3, [r3, #0]
 801e344:	461a      	mov	r2, r3
 801e346:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801e34a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801e34c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e34e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801e350:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801e352:	e841 2300 	strex	r3, r2, [r1]
 801e356:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 801e358:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801e35a:	2b00      	cmp	r3, #0
 801e35c:	d1e4      	bne.n	801e328 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801e35e:	687b      	ldr	r3, [r7, #4]
 801e360:	681b      	ldr	r3, [r3, #0]
 801e362:	3308      	adds	r3, #8
 801e364:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e366:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801e368:	e853 3f00 	ldrex	r3, [r3]
 801e36c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801e36e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801e370:	4b6f      	ldr	r3, [pc, #444]	@ (801e530 <UART_RxISR_8BIT_FIFOEN+0x358>)
 801e372:	4013      	ands	r3, r2
 801e374:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801e378:	687b      	ldr	r3, [r7, #4]
 801e37a:	681b      	ldr	r3, [r3, #0]
 801e37c:	3308      	adds	r3, #8
 801e37e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801e382:	66ba      	str	r2, [r7, #104]	@ 0x68
 801e384:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e386:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 801e388:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801e38a:	e841 2300 	strex	r3, r2, [r1]
 801e38e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 801e390:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801e392:	2b00      	cmp	r3, #0
 801e394:	d1e3      	bne.n	801e35e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801e396:	687b      	ldr	r3, [r7, #4]
 801e398:	2220      	movs	r2, #32
 801e39a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801e39e:	687b      	ldr	r3, [r7, #4]
 801e3a0:	2200      	movs	r2, #0
 801e3a2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 801e3a4:	687b      	ldr	r3, [r7, #4]
 801e3a6:	2200      	movs	r2, #0
 801e3a8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801e3aa:	687b      	ldr	r3, [r7, #4]
 801e3ac:	681b      	ldr	r3, [r3, #0]
 801e3ae:	4a61      	ldr	r2, [pc, #388]	@ (801e534 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801e3b0:	4293      	cmp	r3, r2
 801e3b2:	d021      	beq.n	801e3f8 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801e3b4:	687b      	ldr	r3, [r7, #4]
 801e3b6:	681b      	ldr	r3, [r3, #0]
 801e3b8:	685b      	ldr	r3, [r3, #4]
 801e3ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e3be:	2b00      	cmp	r3, #0
 801e3c0:	d01a      	beq.n	801e3f8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801e3c2:	687b      	ldr	r3, [r7, #4]
 801e3c4:	681b      	ldr	r3, [r3, #0]
 801e3c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e3c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801e3ca:	e853 3f00 	ldrex	r3, [r3]
 801e3ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801e3d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801e3d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801e3d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801e3da:	687b      	ldr	r3, [r7, #4]
 801e3dc:	681b      	ldr	r3, [r3, #0]
 801e3de:	461a      	mov	r2, r3
 801e3e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801e3e4:	657b      	str	r3, [r7, #84]	@ 0x54
 801e3e6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e3e8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801e3ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e3ec:	e841 2300 	strex	r3, r2, [r1]
 801e3f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801e3f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801e3f4:	2b00      	cmp	r3, #0
 801e3f6:	d1e4      	bne.n	801e3c2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801e3f8:	687b      	ldr	r3, [r7, #4]
 801e3fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801e3fc:	2b01      	cmp	r3, #1
 801e3fe:	d130      	bne.n	801e462 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801e400:	687b      	ldr	r3, [r7, #4]
 801e402:	2200      	movs	r2, #0
 801e404:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801e406:	687b      	ldr	r3, [r7, #4]
 801e408:	681b      	ldr	r3, [r3, #0]
 801e40a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e40c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e40e:	e853 3f00 	ldrex	r3, [r3]
 801e412:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801e414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e416:	f023 0310 	bic.w	r3, r3, #16
 801e41a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801e41e:	687b      	ldr	r3, [r7, #4]
 801e420:	681b      	ldr	r3, [r3, #0]
 801e422:	461a      	mov	r2, r3
 801e424:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801e428:	643b      	str	r3, [r7, #64]	@ 0x40
 801e42a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e42c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801e42e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801e430:	e841 2300 	strex	r3, r2, [r1]
 801e434:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801e436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e438:	2b00      	cmp	r3, #0
 801e43a:	d1e4      	bne.n	801e406 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801e43c:	687b      	ldr	r3, [r7, #4]
 801e43e:	681b      	ldr	r3, [r3, #0]
 801e440:	69db      	ldr	r3, [r3, #28]
 801e442:	f003 0310 	and.w	r3, r3, #16
 801e446:	2b10      	cmp	r3, #16
 801e448:	d103      	bne.n	801e452 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801e44a:	687b      	ldr	r3, [r7, #4]
 801e44c:	681b      	ldr	r3, [r3, #0]
 801e44e:	2210      	movs	r2, #16
 801e450:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801e452:	687b      	ldr	r3, [r7, #4]
 801e454:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801e458:	4619      	mov	r1, r3
 801e45a:	6878      	ldr	r0, [r7, #4]
 801e45c:	f7fd fd66 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801e460:	e00e      	b.n	801e480 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801e462:	6878      	ldr	r0, [r7, #4]
 801e464:	f7fd fd26 	bl	801beb4 <HAL_UART_RxCpltCallback>
        break;
 801e468:	e00a      	b.n	801e480 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801e46a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801e46e:	2b00      	cmp	r3, #0
 801e470:	d006      	beq.n	801e480 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801e472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801e476:	f003 0320 	and.w	r3, r3, #32
 801e47a:	2b00      	cmp	r3, #0
 801e47c:	f47f aed0 	bne.w	801e220 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801e480:	687b      	ldr	r3, [r7, #4]
 801e482:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801e486:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801e48a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801e48e:	2b00      	cmp	r3, #0
 801e490:	d049      	beq.n	801e526 <UART_RxISR_8BIT_FIFOEN+0x34e>
 801e492:	687b      	ldr	r3, [r7, #4]
 801e494:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801e498:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 801e49c:	429a      	cmp	r2, r3
 801e49e:	d242      	bcs.n	801e526 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801e4a0:	687b      	ldr	r3, [r7, #4]
 801e4a2:	681b      	ldr	r3, [r3, #0]
 801e4a4:	3308      	adds	r3, #8
 801e4a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e4a8:	6a3b      	ldr	r3, [r7, #32]
 801e4aa:	e853 3f00 	ldrex	r3, [r3]
 801e4ae:	61fb      	str	r3, [r7, #28]
   return(result);
 801e4b0:	69fb      	ldr	r3, [r7, #28]
 801e4b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801e4b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801e4ba:	687b      	ldr	r3, [r7, #4]
 801e4bc:	681b      	ldr	r3, [r3, #0]
 801e4be:	3308      	adds	r3, #8
 801e4c0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801e4c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e4c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e4c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801e4ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e4cc:	e841 2300 	strex	r3, r2, [r1]
 801e4d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801e4d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e4d4:	2b00      	cmp	r3, #0
 801e4d6:	d1e3      	bne.n	801e4a0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 801e4d8:	687b      	ldr	r3, [r7, #4]
 801e4da:	4a17      	ldr	r2, [pc, #92]	@ (801e538 <UART_RxISR_8BIT_FIFOEN+0x360>)
 801e4dc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801e4de:	687b      	ldr	r3, [r7, #4]
 801e4e0:	681b      	ldr	r3, [r3, #0]
 801e4e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e4e4:	68fb      	ldr	r3, [r7, #12]
 801e4e6:	e853 3f00 	ldrex	r3, [r3]
 801e4ea:	60bb      	str	r3, [r7, #8]
   return(result);
 801e4ec:	68bb      	ldr	r3, [r7, #8]
 801e4ee:	f043 0320 	orr.w	r3, r3, #32
 801e4f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801e4f6:	687b      	ldr	r3, [r7, #4]
 801e4f8:	681b      	ldr	r3, [r3, #0]
 801e4fa:	461a      	mov	r2, r3
 801e4fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801e500:	61bb      	str	r3, [r7, #24]
 801e502:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e504:	6979      	ldr	r1, [r7, #20]
 801e506:	69ba      	ldr	r2, [r7, #24]
 801e508:	e841 2300 	strex	r3, r2, [r1]
 801e50c:	613b      	str	r3, [r7, #16]
   return(result);
 801e50e:	693b      	ldr	r3, [r7, #16]
 801e510:	2b00      	cmp	r3, #0
 801e512:	d1e4      	bne.n	801e4de <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801e514:	e007      	b.n	801e526 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801e516:	687b      	ldr	r3, [r7, #4]
 801e518:	681b      	ldr	r3, [r3, #0]
 801e51a:	699a      	ldr	r2, [r3, #24]
 801e51c:	687b      	ldr	r3, [r7, #4]
 801e51e:	681b      	ldr	r3, [r3, #0]
 801e520:	f042 0208 	orr.w	r2, r2, #8
 801e524:	619a      	str	r2, [r3, #24]
}
 801e526:	bf00      	nop
 801e528:	37b0      	adds	r7, #176	@ 0xb0
 801e52a:	46bd      	mov	sp, r7
 801e52c:	bd80      	pop	{r7, pc}
 801e52e:	bf00      	nop
 801e530:	effffffe 	.word	0xeffffffe
 801e534:	58000c00 	.word	0x58000c00
 801e538:	0801de69 	.word	0x0801de69

0801e53c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801e53c:	b580      	push	{r7, lr}
 801e53e:	b0ae      	sub	sp, #184	@ 0xb8
 801e540:	af00      	add	r7, sp, #0
 801e542:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 801e544:	687b      	ldr	r3, [r7, #4]
 801e546:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801e54a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801e54e:	687b      	ldr	r3, [r7, #4]
 801e550:	681b      	ldr	r3, [r3, #0]
 801e552:	69db      	ldr	r3, [r3, #28]
 801e554:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801e558:	687b      	ldr	r3, [r7, #4]
 801e55a:	681b      	ldr	r3, [r3, #0]
 801e55c:	681b      	ldr	r3, [r3, #0]
 801e55e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801e562:	687b      	ldr	r3, [r7, #4]
 801e564:	681b      	ldr	r3, [r3, #0]
 801e566:	689b      	ldr	r3, [r3, #8]
 801e568:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801e56c:	687b      	ldr	r3, [r7, #4]
 801e56e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801e572:	2b22      	cmp	r3, #34	@ 0x22
 801e574:	f040 8185 	bne.w	801e882 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801e578:	687b      	ldr	r3, [r7, #4]
 801e57a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801e57e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801e582:	e128      	b.n	801e7d6 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801e584:	687b      	ldr	r3, [r7, #4]
 801e586:	681b      	ldr	r3, [r3, #0]
 801e588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e58a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801e58e:	687b      	ldr	r3, [r7, #4]
 801e590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801e596:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 801e59a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801e59e:	4013      	ands	r3, r2
 801e5a0:	b29a      	uxth	r2, r3
 801e5a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801e5a6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801e5a8:	687b      	ldr	r3, [r7, #4]
 801e5aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e5ac:	1c9a      	adds	r2, r3, #2
 801e5ae:	687b      	ldr	r3, [r7, #4]
 801e5b0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801e5b2:	687b      	ldr	r3, [r7, #4]
 801e5b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801e5b8:	b29b      	uxth	r3, r3
 801e5ba:	3b01      	subs	r3, #1
 801e5bc:	b29a      	uxth	r2, r3
 801e5be:	687b      	ldr	r3, [r7, #4]
 801e5c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801e5c4:	687b      	ldr	r3, [r7, #4]
 801e5c6:	681b      	ldr	r3, [r3, #0]
 801e5c8:	69db      	ldr	r3, [r3, #28]
 801e5ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801e5ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801e5d2:	f003 0307 	and.w	r3, r3, #7
 801e5d6:	2b00      	cmp	r3, #0
 801e5d8:	d053      	beq.n	801e682 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801e5da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801e5de:	f003 0301 	and.w	r3, r3, #1
 801e5e2:	2b00      	cmp	r3, #0
 801e5e4:	d011      	beq.n	801e60a <UART_RxISR_16BIT_FIFOEN+0xce>
 801e5e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801e5ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801e5ee:	2b00      	cmp	r3, #0
 801e5f0:	d00b      	beq.n	801e60a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801e5f2:	687b      	ldr	r3, [r7, #4]
 801e5f4:	681b      	ldr	r3, [r3, #0]
 801e5f6:	2201      	movs	r2, #1
 801e5f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801e5fa:	687b      	ldr	r3, [r7, #4]
 801e5fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801e600:	f043 0201 	orr.w	r2, r3, #1
 801e604:	687b      	ldr	r3, [r7, #4]
 801e606:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801e60a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801e60e:	f003 0302 	and.w	r3, r3, #2
 801e612:	2b00      	cmp	r3, #0
 801e614:	d011      	beq.n	801e63a <UART_RxISR_16BIT_FIFOEN+0xfe>
 801e616:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801e61a:	f003 0301 	and.w	r3, r3, #1
 801e61e:	2b00      	cmp	r3, #0
 801e620:	d00b      	beq.n	801e63a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801e622:	687b      	ldr	r3, [r7, #4]
 801e624:	681b      	ldr	r3, [r3, #0]
 801e626:	2202      	movs	r2, #2
 801e628:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801e62a:	687b      	ldr	r3, [r7, #4]
 801e62c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801e630:	f043 0204 	orr.w	r2, r3, #4
 801e634:	687b      	ldr	r3, [r7, #4]
 801e636:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801e63a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801e63e:	f003 0304 	and.w	r3, r3, #4
 801e642:	2b00      	cmp	r3, #0
 801e644:	d011      	beq.n	801e66a <UART_RxISR_16BIT_FIFOEN+0x12e>
 801e646:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801e64a:	f003 0301 	and.w	r3, r3, #1
 801e64e:	2b00      	cmp	r3, #0
 801e650:	d00b      	beq.n	801e66a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801e652:	687b      	ldr	r3, [r7, #4]
 801e654:	681b      	ldr	r3, [r3, #0]
 801e656:	2204      	movs	r2, #4
 801e658:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801e65a:	687b      	ldr	r3, [r7, #4]
 801e65c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801e660:	f043 0202 	orr.w	r2, r3, #2
 801e664:	687b      	ldr	r3, [r7, #4]
 801e666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801e66a:	687b      	ldr	r3, [r7, #4]
 801e66c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801e670:	2b00      	cmp	r3, #0
 801e672:	d006      	beq.n	801e682 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801e674:	6878      	ldr	r0, [r7, #4]
 801e676:	f7fd fc31 	bl	801bedc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801e67a:	687b      	ldr	r3, [r7, #4]
 801e67c:	2200      	movs	r2, #0
 801e67e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801e682:	687b      	ldr	r3, [r7, #4]
 801e684:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801e688:	b29b      	uxth	r3, r3
 801e68a:	2b00      	cmp	r3, #0
 801e68c:	f040 80a3 	bne.w	801e7d6 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801e690:	687b      	ldr	r3, [r7, #4]
 801e692:	681b      	ldr	r3, [r3, #0]
 801e694:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e696:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801e698:	e853 3f00 	ldrex	r3, [r3]
 801e69c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801e69e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e6a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801e6a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801e6a8:	687b      	ldr	r3, [r7, #4]
 801e6aa:	681b      	ldr	r3, [r3, #0]
 801e6ac:	461a      	mov	r2, r3
 801e6ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801e6b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801e6b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e6b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801e6ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801e6be:	e841 2300 	strex	r3, r2, [r1]
 801e6c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801e6c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801e6c6:	2b00      	cmp	r3, #0
 801e6c8:	d1e2      	bne.n	801e690 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801e6ca:	687b      	ldr	r3, [r7, #4]
 801e6cc:	681b      	ldr	r3, [r3, #0]
 801e6ce:	3308      	adds	r3, #8
 801e6d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e6d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801e6d4:	e853 3f00 	ldrex	r3, [r3]
 801e6d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801e6da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801e6dc:	4b6f      	ldr	r3, [pc, #444]	@ (801e89c <UART_RxISR_16BIT_FIFOEN+0x360>)
 801e6de:	4013      	ands	r3, r2
 801e6e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801e6e4:	687b      	ldr	r3, [r7, #4]
 801e6e6:	681b      	ldr	r3, [r3, #0]
 801e6e8:	3308      	adds	r3, #8
 801e6ea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 801e6ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801e6f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e6f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801e6f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801e6f6:	e841 2300 	strex	r3, r2, [r1]
 801e6fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801e6fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801e6fe:	2b00      	cmp	r3, #0
 801e700:	d1e3      	bne.n	801e6ca <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801e702:	687b      	ldr	r3, [r7, #4]
 801e704:	2220      	movs	r2, #32
 801e706:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801e70a:	687b      	ldr	r3, [r7, #4]
 801e70c:	2200      	movs	r2, #0
 801e70e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 801e710:	687b      	ldr	r3, [r7, #4]
 801e712:	2200      	movs	r2, #0
 801e714:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801e716:	687b      	ldr	r3, [r7, #4]
 801e718:	681b      	ldr	r3, [r3, #0]
 801e71a:	4a61      	ldr	r2, [pc, #388]	@ (801e8a0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 801e71c:	4293      	cmp	r3, r2
 801e71e:	d021      	beq.n	801e764 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801e720:	687b      	ldr	r3, [r7, #4]
 801e722:	681b      	ldr	r3, [r3, #0]
 801e724:	685b      	ldr	r3, [r3, #4]
 801e726:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e72a:	2b00      	cmp	r3, #0
 801e72c:	d01a      	beq.n	801e764 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801e72e:	687b      	ldr	r3, [r7, #4]
 801e730:	681b      	ldr	r3, [r3, #0]
 801e732:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801e736:	e853 3f00 	ldrex	r3, [r3]
 801e73a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801e73c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801e73e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801e742:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801e746:	687b      	ldr	r3, [r7, #4]
 801e748:	681b      	ldr	r3, [r3, #0]
 801e74a:	461a      	mov	r2, r3
 801e74c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801e750:	65bb      	str	r3, [r7, #88]	@ 0x58
 801e752:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e754:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801e756:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801e758:	e841 2300 	strex	r3, r2, [r1]
 801e75c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801e75e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801e760:	2b00      	cmp	r3, #0
 801e762:	d1e4      	bne.n	801e72e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801e764:	687b      	ldr	r3, [r7, #4]
 801e766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801e768:	2b01      	cmp	r3, #1
 801e76a:	d130      	bne.n	801e7ce <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801e76c:	687b      	ldr	r3, [r7, #4]
 801e76e:	2200      	movs	r2, #0
 801e770:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801e772:	687b      	ldr	r3, [r7, #4]
 801e774:	681b      	ldr	r3, [r3, #0]
 801e776:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e77a:	e853 3f00 	ldrex	r3, [r3]
 801e77e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801e780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e782:	f023 0310 	bic.w	r3, r3, #16
 801e786:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801e78a:	687b      	ldr	r3, [r7, #4]
 801e78c:	681b      	ldr	r3, [r3, #0]
 801e78e:	461a      	mov	r2, r3
 801e790:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801e794:	647b      	str	r3, [r7, #68]	@ 0x44
 801e796:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e798:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801e79a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801e79c:	e841 2300 	strex	r3, r2, [r1]
 801e7a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801e7a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801e7a4:	2b00      	cmp	r3, #0
 801e7a6:	d1e4      	bne.n	801e772 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801e7a8:	687b      	ldr	r3, [r7, #4]
 801e7aa:	681b      	ldr	r3, [r3, #0]
 801e7ac:	69db      	ldr	r3, [r3, #28]
 801e7ae:	f003 0310 	and.w	r3, r3, #16
 801e7b2:	2b10      	cmp	r3, #16
 801e7b4:	d103      	bne.n	801e7be <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801e7b6:	687b      	ldr	r3, [r7, #4]
 801e7b8:	681b      	ldr	r3, [r3, #0]
 801e7ba:	2210      	movs	r2, #16
 801e7bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801e7c4:	4619      	mov	r1, r3
 801e7c6:	6878      	ldr	r0, [r7, #4]
 801e7c8:	f7fd fbb0 	bl	801bf2c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801e7cc:	e00e      	b.n	801e7ec <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 801e7ce:	6878      	ldr	r0, [r7, #4]
 801e7d0:	f7fd fb70 	bl	801beb4 <HAL_UART_RxCpltCallback>
        break;
 801e7d4:	e00a      	b.n	801e7ec <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801e7d6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 801e7da:	2b00      	cmp	r3, #0
 801e7dc:	d006      	beq.n	801e7ec <UART_RxISR_16BIT_FIFOEN+0x2b0>
 801e7de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801e7e2:	f003 0320 	and.w	r3, r3, #32
 801e7e6:	2b00      	cmp	r3, #0
 801e7e8:	f47f aecc 	bne.w	801e584 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801e7ec:	687b      	ldr	r3, [r7, #4]
 801e7ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801e7f2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801e7f6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801e7fa:	2b00      	cmp	r3, #0
 801e7fc:	d049      	beq.n	801e892 <UART_RxISR_16BIT_FIFOEN+0x356>
 801e7fe:	687b      	ldr	r3, [r7, #4]
 801e800:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801e804:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 801e808:	429a      	cmp	r2, r3
 801e80a:	d242      	bcs.n	801e892 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801e80c:	687b      	ldr	r3, [r7, #4]
 801e80e:	681b      	ldr	r3, [r3, #0]
 801e810:	3308      	adds	r3, #8
 801e812:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e816:	e853 3f00 	ldrex	r3, [r3]
 801e81a:	623b      	str	r3, [r7, #32]
   return(result);
 801e81c:	6a3b      	ldr	r3, [r7, #32]
 801e81e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801e822:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801e826:	687b      	ldr	r3, [r7, #4]
 801e828:	681b      	ldr	r3, [r3, #0]
 801e82a:	3308      	adds	r3, #8
 801e82c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801e830:	633a      	str	r2, [r7, #48]	@ 0x30
 801e832:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e834:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801e836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801e838:	e841 2300 	strex	r3, r2, [r1]
 801e83c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801e83e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e840:	2b00      	cmp	r3, #0
 801e842:	d1e3      	bne.n	801e80c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801e844:	687b      	ldr	r3, [r7, #4]
 801e846:	4a17      	ldr	r2, [pc, #92]	@ (801e8a4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 801e848:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801e84a:	687b      	ldr	r3, [r7, #4]
 801e84c:	681b      	ldr	r3, [r3, #0]
 801e84e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801e850:	693b      	ldr	r3, [r7, #16]
 801e852:	e853 3f00 	ldrex	r3, [r3]
 801e856:	60fb      	str	r3, [r7, #12]
   return(result);
 801e858:	68fb      	ldr	r3, [r7, #12]
 801e85a:	f043 0320 	orr.w	r3, r3, #32
 801e85e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801e862:	687b      	ldr	r3, [r7, #4]
 801e864:	681b      	ldr	r3, [r3, #0]
 801e866:	461a      	mov	r2, r3
 801e868:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801e86c:	61fb      	str	r3, [r7, #28]
 801e86e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801e870:	69b9      	ldr	r1, [r7, #24]
 801e872:	69fa      	ldr	r2, [r7, #28]
 801e874:	e841 2300 	strex	r3, r2, [r1]
 801e878:	617b      	str	r3, [r7, #20]
   return(result);
 801e87a:	697b      	ldr	r3, [r7, #20]
 801e87c:	2b00      	cmp	r3, #0
 801e87e:	d1e4      	bne.n	801e84a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801e880:	e007      	b.n	801e892 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801e882:	687b      	ldr	r3, [r7, #4]
 801e884:	681b      	ldr	r3, [r3, #0]
 801e886:	699a      	ldr	r2, [r3, #24]
 801e888:	687b      	ldr	r3, [r7, #4]
 801e88a:	681b      	ldr	r3, [r3, #0]
 801e88c:	f042 0208 	orr.w	r2, r2, #8
 801e890:	619a      	str	r2, [r3, #24]
}
 801e892:	bf00      	nop
 801e894:	37b8      	adds	r7, #184	@ 0xb8
 801e896:	46bd      	mov	sp, r7
 801e898:	bd80      	pop	{r7, pc}
 801e89a:	bf00      	nop
 801e89c:	effffffe 	.word	0xeffffffe
 801e8a0:	58000c00 	.word	0x58000c00
 801e8a4:	0801e021 	.word	0x0801e021

0801e8a8 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 801e8a8:	b580      	push	{r7, lr}
 801e8aa:	b086      	sub	sp, #24
 801e8ac:	af00      	add	r7, sp, #0
 801e8ae:	60f8      	str	r0, [r7, #12]
 801e8b0:	60b9      	str	r1, [r7, #8]
 801e8b2:	607a      	str	r2, [r7, #4]
 801e8b4:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 801e8b6:	68fb      	ldr	r3, [r7, #12]
 801e8b8:	2b00      	cmp	r3, #0
 801e8ba:	d101      	bne.n	801e8c0 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 801e8bc:	2301      	movs	r3, #1
 801e8be:	e056      	b.n	801e96e <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 801e8c0:	68fb      	ldr	r3, [r7, #12]
 801e8c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801e8c6:	2b00      	cmp	r3, #0
 801e8c8:	d106      	bne.n	801e8d8 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801e8ca:	68fb      	ldr	r3, [r7, #12]
 801e8cc:	2200      	movs	r2, #0
 801e8ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 801e8d2:	68f8      	ldr	r0, [r7, #12]
 801e8d4:	f7fb fd46 	bl	801a364 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801e8d8:	68fb      	ldr	r3, [r7, #12]
 801e8da:	2224      	movs	r2, #36	@ 0x24
 801e8dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 801e8e0:	68fb      	ldr	r3, [r7, #12]
 801e8e2:	681b      	ldr	r3, [r3, #0]
 801e8e4:	681a      	ldr	r2, [r3, #0]
 801e8e6:	68fb      	ldr	r3, [r7, #12]
 801e8e8:	681b      	ldr	r3, [r3, #0]
 801e8ea:	f022 0201 	bic.w	r2, r2, #1
 801e8ee:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801e8f0:	68fb      	ldr	r3, [r7, #12]
 801e8f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e8f4:	2b00      	cmp	r3, #0
 801e8f6:	d002      	beq.n	801e8fe <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 801e8f8:	68f8      	ldr	r0, [r7, #12]
 801e8fa:	f7fe fa91 	bl	801ce20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801e8fe:	68f8      	ldr	r0, [r7, #12]
 801e900:	f7fd fd26 	bl	801c350 <UART_SetConfig>
 801e904:	4603      	mov	r3, r0
 801e906:	2b01      	cmp	r3, #1
 801e908:	d101      	bne.n	801e90e <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 801e90a:	2301      	movs	r3, #1
 801e90c:	e02f      	b.n	801e96e <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 801e90e:	68fb      	ldr	r3, [r7, #12]
 801e910:	681b      	ldr	r3, [r3, #0]
 801e912:	689a      	ldr	r2, [r3, #8]
 801e914:	68fb      	ldr	r3, [r7, #12]
 801e916:	681b      	ldr	r3, [r3, #0]
 801e918:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801e91c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 801e91e:	68fb      	ldr	r3, [r7, #12]
 801e920:	681b      	ldr	r3, [r3, #0]
 801e922:	689b      	ldr	r3, [r3, #8]
 801e924:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801e928:	68fb      	ldr	r3, [r7, #12]
 801e92a:	681b      	ldr	r3, [r3, #0]
 801e92c:	68ba      	ldr	r2, [r7, #8]
 801e92e:	430a      	orrs	r2, r1
 801e930:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 801e932:	687b      	ldr	r3, [r7, #4]
 801e934:	055b      	lsls	r3, r3, #21
 801e936:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 801e938:	683b      	ldr	r3, [r7, #0]
 801e93a:	041b      	lsls	r3, r3, #16
 801e93c:	697a      	ldr	r2, [r7, #20]
 801e93e:	4313      	orrs	r3, r2
 801e940:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 801e942:	68fb      	ldr	r3, [r7, #12]
 801e944:	681b      	ldr	r3, [r3, #0]
 801e946:	681a      	ldr	r2, [r3, #0]
 801e948:	4b0b      	ldr	r3, [pc, #44]	@ (801e978 <HAL_RS485Ex_Init+0xd0>)
 801e94a:	4013      	ands	r3, r2
 801e94c:	68fa      	ldr	r2, [r7, #12]
 801e94e:	6812      	ldr	r2, [r2, #0]
 801e950:	6979      	ldr	r1, [r7, #20]
 801e952:	430b      	orrs	r3, r1
 801e954:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 801e956:	68fb      	ldr	r3, [r7, #12]
 801e958:	681b      	ldr	r3, [r3, #0]
 801e95a:	681a      	ldr	r2, [r3, #0]
 801e95c:	68fb      	ldr	r3, [r7, #12]
 801e95e:	681b      	ldr	r3, [r3, #0]
 801e960:	f042 0201 	orr.w	r2, r2, #1
 801e964:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801e966:	68f8      	ldr	r0, [r7, #12]
 801e968:	f7fe fafc 	bl	801cf64 <UART_CheckIdleState>
 801e96c:	4603      	mov	r3, r0
}
 801e96e:	4618      	mov	r0, r3
 801e970:	3718      	adds	r7, #24
 801e972:	46bd      	mov	sp, r7
 801e974:	bd80      	pop	{r7, pc}
 801e976:	bf00      	nop
 801e978:	fc00ffff 	.word	0xfc00ffff

0801e97c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801e97c:	b480      	push	{r7}
 801e97e:	b083      	sub	sp, #12
 801e980:	af00      	add	r7, sp, #0
 801e982:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801e984:	bf00      	nop
 801e986:	370c      	adds	r7, #12
 801e988:	46bd      	mov	sp, r7
 801e98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e98e:	4770      	bx	lr

0801e990 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801e990:	b480      	push	{r7}
 801e992:	b083      	sub	sp, #12
 801e994:	af00      	add	r7, sp, #0
 801e996:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801e998:	bf00      	nop
 801e99a:	370c      	adds	r7, #12
 801e99c:	46bd      	mov	sp, r7
 801e99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e9a2:	4770      	bx	lr

0801e9a4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801e9a4:	b480      	push	{r7}
 801e9a6:	b083      	sub	sp, #12
 801e9a8:	af00      	add	r7, sp, #0
 801e9aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801e9ac:	bf00      	nop
 801e9ae:	370c      	adds	r7, #12
 801e9b0:	46bd      	mov	sp, r7
 801e9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e9b6:	4770      	bx	lr

0801e9b8 <HAL_MultiProcessorEx_AddressLength_Set>:
  *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
  *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength)
{
 801e9b8:	b580      	push	{r7, lr}
 801e9ba:	b082      	sub	sp, #8
 801e9bc:	af00      	add	r7, sp, #0
 801e9be:	6078      	str	r0, [r7, #4]
 801e9c0:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801e9c2:	687b      	ldr	r3, [r7, #4]
 801e9c4:	2b00      	cmp	r3, #0
 801e9c6:	d101      	bne.n	801e9cc <HAL_MultiProcessorEx_AddressLength_Set+0x14>
  {
    return HAL_ERROR;
 801e9c8:	2301      	movs	r3, #1
 801e9ca:	e021      	b.n	801ea10 <HAL_MultiProcessorEx_AddressLength_Set+0x58>
  }

  /* Check the address length parameter */
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));

  huart->gState = HAL_UART_STATE_BUSY;
 801e9cc:	687b      	ldr	r3, [r7, #4]
 801e9ce:	2224      	movs	r2, #36	@ 0x24
 801e9d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 801e9d4:	687b      	ldr	r3, [r7, #4]
 801e9d6:	681b      	ldr	r3, [r3, #0]
 801e9d8:	681a      	ldr	r2, [r3, #0]
 801e9da:	687b      	ldr	r3, [r7, #4]
 801e9dc:	681b      	ldr	r3, [r3, #0]
 801e9de:	f022 0201 	bic.w	r2, r2, #1
 801e9e2:	601a      	str	r2, [r3, #0]

  /* Set the address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 801e9e4:	687b      	ldr	r3, [r7, #4]
 801e9e6:	681b      	ldr	r3, [r3, #0]
 801e9e8:	685b      	ldr	r3, [r3, #4]
 801e9ea:	f023 0110 	bic.w	r1, r3, #16
 801e9ee:	687b      	ldr	r3, [r7, #4]
 801e9f0:	681b      	ldr	r3, [r3, #0]
 801e9f2:	683a      	ldr	r2, [r7, #0]
 801e9f4:	430a      	orrs	r2, r1
 801e9f6:	605a      	str	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 801e9f8:	687b      	ldr	r3, [r7, #4]
 801e9fa:	681b      	ldr	r3, [r3, #0]
 801e9fc:	681a      	ldr	r2, [r3, #0]
 801e9fe:	687b      	ldr	r3, [r7, #4]
 801ea00:	681b      	ldr	r3, [r3, #0]
 801ea02:	f042 0201 	orr.w	r2, r2, #1
 801ea06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState to Ready */
  return (UART_CheckIdleState(huart));
 801ea08:	6878      	ldr	r0, [r7, #4]
 801ea0a:	f7fe faab 	bl	801cf64 <UART_CheckIdleState>
 801ea0e:	4603      	mov	r3, r0
}
 801ea10:	4618      	mov	r0, r3
 801ea12:	3708      	adds	r7, #8
 801ea14:	46bd      	mov	sp, r7
 801ea16:	bd80      	pop	{r7, pc}

0801ea18 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 801ea18:	b580      	push	{r7, lr}
 801ea1a:	b088      	sub	sp, #32
 801ea1c:	af02      	add	r7, sp, #8
 801ea1e:	60f8      	str	r0, [r7, #12]
 801ea20:	1d3b      	adds	r3, r7, #4
 801ea22:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 801ea26:	2300      	movs	r3, #0
 801ea28:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ea2a:	68fb      	ldr	r3, [r7, #12]
 801ea2c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801ea30:	2b01      	cmp	r3, #1
 801ea32:	d101      	bne.n	801ea38 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 801ea34:	2302      	movs	r3, #2
 801ea36:	e046      	b.n	801eac6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 801ea38:	68fb      	ldr	r3, [r7, #12]
 801ea3a:	2201      	movs	r2, #1
 801ea3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801ea40:	68fb      	ldr	r3, [r7, #12]
 801ea42:	2224      	movs	r2, #36	@ 0x24
 801ea44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 801ea48:	68fb      	ldr	r3, [r7, #12]
 801ea4a:	681b      	ldr	r3, [r3, #0]
 801ea4c:	681a      	ldr	r2, [r3, #0]
 801ea4e:	68fb      	ldr	r3, [r7, #12]
 801ea50:	681b      	ldr	r3, [r3, #0]
 801ea52:	f022 0201 	bic.w	r2, r2, #1
 801ea56:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 801ea58:	68fb      	ldr	r3, [r7, #12]
 801ea5a:	681b      	ldr	r3, [r3, #0]
 801ea5c:	689b      	ldr	r3, [r3, #8]
 801ea5e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 801ea62:	687a      	ldr	r2, [r7, #4]
 801ea64:	68fb      	ldr	r3, [r7, #12]
 801ea66:	681b      	ldr	r3, [r3, #0]
 801ea68:	430a      	orrs	r2, r1
 801ea6a:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 801ea6c:	687b      	ldr	r3, [r7, #4]
 801ea6e:	2b00      	cmp	r3, #0
 801ea70:	d105      	bne.n	801ea7e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 801ea72:	1d3b      	adds	r3, r7, #4
 801ea74:	e893 0006 	ldmia.w	r3, {r1, r2}
 801ea78:	68f8      	ldr	r0, [r7, #12]
 801ea7a:	f000 fb30 	bl	801f0de <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 801ea7e:	68fb      	ldr	r3, [r7, #12]
 801ea80:	681b      	ldr	r3, [r3, #0]
 801ea82:	681a      	ldr	r2, [r3, #0]
 801ea84:	68fb      	ldr	r3, [r7, #12]
 801ea86:	681b      	ldr	r3, [r3, #0]
 801ea88:	f042 0201 	orr.w	r2, r2, #1
 801ea8c:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801ea8e:	f7e5 f805 	bl	8003a9c <HAL_GetTick>
 801ea92:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801ea94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801ea98:	9300      	str	r3, [sp, #0]
 801ea9a:	693b      	ldr	r3, [r7, #16]
 801ea9c:	2200      	movs	r2, #0
 801ea9e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801eaa2:	68f8      	ldr	r0, [r7, #12]
 801eaa4:	f7fe fb08 	bl	801d0b8 <UART_WaitOnFlagUntilTimeout>
 801eaa8:	4603      	mov	r3, r0
 801eaaa:	2b00      	cmp	r3, #0
 801eaac:	d002      	beq.n	801eab4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 801eaae:	2303      	movs	r3, #3
 801eab0:	75fb      	strb	r3, [r7, #23]
 801eab2:	e003      	b.n	801eabc <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 801eab4:	68fb      	ldr	r3, [r7, #12]
 801eab6:	2220      	movs	r2, #32
 801eab8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801eabc:	68fb      	ldr	r3, [r7, #12]
 801eabe:	2200      	movs	r2, #0
 801eac0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 801eac4:	7dfb      	ldrb	r3, [r7, #23]
}
 801eac6:	4618      	mov	r0, r3
 801eac8:	3718      	adds	r7, #24
 801eaca:	46bd      	mov	sp, r7
 801eacc:	bd80      	pop	{r7, pc}

0801eace <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 801eace:	b480      	push	{r7}
 801ead0:	b089      	sub	sp, #36	@ 0x24
 801ead2:	af00      	add	r7, sp, #0
 801ead4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 801ead6:	687b      	ldr	r3, [r7, #4]
 801ead8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801eadc:	2b01      	cmp	r3, #1
 801eade:	d101      	bne.n	801eae4 <HAL_UARTEx_EnableStopMode+0x16>
 801eae0:	2302      	movs	r3, #2
 801eae2:	e021      	b.n	801eb28 <HAL_UARTEx_EnableStopMode+0x5a>
 801eae4:	687b      	ldr	r3, [r7, #4]
 801eae6:	2201      	movs	r2, #1
 801eae8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 801eaec:	687b      	ldr	r3, [r7, #4]
 801eaee:	681b      	ldr	r3, [r3, #0]
 801eaf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801eaf2:	68fb      	ldr	r3, [r7, #12]
 801eaf4:	e853 3f00 	ldrex	r3, [r3]
 801eaf8:	60bb      	str	r3, [r7, #8]
   return(result);
 801eafa:	68bb      	ldr	r3, [r7, #8]
 801eafc:	f043 0302 	orr.w	r3, r3, #2
 801eb00:	61fb      	str	r3, [r7, #28]
 801eb02:	687b      	ldr	r3, [r7, #4]
 801eb04:	681b      	ldr	r3, [r3, #0]
 801eb06:	461a      	mov	r2, r3
 801eb08:	69fb      	ldr	r3, [r7, #28]
 801eb0a:	61bb      	str	r3, [r7, #24]
 801eb0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801eb0e:	6979      	ldr	r1, [r7, #20]
 801eb10:	69ba      	ldr	r2, [r7, #24]
 801eb12:	e841 2300 	strex	r3, r2, [r1]
 801eb16:	613b      	str	r3, [r7, #16]
   return(result);
 801eb18:	693b      	ldr	r3, [r7, #16]
 801eb1a:	2b00      	cmp	r3, #0
 801eb1c:	d1e6      	bne.n	801eaec <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801eb1e:	687b      	ldr	r3, [r7, #4]
 801eb20:	2200      	movs	r2, #0
 801eb22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801eb26:	2300      	movs	r3, #0
}
 801eb28:	4618      	mov	r0, r3
 801eb2a:	3724      	adds	r7, #36	@ 0x24
 801eb2c:	46bd      	mov	sp, r7
 801eb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eb32:	4770      	bx	lr

0801eb34 <HAL_UARTEx_DisableStopMode>:
  * @brief Disable UART Stop Mode.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
{
 801eb34:	b480      	push	{r7}
 801eb36:	b089      	sub	sp, #36	@ 0x24
 801eb38:	af00      	add	r7, sp, #0
 801eb3a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 801eb3c:	687b      	ldr	r3, [r7, #4]
 801eb3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801eb42:	2b01      	cmp	r3, #1
 801eb44:	d101      	bne.n	801eb4a <HAL_UARTEx_DisableStopMode+0x16>
 801eb46:	2302      	movs	r3, #2
 801eb48:	e021      	b.n	801eb8e <HAL_UARTEx_DisableStopMode+0x5a>
 801eb4a:	687b      	ldr	r3, [r7, #4]
 801eb4c:	2201      	movs	r2, #1
 801eb4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Clear UESM bit */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 801eb52:	687b      	ldr	r3, [r7, #4]
 801eb54:	681b      	ldr	r3, [r3, #0]
 801eb56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801eb58:	68fb      	ldr	r3, [r7, #12]
 801eb5a:	e853 3f00 	ldrex	r3, [r3]
 801eb5e:	60bb      	str	r3, [r7, #8]
   return(result);
 801eb60:	68bb      	ldr	r3, [r7, #8]
 801eb62:	f023 0302 	bic.w	r3, r3, #2
 801eb66:	61fb      	str	r3, [r7, #28]
 801eb68:	687b      	ldr	r3, [r7, #4]
 801eb6a:	681b      	ldr	r3, [r3, #0]
 801eb6c:	461a      	mov	r2, r3
 801eb6e:	69fb      	ldr	r3, [r7, #28]
 801eb70:	61bb      	str	r3, [r7, #24]
 801eb72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801eb74:	6979      	ldr	r1, [r7, #20]
 801eb76:	69ba      	ldr	r2, [r7, #24]
 801eb78:	e841 2300 	strex	r3, r2, [r1]
 801eb7c:	613b      	str	r3, [r7, #16]
   return(result);
 801eb7e:	693b      	ldr	r3, [r7, #16]
 801eb80:	2b00      	cmp	r3, #0
 801eb82:	d1e6      	bne.n	801eb52 <HAL_UARTEx_DisableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801eb84:	687b      	ldr	r3, [r7, #4]
 801eb86:	2200      	movs	r2, #0
 801eb88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801eb8c:	2300      	movs	r3, #0
}
 801eb8e:	4618      	mov	r0, r3
 801eb90:	3724      	adds	r7, #36	@ 0x24
 801eb92:	46bd      	mov	sp, r7
 801eb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eb98:	4770      	bx	lr

0801eb9a <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 801eb9a:	b580      	push	{r7, lr}
 801eb9c:	b084      	sub	sp, #16
 801eb9e:	af00      	add	r7, sp, #0
 801eba0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801eba2:	687b      	ldr	r3, [r7, #4]
 801eba4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801eba8:	2b01      	cmp	r3, #1
 801ebaa:	d101      	bne.n	801ebb0 <HAL_UARTEx_EnableFifoMode+0x16>
 801ebac:	2302      	movs	r3, #2
 801ebae:	e02b      	b.n	801ec08 <HAL_UARTEx_EnableFifoMode+0x6e>
 801ebb0:	687b      	ldr	r3, [r7, #4]
 801ebb2:	2201      	movs	r2, #1
 801ebb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801ebb8:	687b      	ldr	r3, [r7, #4]
 801ebba:	2224      	movs	r2, #36	@ 0x24
 801ebbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ebc0:	687b      	ldr	r3, [r7, #4]
 801ebc2:	681b      	ldr	r3, [r3, #0]
 801ebc4:	681b      	ldr	r3, [r3, #0]
 801ebc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ebc8:	687b      	ldr	r3, [r7, #4]
 801ebca:	681b      	ldr	r3, [r3, #0]
 801ebcc:	681a      	ldr	r2, [r3, #0]
 801ebce:	687b      	ldr	r3, [r7, #4]
 801ebd0:	681b      	ldr	r3, [r3, #0]
 801ebd2:	f022 0201 	bic.w	r2, r2, #1
 801ebd6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 801ebd8:	68fb      	ldr	r3, [r7, #12]
 801ebda:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801ebde:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 801ebe0:	687b      	ldr	r3, [r7, #4]
 801ebe2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 801ebe6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ebe8:	687b      	ldr	r3, [r7, #4]
 801ebea:	681b      	ldr	r3, [r3, #0]
 801ebec:	68fa      	ldr	r2, [r7, #12]
 801ebee:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801ebf0:	6878      	ldr	r0, [r7, #4]
 801ebf2:	f000 fa97 	bl	801f124 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 801ebf6:	687b      	ldr	r3, [r7, #4]
 801ebf8:	2220      	movs	r2, #32
 801ebfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ebfe:	687b      	ldr	r3, [r7, #4]
 801ec00:	2200      	movs	r2, #0
 801ec02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801ec06:	2300      	movs	r3, #0
}
 801ec08:	4618      	mov	r0, r3
 801ec0a:	3710      	adds	r7, #16
 801ec0c:	46bd      	mov	sp, r7
 801ec0e:	bd80      	pop	{r7, pc}

0801ec10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801ec10:	b480      	push	{r7}
 801ec12:	b085      	sub	sp, #20
 801ec14:	af00      	add	r7, sp, #0
 801ec16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ec18:	687b      	ldr	r3, [r7, #4]
 801ec1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801ec1e:	2b01      	cmp	r3, #1
 801ec20:	d101      	bne.n	801ec26 <HAL_UARTEx_DisableFifoMode+0x16>
 801ec22:	2302      	movs	r3, #2
 801ec24:	e027      	b.n	801ec76 <HAL_UARTEx_DisableFifoMode+0x66>
 801ec26:	687b      	ldr	r3, [r7, #4]
 801ec28:	2201      	movs	r2, #1
 801ec2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801ec2e:	687b      	ldr	r3, [r7, #4]
 801ec30:	2224      	movs	r2, #36	@ 0x24
 801ec32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ec36:	687b      	ldr	r3, [r7, #4]
 801ec38:	681b      	ldr	r3, [r3, #0]
 801ec3a:	681b      	ldr	r3, [r3, #0]
 801ec3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ec3e:	687b      	ldr	r3, [r7, #4]
 801ec40:	681b      	ldr	r3, [r3, #0]
 801ec42:	681a      	ldr	r2, [r3, #0]
 801ec44:	687b      	ldr	r3, [r7, #4]
 801ec46:	681b      	ldr	r3, [r3, #0]
 801ec48:	f022 0201 	bic.w	r2, r2, #1
 801ec4c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801ec4e:	68fb      	ldr	r3, [r7, #12]
 801ec50:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801ec54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801ec56:	687b      	ldr	r3, [r7, #4]
 801ec58:	2200      	movs	r2, #0
 801ec5a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ec5c:	687b      	ldr	r3, [r7, #4]
 801ec5e:	681b      	ldr	r3, [r3, #0]
 801ec60:	68fa      	ldr	r2, [r7, #12]
 801ec62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801ec64:	687b      	ldr	r3, [r7, #4]
 801ec66:	2220      	movs	r2, #32
 801ec68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ec6c:	687b      	ldr	r3, [r7, #4]
 801ec6e:	2200      	movs	r2, #0
 801ec70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801ec74:	2300      	movs	r3, #0
}
 801ec76:	4618      	mov	r0, r3
 801ec78:	3714      	adds	r7, #20
 801ec7a:	46bd      	mov	sp, r7
 801ec7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ec80:	4770      	bx	lr

0801ec82 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801ec82:	b580      	push	{r7, lr}
 801ec84:	b084      	sub	sp, #16
 801ec86:	af00      	add	r7, sp, #0
 801ec88:	6078      	str	r0, [r7, #4]
 801ec8a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ec8c:	687b      	ldr	r3, [r7, #4]
 801ec8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801ec92:	2b01      	cmp	r3, #1
 801ec94:	d101      	bne.n	801ec9a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801ec96:	2302      	movs	r3, #2
 801ec98:	e02d      	b.n	801ecf6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801ec9a:	687b      	ldr	r3, [r7, #4]
 801ec9c:	2201      	movs	r2, #1
 801ec9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801eca2:	687b      	ldr	r3, [r7, #4]
 801eca4:	2224      	movs	r2, #36	@ 0x24
 801eca6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ecaa:	687b      	ldr	r3, [r7, #4]
 801ecac:	681b      	ldr	r3, [r3, #0]
 801ecae:	681b      	ldr	r3, [r3, #0]
 801ecb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ecb2:	687b      	ldr	r3, [r7, #4]
 801ecb4:	681b      	ldr	r3, [r3, #0]
 801ecb6:	681a      	ldr	r2, [r3, #0]
 801ecb8:	687b      	ldr	r3, [r7, #4]
 801ecba:	681b      	ldr	r3, [r3, #0]
 801ecbc:	f022 0201 	bic.w	r2, r2, #1
 801ecc0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801ecc2:	687b      	ldr	r3, [r7, #4]
 801ecc4:	681b      	ldr	r3, [r3, #0]
 801ecc6:	689b      	ldr	r3, [r3, #8]
 801ecc8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801eccc:	687b      	ldr	r3, [r7, #4]
 801ecce:	681b      	ldr	r3, [r3, #0]
 801ecd0:	683a      	ldr	r2, [r7, #0]
 801ecd2:	430a      	orrs	r2, r1
 801ecd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801ecd6:	6878      	ldr	r0, [r7, #4]
 801ecd8:	f000 fa24 	bl	801f124 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ecdc:	687b      	ldr	r3, [r7, #4]
 801ecde:	681b      	ldr	r3, [r3, #0]
 801ece0:	68fa      	ldr	r2, [r7, #12]
 801ece2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801ece4:	687b      	ldr	r3, [r7, #4]
 801ece6:	2220      	movs	r2, #32
 801ece8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ecec:	687b      	ldr	r3, [r7, #4]
 801ecee:	2200      	movs	r2, #0
 801ecf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801ecf4:	2300      	movs	r3, #0
}
 801ecf6:	4618      	mov	r0, r3
 801ecf8:	3710      	adds	r7, #16
 801ecfa:	46bd      	mov	sp, r7
 801ecfc:	bd80      	pop	{r7, pc}

0801ecfe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801ecfe:	b580      	push	{r7, lr}
 801ed00:	b084      	sub	sp, #16
 801ed02:	af00      	add	r7, sp, #0
 801ed04:	6078      	str	r0, [r7, #4]
 801ed06:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801ed08:	687b      	ldr	r3, [r7, #4]
 801ed0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801ed0e:	2b01      	cmp	r3, #1
 801ed10:	d101      	bne.n	801ed16 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801ed12:	2302      	movs	r3, #2
 801ed14:	e02d      	b.n	801ed72 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801ed16:	687b      	ldr	r3, [r7, #4]
 801ed18:	2201      	movs	r2, #1
 801ed1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801ed1e:	687b      	ldr	r3, [r7, #4]
 801ed20:	2224      	movs	r2, #36	@ 0x24
 801ed22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ed26:	687b      	ldr	r3, [r7, #4]
 801ed28:	681b      	ldr	r3, [r3, #0]
 801ed2a:	681b      	ldr	r3, [r3, #0]
 801ed2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ed2e:	687b      	ldr	r3, [r7, #4]
 801ed30:	681b      	ldr	r3, [r3, #0]
 801ed32:	681a      	ldr	r2, [r3, #0]
 801ed34:	687b      	ldr	r3, [r7, #4]
 801ed36:	681b      	ldr	r3, [r3, #0]
 801ed38:	f022 0201 	bic.w	r2, r2, #1
 801ed3c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801ed3e:	687b      	ldr	r3, [r7, #4]
 801ed40:	681b      	ldr	r3, [r3, #0]
 801ed42:	689b      	ldr	r3, [r3, #8]
 801ed44:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801ed48:	687b      	ldr	r3, [r7, #4]
 801ed4a:	681b      	ldr	r3, [r3, #0]
 801ed4c:	683a      	ldr	r2, [r7, #0]
 801ed4e:	430a      	orrs	r2, r1
 801ed50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801ed52:	6878      	ldr	r0, [r7, #4]
 801ed54:	f000 f9e6 	bl	801f124 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801ed58:	687b      	ldr	r3, [r7, #4]
 801ed5a:	681b      	ldr	r3, [r3, #0]
 801ed5c:	68fa      	ldr	r2, [r7, #12]
 801ed5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801ed60:	687b      	ldr	r3, [r7, #4]
 801ed62:	2220      	movs	r2, #32
 801ed64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ed68:	687b      	ldr	r3, [r7, #4]
 801ed6a:	2200      	movs	r2, #0
 801ed6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801ed70:	2300      	movs	r3, #0
}
 801ed72:	4618      	mov	r0, r3
 801ed74:	3710      	adds	r7, #16
 801ed76:	46bd      	mov	sp, r7
 801ed78:	bd80      	pop	{r7, pc}

0801ed7a <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 801ed7a:	b580      	push	{r7, lr}
 801ed7c:	b088      	sub	sp, #32
 801ed7e:	af00      	add	r7, sp, #0
 801ed80:	60f8      	str	r0, [r7, #12]
 801ed82:	60b9      	str	r1, [r7, #8]
 801ed84:	603b      	str	r3, [r7, #0]
 801ed86:	4613      	mov	r3, r2
 801ed88:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801ed8a:	68fb      	ldr	r3, [r7, #12]
 801ed8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801ed90:	2b20      	cmp	r3, #32
 801ed92:	f040 80ef 	bne.w	801ef74 <HAL_UARTEx_ReceiveToIdle+0x1fa>
  {
    if ((pData == NULL) || (Size == 0U))
 801ed96:	68bb      	ldr	r3, [r7, #8]
 801ed98:	2b00      	cmp	r3, #0
 801ed9a:	d002      	beq.n	801eda2 <HAL_UARTEx_ReceiveToIdle+0x28>
 801ed9c:	88fb      	ldrh	r3, [r7, #6]
 801ed9e:	2b00      	cmp	r3, #0
 801eda0:	d101      	bne.n	801eda6 <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
 801eda2:	2301      	movs	r3, #1
 801eda4:	e0e7      	b.n	801ef76 <HAL_UARTEx_ReceiveToIdle+0x1fc>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801eda6:	68fb      	ldr	r3, [r7, #12]
 801eda8:	2200      	movs	r2, #0
 801edaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 801edae:	68fb      	ldr	r3, [r7, #12]
 801edb0:	2222      	movs	r2, #34	@ 0x22
 801edb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801edb6:	68fb      	ldr	r3, [r7, #12]
 801edb8:	2201      	movs	r2, #1
 801edba:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 801edbc:	68fb      	ldr	r3, [r7, #12]
 801edbe:	2200      	movs	r2, #0
 801edc0:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801edc2:	f7e4 fe6b 	bl	8003a9c <HAL_GetTick>
 801edc6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 801edc8:	68fb      	ldr	r3, [r7, #12]
 801edca:	88fa      	ldrh	r2, [r7, #6]
 801edcc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 801edd0:	68fb      	ldr	r3, [r7, #12]
 801edd2:	88fa      	ldrh	r2, [r7, #6]
 801edd4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 801edd8:	68fb      	ldr	r3, [r7, #12]
 801edda:	689b      	ldr	r3, [r3, #8]
 801eddc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801ede0:	d10e      	bne.n	801ee00 <HAL_UARTEx_ReceiveToIdle+0x86>
 801ede2:	68fb      	ldr	r3, [r7, #12]
 801ede4:	691b      	ldr	r3, [r3, #16]
 801ede6:	2b00      	cmp	r3, #0
 801ede8:	d105      	bne.n	801edf6 <HAL_UARTEx_ReceiveToIdle+0x7c>
 801edea:	68fb      	ldr	r3, [r7, #12]
 801edec:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801edf0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801edf4:	e02d      	b.n	801ee52 <HAL_UARTEx_ReceiveToIdle+0xd8>
 801edf6:	68fb      	ldr	r3, [r7, #12]
 801edf8:	22ff      	movs	r2, #255	@ 0xff
 801edfa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801edfe:	e028      	b.n	801ee52 <HAL_UARTEx_ReceiveToIdle+0xd8>
 801ee00:	68fb      	ldr	r3, [r7, #12]
 801ee02:	689b      	ldr	r3, [r3, #8]
 801ee04:	2b00      	cmp	r3, #0
 801ee06:	d10d      	bne.n	801ee24 <HAL_UARTEx_ReceiveToIdle+0xaa>
 801ee08:	68fb      	ldr	r3, [r7, #12]
 801ee0a:	691b      	ldr	r3, [r3, #16]
 801ee0c:	2b00      	cmp	r3, #0
 801ee0e:	d104      	bne.n	801ee1a <HAL_UARTEx_ReceiveToIdle+0xa0>
 801ee10:	68fb      	ldr	r3, [r7, #12]
 801ee12:	22ff      	movs	r2, #255	@ 0xff
 801ee14:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801ee18:	e01b      	b.n	801ee52 <HAL_UARTEx_ReceiveToIdle+0xd8>
 801ee1a:	68fb      	ldr	r3, [r7, #12]
 801ee1c:	227f      	movs	r2, #127	@ 0x7f
 801ee1e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801ee22:	e016      	b.n	801ee52 <HAL_UARTEx_ReceiveToIdle+0xd8>
 801ee24:	68fb      	ldr	r3, [r7, #12]
 801ee26:	689b      	ldr	r3, [r3, #8]
 801ee28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ee2c:	d10d      	bne.n	801ee4a <HAL_UARTEx_ReceiveToIdle+0xd0>
 801ee2e:	68fb      	ldr	r3, [r7, #12]
 801ee30:	691b      	ldr	r3, [r3, #16]
 801ee32:	2b00      	cmp	r3, #0
 801ee34:	d104      	bne.n	801ee40 <HAL_UARTEx_ReceiveToIdle+0xc6>
 801ee36:	68fb      	ldr	r3, [r7, #12]
 801ee38:	227f      	movs	r2, #127	@ 0x7f
 801ee3a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801ee3e:	e008      	b.n	801ee52 <HAL_UARTEx_ReceiveToIdle+0xd8>
 801ee40:	68fb      	ldr	r3, [r7, #12]
 801ee42:	223f      	movs	r2, #63	@ 0x3f
 801ee44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801ee48:	e003      	b.n	801ee52 <HAL_UARTEx_ReceiveToIdle+0xd8>
 801ee4a:	68fb      	ldr	r3, [r7, #12]
 801ee4c:	2200      	movs	r2, #0
 801ee4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 801ee52:	68fb      	ldr	r3, [r7, #12]
 801ee54:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801ee58:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801ee5a:	68fb      	ldr	r3, [r7, #12]
 801ee5c:	689b      	ldr	r3, [r3, #8]
 801ee5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801ee62:	d108      	bne.n	801ee76 <HAL_UARTEx_ReceiveToIdle+0xfc>
 801ee64:	68fb      	ldr	r3, [r7, #12]
 801ee66:	691b      	ldr	r3, [r3, #16]
 801ee68:	2b00      	cmp	r3, #0
 801ee6a:	d104      	bne.n	801ee76 <HAL_UARTEx_ReceiveToIdle+0xfc>
    {
      pdata8bits  = NULL;
 801ee6c:	2300      	movs	r3, #0
 801ee6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 801ee70:	68bb      	ldr	r3, [r7, #8]
 801ee72:	61bb      	str	r3, [r7, #24]
 801ee74:	e003      	b.n	801ee7e <HAL_UARTEx_ReceiveToIdle+0x104>
    }
    else
    {
      pdata8bits  = pData;
 801ee76:	68bb      	ldr	r3, [r7, #8]
 801ee78:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801ee7a:	2300      	movs	r3, #0
 801ee7c:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 801ee7e:	683b      	ldr	r3, [r7, #0]
 801ee80:	2200      	movs	r2, #0
 801ee82:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 801ee84:	e05f      	b.n	801ef46 <HAL_UARTEx_ReceiveToIdle+0x1cc>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 801ee86:	68fb      	ldr	r3, [r7, #12]
 801ee88:	681b      	ldr	r3, [r3, #0]
 801ee8a:	69db      	ldr	r3, [r3, #28]
 801ee8c:	f003 0310 	and.w	r3, r3, #16
 801ee90:	2b10      	cmp	r3, #16
 801ee92:	d110      	bne.n	801eeb6 <HAL_UARTEx_ReceiveToIdle+0x13c>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801ee94:	68fb      	ldr	r3, [r7, #12]
 801ee96:	681b      	ldr	r3, [r3, #0]
 801ee98:	2210      	movs	r2, #16
 801ee9a:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 801ee9c:	683b      	ldr	r3, [r7, #0]
 801ee9e:	881b      	ldrh	r3, [r3, #0]
 801eea0:	2b00      	cmp	r3, #0
 801eea2:	d008      	beq.n	801eeb6 <HAL_UARTEx_ReceiveToIdle+0x13c>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801eea4:	68fb      	ldr	r3, [r7, #12]
 801eea6:	2202      	movs	r2, #2
 801eea8:	671a      	str	r2, [r3, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
 801eeaa:	68fb      	ldr	r3, [r7, #12]
 801eeac:	2220      	movs	r2, #32
 801eeae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_OK;
 801eeb2:	2300      	movs	r3, #0
 801eeb4:	e05f      	b.n	801ef76 <HAL_UARTEx_ReceiveToIdle+0x1fc>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 801eeb6:	68fb      	ldr	r3, [r7, #12]
 801eeb8:	681b      	ldr	r3, [r3, #0]
 801eeba:	69db      	ldr	r3, [r3, #28]
 801eebc:	f003 0320 	and.w	r3, r3, #32
 801eec0:	2b20      	cmp	r3, #32
 801eec2:	d12b      	bne.n	801ef1c <HAL_UARTEx_ReceiveToIdle+0x1a2>
      {
        if (pdata8bits == NULL)
 801eec4:	69fb      	ldr	r3, [r7, #28]
 801eec6:	2b00      	cmp	r3, #0
 801eec8:	d10c      	bne.n	801eee4 <HAL_UARTEx_ReceiveToIdle+0x16a>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 801eeca:	68fb      	ldr	r3, [r7, #12]
 801eecc:	681b      	ldr	r3, [r3, #0]
 801eece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801eed0:	b29a      	uxth	r2, r3
 801eed2:	8a7b      	ldrh	r3, [r7, #18]
 801eed4:	4013      	ands	r3, r2
 801eed6:	b29a      	uxth	r2, r3
 801eed8:	69bb      	ldr	r3, [r7, #24]
 801eeda:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 801eedc:	69bb      	ldr	r3, [r7, #24]
 801eede:	3302      	adds	r3, #2
 801eee0:	61bb      	str	r3, [r7, #24]
 801eee2:	e00c      	b.n	801eefe <HAL_UARTEx_ReceiveToIdle+0x184>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 801eee4:	68fb      	ldr	r3, [r7, #12]
 801eee6:	681b      	ldr	r3, [r3, #0]
 801eee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801eeea:	b2da      	uxtb	r2, r3
 801eeec:	8a7b      	ldrh	r3, [r7, #18]
 801eeee:	b2db      	uxtb	r3, r3
 801eef0:	4013      	ands	r3, r2
 801eef2:	b2da      	uxtb	r2, r3
 801eef4:	69fb      	ldr	r3, [r7, #28]
 801eef6:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 801eef8:	69fb      	ldr	r3, [r7, #28]
 801eefa:	3301      	adds	r3, #1
 801eefc:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 801eefe:	683b      	ldr	r3, [r7, #0]
 801ef00:	881b      	ldrh	r3, [r3, #0]
 801ef02:	3301      	adds	r3, #1
 801ef04:	b29a      	uxth	r2, r3
 801ef06:	683b      	ldr	r3, [r7, #0]
 801ef08:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 801ef0a:	68fb      	ldr	r3, [r7, #12]
 801ef0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801ef10:	b29b      	uxth	r3, r3
 801ef12:	3b01      	subs	r3, #1
 801ef14:	b29a      	uxth	r2, r3
 801ef16:	68fb      	ldr	r3, [r7, #12]
 801ef18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 801ef1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ef1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ef22:	d010      	beq.n	801ef46 <HAL_UARTEx_ReceiveToIdle+0x1cc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 801ef24:	f7e4 fdba 	bl	8003a9c <HAL_GetTick>
 801ef28:	4602      	mov	r2, r0
 801ef2a:	697b      	ldr	r3, [r7, #20]
 801ef2c:	1ad3      	subs	r3, r2, r3
 801ef2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ef30:	429a      	cmp	r2, r3
 801ef32:	d302      	bcc.n	801ef3a <HAL_UARTEx_ReceiveToIdle+0x1c0>
 801ef34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ef36:	2b00      	cmp	r3, #0
 801ef38:	d105      	bne.n	801ef46 <HAL_UARTEx_ReceiveToIdle+0x1cc>
        {
          huart->RxState = HAL_UART_STATE_READY;
 801ef3a:	68fb      	ldr	r3, [r7, #12]
 801ef3c:	2220      	movs	r2, #32
 801ef3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_TIMEOUT;
 801ef42:	2303      	movs	r3, #3
 801ef44:	e017      	b.n	801ef76 <HAL_UARTEx_ReceiveToIdle+0x1fc>
    while (huart->RxXferCount > 0U)
 801ef46:	68fb      	ldr	r3, [r7, #12]
 801ef48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801ef4c:	b29b      	uxth	r3, r3
 801ef4e:	2b00      	cmp	r3, #0
 801ef50:	d199      	bne.n	801ee86 <HAL_UARTEx_ReceiveToIdle+0x10c>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 801ef52:	68fb      	ldr	r3, [r7, #12]
 801ef54:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801ef58:	68fb      	ldr	r3, [r7, #12]
 801ef5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801ef5e:	b29b      	uxth	r3, r3
 801ef60:	1ad3      	subs	r3, r2, r3
 801ef62:	b29a      	uxth	r2, r3
 801ef64:	683b      	ldr	r3, [r7, #0]
 801ef66:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801ef68:	68fb      	ldr	r3, [r7, #12]
 801ef6a:	2220      	movs	r2, #32
 801ef6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 801ef70:	2300      	movs	r3, #0
 801ef72:	e000      	b.n	801ef76 <HAL_UARTEx_ReceiveToIdle+0x1fc>
  }
  else
  {
    return HAL_BUSY;
 801ef74:	2302      	movs	r3, #2
  }
}
 801ef76:	4618      	mov	r0, r3
 801ef78:	3720      	adds	r7, #32
 801ef7a:	46bd      	mov	sp, r7
 801ef7c:	bd80      	pop	{r7, pc}

0801ef7e <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801ef7e:	b580      	push	{r7, lr}
 801ef80:	b08c      	sub	sp, #48	@ 0x30
 801ef82:	af00      	add	r7, sp, #0
 801ef84:	60f8      	str	r0, [r7, #12]
 801ef86:	60b9      	str	r1, [r7, #8]
 801ef88:	4613      	mov	r3, r2
 801ef8a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 801ef8c:	2300      	movs	r3, #0
 801ef8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801ef92:	68fb      	ldr	r3, [r7, #12]
 801ef94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801ef98:	2b20      	cmp	r3, #32
 801ef9a:	d13b      	bne.n	801f014 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 801ef9c:	68bb      	ldr	r3, [r7, #8]
 801ef9e:	2b00      	cmp	r3, #0
 801efa0:	d002      	beq.n	801efa8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 801efa2:	88fb      	ldrh	r3, [r7, #6]
 801efa4:	2b00      	cmp	r3, #0
 801efa6:	d101      	bne.n	801efac <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 801efa8:	2301      	movs	r3, #1
 801efaa:	e034      	b.n	801f016 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801efac:	68fb      	ldr	r3, [r7, #12]
 801efae:	2201      	movs	r2, #1
 801efb0:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 801efb2:	68fb      	ldr	r3, [r7, #12]
 801efb4:	2200      	movs	r2, #0
 801efb6:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 801efb8:	88fb      	ldrh	r3, [r7, #6]
 801efba:	461a      	mov	r2, r3
 801efbc:	68b9      	ldr	r1, [r7, #8]
 801efbe:	68f8      	ldr	r0, [r7, #12]
 801efc0:	f7fe f8e8 	bl	801d194 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801efc4:	68fb      	ldr	r3, [r7, #12]
 801efc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801efc8:	2b01      	cmp	r3, #1
 801efca:	d11d      	bne.n	801f008 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801efcc:	68fb      	ldr	r3, [r7, #12]
 801efce:	681b      	ldr	r3, [r3, #0]
 801efd0:	2210      	movs	r2, #16
 801efd2:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801efd4:	68fb      	ldr	r3, [r7, #12]
 801efd6:	681b      	ldr	r3, [r3, #0]
 801efd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801efda:	69bb      	ldr	r3, [r7, #24]
 801efdc:	e853 3f00 	ldrex	r3, [r3]
 801efe0:	617b      	str	r3, [r7, #20]
   return(result);
 801efe2:	697b      	ldr	r3, [r7, #20]
 801efe4:	f043 0310 	orr.w	r3, r3, #16
 801efe8:	62bb      	str	r3, [r7, #40]	@ 0x28
 801efea:	68fb      	ldr	r3, [r7, #12]
 801efec:	681b      	ldr	r3, [r3, #0]
 801efee:	461a      	mov	r2, r3
 801eff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eff2:	627b      	str	r3, [r7, #36]	@ 0x24
 801eff4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801eff6:	6a39      	ldr	r1, [r7, #32]
 801eff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801effa:	e841 2300 	strex	r3, r2, [r1]
 801effe:	61fb      	str	r3, [r7, #28]
   return(result);
 801f000:	69fb      	ldr	r3, [r7, #28]
 801f002:	2b00      	cmp	r3, #0
 801f004:	d1e6      	bne.n	801efd4 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 801f006:	e002      	b.n	801f00e <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 801f008:	2301      	movs	r3, #1
 801f00a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 801f00e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801f012:	e000      	b.n	801f016 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 801f014:	2302      	movs	r3, #2
  }
}
 801f016:	4618      	mov	r0, r3
 801f018:	3730      	adds	r7, #48	@ 0x30
 801f01a:	46bd      	mov	sp, r7
 801f01c:	bd80      	pop	{r7, pc}

0801f01e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801f01e:	b580      	push	{r7, lr}
 801f020:	b08c      	sub	sp, #48	@ 0x30
 801f022:	af00      	add	r7, sp, #0
 801f024:	60f8      	str	r0, [r7, #12]
 801f026:	60b9      	str	r1, [r7, #8]
 801f028:	4613      	mov	r3, r2
 801f02a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801f02c:	68fb      	ldr	r3, [r7, #12]
 801f02e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801f032:	2b20      	cmp	r3, #32
 801f034:	d142      	bne.n	801f0bc <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 801f036:	68bb      	ldr	r3, [r7, #8]
 801f038:	2b00      	cmp	r3, #0
 801f03a:	d002      	beq.n	801f042 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 801f03c:	88fb      	ldrh	r3, [r7, #6]
 801f03e:	2b00      	cmp	r3, #0
 801f040:	d101      	bne.n	801f046 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 801f042:	2301      	movs	r3, #1
 801f044:	e03b      	b.n	801f0be <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801f046:	68fb      	ldr	r3, [r7, #12]
 801f048:	2201      	movs	r2, #1
 801f04a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 801f04c:	68fb      	ldr	r3, [r7, #12]
 801f04e:	2200      	movs	r2, #0
 801f050:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801f052:	88fb      	ldrh	r3, [r7, #6]
 801f054:	461a      	mov	r2, r3
 801f056:	68b9      	ldr	r1, [r7, #8]
 801f058:	68f8      	ldr	r0, [r7, #12]
 801f05a:	f7fe f9bd 	bl	801d3d8 <UART_Start_Receive_DMA>
 801f05e:	4603      	mov	r3, r0
 801f060:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 801f064:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801f068:	2b00      	cmp	r3, #0
 801f06a:	d124      	bne.n	801f0b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801f06c:	68fb      	ldr	r3, [r7, #12]
 801f06e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801f070:	2b01      	cmp	r3, #1
 801f072:	d11d      	bne.n	801f0b0 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801f074:	68fb      	ldr	r3, [r7, #12]
 801f076:	681b      	ldr	r3, [r3, #0]
 801f078:	2210      	movs	r2, #16
 801f07a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801f07c:	68fb      	ldr	r3, [r7, #12]
 801f07e:	681b      	ldr	r3, [r3, #0]
 801f080:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801f082:	69bb      	ldr	r3, [r7, #24]
 801f084:	e853 3f00 	ldrex	r3, [r3]
 801f088:	617b      	str	r3, [r7, #20]
   return(result);
 801f08a:	697b      	ldr	r3, [r7, #20]
 801f08c:	f043 0310 	orr.w	r3, r3, #16
 801f090:	62bb      	str	r3, [r7, #40]	@ 0x28
 801f092:	68fb      	ldr	r3, [r7, #12]
 801f094:	681b      	ldr	r3, [r3, #0]
 801f096:	461a      	mov	r2, r3
 801f098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f09a:	627b      	str	r3, [r7, #36]	@ 0x24
 801f09c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801f09e:	6a39      	ldr	r1, [r7, #32]
 801f0a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801f0a2:	e841 2300 	strex	r3, r2, [r1]
 801f0a6:	61fb      	str	r3, [r7, #28]
   return(result);
 801f0a8:	69fb      	ldr	r3, [r7, #28]
 801f0aa:	2b00      	cmp	r3, #0
 801f0ac:	d1e6      	bne.n	801f07c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 801f0ae:	e002      	b.n	801f0b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 801f0b0:	2301      	movs	r3, #1
 801f0b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 801f0b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801f0ba:	e000      	b.n	801f0be <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801f0bc:	2302      	movs	r3, #2
  }
}
 801f0be:	4618      	mov	r0, r3
 801f0c0:	3730      	adds	r7, #48	@ 0x30
 801f0c2:	46bd      	mov	sp, r7
 801f0c4:	bd80      	pop	{r7, pc}

0801f0c6 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
 801f0c6:	b480      	push	{r7}
 801f0c8:	b083      	sub	sp, #12
 801f0ca:	af00      	add	r7, sp, #0
 801f0cc:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
 801f0ce:	687b      	ldr	r3, [r7, #4]
 801f0d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
 801f0d2:	4618      	mov	r0, r3
 801f0d4:	370c      	adds	r7, #12
 801f0d6:	46bd      	mov	sp, r7
 801f0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f0dc:	4770      	bx	lr

0801f0de <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 801f0de:	b480      	push	{r7}
 801f0e0:	b085      	sub	sp, #20
 801f0e2:	af00      	add	r7, sp, #0
 801f0e4:	60f8      	str	r0, [r7, #12]
 801f0e6:	1d3b      	adds	r3, r7, #4
 801f0e8:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 801f0ec:	68fb      	ldr	r3, [r7, #12]
 801f0ee:	681b      	ldr	r3, [r3, #0]
 801f0f0:	685b      	ldr	r3, [r3, #4]
 801f0f2:	f023 0210 	bic.w	r2, r3, #16
 801f0f6:	893b      	ldrh	r3, [r7, #8]
 801f0f8:	4619      	mov	r1, r3
 801f0fa:	68fb      	ldr	r3, [r7, #12]
 801f0fc:	681b      	ldr	r3, [r3, #0]
 801f0fe:	430a      	orrs	r2, r1
 801f100:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 801f102:	68fb      	ldr	r3, [r7, #12]
 801f104:	681b      	ldr	r3, [r3, #0]
 801f106:	685b      	ldr	r3, [r3, #4]
 801f108:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 801f10c:	7abb      	ldrb	r3, [r7, #10]
 801f10e:	061a      	lsls	r2, r3, #24
 801f110:	68fb      	ldr	r3, [r7, #12]
 801f112:	681b      	ldr	r3, [r3, #0]
 801f114:	430a      	orrs	r2, r1
 801f116:	605a      	str	r2, [r3, #4]
}
 801f118:	bf00      	nop
 801f11a:	3714      	adds	r7, #20
 801f11c:	46bd      	mov	sp, r7
 801f11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f122:	4770      	bx	lr

0801f124 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801f124:	b480      	push	{r7}
 801f126:	b085      	sub	sp, #20
 801f128:	af00      	add	r7, sp, #0
 801f12a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801f12c:	687b      	ldr	r3, [r7, #4]
 801f12e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801f130:	2b00      	cmp	r3, #0
 801f132:	d108      	bne.n	801f146 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801f134:	687b      	ldr	r3, [r7, #4]
 801f136:	2201      	movs	r2, #1
 801f138:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801f13c:	687b      	ldr	r3, [r7, #4]
 801f13e:	2201      	movs	r2, #1
 801f140:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801f144:	e031      	b.n	801f1aa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801f146:	2310      	movs	r3, #16
 801f148:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801f14a:	2310      	movs	r3, #16
 801f14c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801f14e:	687b      	ldr	r3, [r7, #4]
 801f150:	681b      	ldr	r3, [r3, #0]
 801f152:	689b      	ldr	r3, [r3, #8]
 801f154:	0e5b      	lsrs	r3, r3, #25
 801f156:	b2db      	uxtb	r3, r3
 801f158:	f003 0307 	and.w	r3, r3, #7
 801f15c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801f15e:	687b      	ldr	r3, [r7, #4]
 801f160:	681b      	ldr	r3, [r3, #0]
 801f162:	689b      	ldr	r3, [r3, #8]
 801f164:	0f5b      	lsrs	r3, r3, #29
 801f166:	b2db      	uxtb	r3, r3
 801f168:	f003 0307 	and.w	r3, r3, #7
 801f16c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801f16e:	7bbb      	ldrb	r3, [r7, #14]
 801f170:	7b3a      	ldrb	r2, [r7, #12]
 801f172:	4911      	ldr	r1, [pc, #68]	@ (801f1b8 <UARTEx_SetNbDataToProcess+0x94>)
 801f174:	5c8a      	ldrb	r2, [r1, r2]
 801f176:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801f17a:	7b3a      	ldrb	r2, [r7, #12]
 801f17c:	490f      	ldr	r1, [pc, #60]	@ (801f1bc <UARTEx_SetNbDataToProcess+0x98>)
 801f17e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801f180:	fb93 f3f2 	sdiv	r3, r3, r2
 801f184:	b29a      	uxth	r2, r3
 801f186:	687b      	ldr	r3, [r7, #4]
 801f188:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801f18c:	7bfb      	ldrb	r3, [r7, #15]
 801f18e:	7b7a      	ldrb	r2, [r7, #13]
 801f190:	4909      	ldr	r1, [pc, #36]	@ (801f1b8 <UARTEx_SetNbDataToProcess+0x94>)
 801f192:	5c8a      	ldrb	r2, [r1, r2]
 801f194:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801f198:	7b7a      	ldrb	r2, [r7, #13]
 801f19a:	4908      	ldr	r1, [pc, #32]	@ (801f1bc <UARTEx_SetNbDataToProcess+0x98>)
 801f19c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801f19e:	fb93 f3f2 	sdiv	r3, r3, r2
 801f1a2:	b29a      	uxth	r2, r3
 801f1a4:	687b      	ldr	r3, [r7, #4]
 801f1a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801f1aa:	bf00      	nop
 801f1ac:	3714      	adds	r7, #20
 801f1ae:	46bd      	mov	sp, r7
 801f1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f1b4:	4770      	bx	lr
 801f1b6:	bf00      	nop
 801f1b8:	0801fd3c 	.word	0x0801fd3c
 801f1bc:	0801fd44 	.word	0x0801fd44

0801f1c0 <DelayBlock_Enable>:
  * @brief  Enable the Delay Block instance.
  * @param  DLYBx: Pointer to DLYB instance.
  * @retval HAL status
  */
HAL_StatusTypeDef DelayBlock_Enable(DLYB_TypeDef *DLYBx)
{
 801f1c0:	b580      	push	{r7, lr}
 801f1c2:	b08a      	sub	sp, #40	@ 0x28
 801f1c4:	af00      	add	r7, sp, #0
 801f1c6:	6078      	str	r0, [r7, #4]
  uint32_t unit = 0U;
 801f1c8:	2300      	movs	r3, #0
 801f1ca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sel = 0U;
 801f1cc:	2300      	movs	r3, #0
 801f1ce:	623b      	str	r3, [r7, #32]
  uint32_t unit_current;
  uint32_t tuning;
  uint32_t lng_mask;
  uint32_t tickstart;

  DLYBx->CR = DLYB_CR_DEN | DLYB_CR_SEN;
 801f1d0:	687b      	ldr	r3, [r7, #4]
 801f1d2:	2203      	movs	r2, #3
 801f1d4:	601a      	str	r2, [r3, #0]

  for (sel_current = 0U; sel_current < DLYB_MAX_SELECT; sel_current++)
 801f1d6:	2300      	movs	r3, #0
 801f1d8:	61fb      	str	r3, [r7, #28]
 801f1da:	e047      	b.n	801f26c <DelayBlock_Enable+0xac>
  {
    /* lng_mask is the mask bit for the LNG field to check the output of the UNITx*/
    lng_mask = DLYB_CFGR_LNG_0 << sel_current;
 801f1dc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 801f1e0:	69fb      	ldr	r3, [r7, #28]
 801f1e2:	fa02 f303 	lsl.w	r3, r2, r3
 801f1e6:	613b      	str	r3, [r7, #16]
    tuning = 0U;
 801f1e8:	2300      	movs	r3, #0
 801f1ea:	617b      	str	r3, [r7, #20]
    for (unit_current = 0U; unit_current < DLYB_MAX_UNIT; unit_current++)
 801f1ec:	2300      	movs	r3, #0
 801f1ee:	61bb      	str	r3, [r7, #24]
 801f1f0:	e034      	b.n	801f25c <DelayBlock_Enable+0x9c>
    {
      /* Set the Delay of the UNIT(s)*/
      DLYBx->CFGR = DLYB_MAX_SELECT | (unit_current << DLYB_CFGR_UNIT_Pos);
 801f1f2:	69bb      	ldr	r3, [r7, #24]
 801f1f4:	021b      	lsls	r3, r3, #8
 801f1f6:	f043 020c 	orr.w	r2, r3, #12
 801f1fa:	687b      	ldr	r3, [r7, #4]
 801f1fc:	605a      	str	r2, [r3, #4]

      /* Waiting for a LNG valid value */
      tickstart =  HAL_GetTick();
 801f1fe:	f7e4 fc4d 	bl	8003a9c <HAL_GetTick>
 801f202:	60f8      	str	r0, [r7, #12]
      while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 801f204:	e008      	b.n	801f218 <DelayBlock_Enable+0x58>
      {
        if((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
 801f206:	f7e4 fc49 	bl	8003a9c <HAL_GetTick>
 801f20a:	4602      	mov	r2, r0
 801f20c:	68fb      	ldr	r3, [r7, #12]
 801f20e:	1ad3      	subs	r3, r2, r3
 801f210:	2bfe      	cmp	r3, #254	@ 0xfe
 801f212:	d901      	bls.n	801f218 <DelayBlock_Enable+0x58>
        {
          return HAL_TIMEOUT;
 801f214:	2303      	movs	r3, #3
 801f216:	e03c      	b.n	801f292 <DelayBlock_Enable+0xd2>
      while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 801f218:	687b      	ldr	r3, [r7, #4]
 801f21a:	685b      	ldr	r3, [r3, #4]
 801f21c:	2b00      	cmp	r3, #0
 801f21e:	daf2      	bge.n	801f206 <DelayBlock_Enable+0x46>
        }
      }
      if (tuning == 0U)
 801f220:	697b      	ldr	r3, [r7, #20]
 801f222:	2b00      	cmp	r3, #0
 801f224:	d108      	bne.n	801f238 <DelayBlock_Enable+0x78>
      {
        if ((DLYBx->CFGR & lng_mask) != 0U)
 801f226:	687b      	ldr	r3, [r7, #4]
 801f228:	685a      	ldr	r2, [r3, #4]
 801f22a:	693b      	ldr	r3, [r7, #16]
 801f22c:	4013      	ands	r3, r2
 801f22e:	2b00      	cmp	r3, #0
 801f230:	d011      	beq.n	801f256 <DelayBlock_Enable+0x96>
        {
          /* 1/2 period HIGH is detected */
          tuning = 1U;
 801f232:	2301      	movs	r3, #1
 801f234:	617b      	str	r3, [r7, #20]
 801f236:	e00e      	b.n	801f256 <DelayBlock_Enable+0x96>
        }
      }
      else
      {
        /* 1/2 period LOW detected after the HIGH 1/2 period => FULL PERIOD passed*/
        if((DLYBx->CFGR & lng_mask ) == 0U)
 801f238:	687b      	ldr	r3, [r7, #4]
 801f23a:	685a      	ldr	r2, [r3, #4]
 801f23c:	693b      	ldr	r3, [r7, #16]
 801f23e:	4013      	ands	r3, r2
 801f240:	2b00      	cmp	r3, #0
 801f242:	d108      	bne.n	801f256 <DelayBlock_Enable+0x96>
        {
          /* Save the first result */
          if( unit == 0U )
 801f244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f246:	2b00      	cmp	r3, #0
 801f248:	d10c      	bne.n	801f264 <DelayBlock_Enable+0xa4>
          {
            unit = unit_current;
 801f24a:	69bb      	ldr	r3, [r7, #24]
 801f24c:	627b      	str	r3, [r7, #36]	@ 0x24
            sel  = sel_current + 1U;
 801f24e:	69fb      	ldr	r3, [r7, #28]
 801f250:	3301      	adds	r3, #1
 801f252:	623b      	str	r3, [r7, #32]
          }
          break;
 801f254:	e006      	b.n	801f264 <DelayBlock_Enable+0xa4>
    for (unit_current = 0U; unit_current < DLYB_MAX_UNIT; unit_current++)
 801f256:	69bb      	ldr	r3, [r7, #24]
 801f258:	3301      	adds	r3, #1
 801f25a:	61bb      	str	r3, [r7, #24]
 801f25c:	69bb      	ldr	r3, [r7, #24]
 801f25e:	2b7f      	cmp	r3, #127	@ 0x7f
 801f260:	d9c7      	bls.n	801f1f2 <DelayBlock_Enable+0x32>
 801f262:	e000      	b.n	801f266 <DelayBlock_Enable+0xa6>
          break;
 801f264:	bf00      	nop
  for (sel_current = 0U; sel_current < DLYB_MAX_SELECT; sel_current++)
 801f266:	69fb      	ldr	r3, [r7, #28]
 801f268:	3301      	adds	r3, #1
 801f26a:	61fb      	str	r3, [r7, #28]
 801f26c:	69fb      	ldr	r3, [r7, #28]
 801f26e:	2b0b      	cmp	r3, #11
 801f270:	d9b4      	bls.n	801f1dc <DelayBlock_Enable+0x1c>
      }
    }
  }

  /* Apply the Tuning settings */
  DLYBx->CR   = 0U;
 801f272:	687b      	ldr	r3, [r7, #4]
 801f274:	2200      	movs	r2, #0
 801f276:	601a      	str	r2, [r3, #0]
  DLYBx->CR   = DLYB_CR_DEN | DLYB_CR_SEN;
 801f278:	687b      	ldr	r3, [r7, #4]
 801f27a:	2203      	movs	r2, #3
 801f27c:	601a      	str	r2, [r3, #0]
  DLYBx->CFGR = sel | (unit << DLYB_CFGR_UNIT_Pos);
 801f27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801f280:	021a      	lsls	r2, r3, #8
 801f282:	6a3b      	ldr	r3, [r7, #32]
 801f284:	431a      	orrs	r2, r3
 801f286:	687b      	ldr	r3, [r7, #4]
 801f288:	605a      	str	r2, [r3, #4]
  DLYBx->CR   = DLYB_CR_DEN;
 801f28a:	687b      	ldr	r3, [r7, #4]
 801f28c:	2201      	movs	r2, #1
 801f28e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 801f290:	2300      	movs	r3, #0
}
 801f292:	4618      	mov	r0, r3
 801f294:	3728      	adds	r7, #40	@ 0x28
 801f296:	46bd      	mov	sp, r7
 801f298:	bd80      	pop	{r7, pc}

0801f29a <DelayBlock_Disable>:
  * @brief  Disable the Delay Block instance.
  * @param  DLYBx: Pointer to DLYB instance.
  * @retval HAL status
  */
HAL_StatusTypeDef DelayBlock_Disable(DLYB_TypeDef *DLYBx)
{
 801f29a:	b480      	push	{r7}
 801f29c:	b083      	sub	sp, #12
 801f29e:	af00      	add	r7, sp, #0
 801f2a0:	6078      	str	r0, [r7, #4]
  /* Disable DLYB */
  DLYBx->CR = 0U;
 801f2a2:	687b      	ldr	r3, [r7, #4]
 801f2a4:	2200      	movs	r2, #0
 801f2a6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 801f2a8:	2300      	movs	r3, #0
}
 801f2aa:	4618      	mov	r0, r3
 801f2ac:	370c      	adds	r7, #12
 801f2ae:	46bd      	mov	sp, r7
 801f2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f2b4:	4770      	bx	lr

0801f2b6 <DelayBlock_Configure>:
  * @param  PhaseSel: Phase selection [0..11].
  * @param  Units: Delay units[0..127].
  * @retval HAL status
  */
HAL_StatusTypeDef DelayBlock_Configure(DLYB_TypeDef *DLYBx,uint32_t PhaseSel, uint32_t Units )
{
 801f2b6:	b480      	push	{r7}
 801f2b8:	b085      	sub	sp, #20
 801f2ba:	af00      	add	r7, sp, #0
 801f2bc:	60f8      	str	r0, [r7, #12]
 801f2be:	60b9      	str	r1, [r7, #8]
 801f2c0:	607a      	str	r2, [r7, #4]
  /* Apply the delay settings */

  DLYBx->CR   = 0U;
 801f2c2:	68fb      	ldr	r3, [r7, #12]
 801f2c4:	2200      	movs	r2, #0
 801f2c6:	601a      	str	r2, [r3, #0]
  DLYBx->CR   = DLYB_CR_DEN | DLYB_CR_SEN;
 801f2c8:	68fb      	ldr	r3, [r7, #12]
 801f2ca:	2203      	movs	r2, #3
 801f2cc:	601a      	str	r2, [r3, #0]
  DLYBx->CFGR = PhaseSel | (Units << DLYB_CFGR_UNIT_Pos);
 801f2ce:	687b      	ldr	r3, [r7, #4]
 801f2d0:	021a      	lsls	r2, r3, #8
 801f2d2:	68bb      	ldr	r3, [r7, #8]
 801f2d4:	431a      	orrs	r2, r3
 801f2d6:	68fb      	ldr	r3, [r7, #12]
 801f2d8:	605a      	str	r2, [r3, #4]
  DLYBx->CR   = DLYB_CR_DEN;
 801f2da:	68fb      	ldr	r3, [r7, #12]
 801f2dc:	2201      	movs	r2, #1
 801f2de:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 801f2e0:	2300      	movs	r3, #0
}
 801f2e2:	4618      	mov	r0, r3
 801f2e4:	3714      	adds	r7, #20
 801f2e6:	46bd      	mov	sp, r7
 801f2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f2ec:	4770      	bx	lr
	...

0801f2f0 <exit>:
 801f2f0:	b508      	push	{r3, lr}
 801f2f2:	4b06      	ldr	r3, [pc, #24]	@ (801f30c <exit+0x1c>)
 801f2f4:	4604      	mov	r4, r0
 801f2f6:	b113      	cbz	r3, 801f2fe <exit+0xe>
 801f2f8:	2100      	movs	r1, #0
 801f2fa:	f3af 8000 	nop.w
 801f2fe:	4b04      	ldr	r3, [pc, #16]	@ (801f310 <exit+0x20>)
 801f300:	681b      	ldr	r3, [r3, #0]
 801f302:	b103      	cbz	r3, 801f306 <exit+0x16>
 801f304:	4798      	blx	r3
 801f306:	4620      	mov	r0, r4
 801f308:	f7e3 fbe1 	bl	8002ace <_exit>
 801f30c:	00000000 	.word	0x00000000
 801f310:	24000308 	.word	0x24000308

0801f314 <std>:
 801f314:	2300      	movs	r3, #0
 801f316:	b510      	push	{r4, lr}
 801f318:	4604      	mov	r4, r0
 801f31a:	e9c0 3300 	strd	r3, r3, [r0]
 801f31e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801f322:	6083      	str	r3, [r0, #8]
 801f324:	8181      	strh	r1, [r0, #12]
 801f326:	6643      	str	r3, [r0, #100]	@ 0x64
 801f328:	81c2      	strh	r2, [r0, #14]
 801f32a:	6183      	str	r3, [r0, #24]
 801f32c:	4619      	mov	r1, r3
 801f32e:	2208      	movs	r2, #8
 801f330:	305c      	adds	r0, #92	@ 0x5c
 801f332:	f000 f98c 	bl	801f64e <memset>
 801f336:	4b0d      	ldr	r3, [pc, #52]	@ (801f36c <std+0x58>)
 801f338:	6263      	str	r3, [r4, #36]	@ 0x24
 801f33a:	4b0d      	ldr	r3, [pc, #52]	@ (801f370 <std+0x5c>)
 801f33c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801f33e:	4b0d      	ldr	r3, [pc, #52]	@ (801f374 <std+0x60>)
 801f340:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801f342:	4b0d      	ldr	r3, [pc, #52]	@ (801f378 <std+0x64>)
 801f344:	6323      	str	r3, [r4, #48]	@ 0x30
 801f346:	4b0d      	ldr	r3, [pc, #52]	@ (801f37c <std+0x68>)
 801f348:	6224      	str	r4, [r4, #32]
 801f34a:	429c      	cmp	r4, r3
 801f34c:	d006      	beq.n	801f35c <std+0x48>
 801f34e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801f352:	4294      	cmp	r4, r2
 801f354:	d002      	beq.n	801f35c <std+0x48>
 801f356:	33d0      	adds	r3, #208	@ 0xd0
 801f358:	429c      	cmp	r4, r3
 801f35a:	d105      	bne.n	801f368 <std+0x54>
 801f35c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801f360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f364:	f000 ba4b 	b.w	801f7fe <__retarget_lock_init_recursive>
 801f368:	bd10      	pop	{r4, pc}
 801f36a:	bf00      	nop
 801f36c:	0801f5a5 	.word	0x0801f5a5
 801f370:	0801f5cb 	.word	0x0801f5cb
 801f374:	0801f603 	.word	0x0801f603
 801f378:	0801f627 	.word	0x0801f627
 801f37c:	240001d0 	.word	0x240001d0

0801f380 <stdio_exit_handler>:
 801f380:	4a02      	ldr	r2, [pc, #8]	@ (801f38c <stdio_exit_handler+0xc>)
 801f382:	4903      	ldr	r1, [pc, #12]	@ (801f390 <stdio_exit_handler+0x10>)
 801f384:	4803      	ldr	r0, [pc, #12]	@ (801f394 <stdio_exit_handler+0x14>)
 801f386:	f000 b8ef 	b.w	801f568 <_fwalk_sglue>
 801f38a:	bf00      	nop
 801f38c:	24000034 	.word	0x24000034
 801f390:	0801fb0d 	.word	0x0801fb0d
 801f394:	24000044 	.word	0x24000044

0801f398 <cleanup_stdio>:
 801f398:	6841      	ldr	r1, [r0, #4]
 801f39a:	4b0c      	ldr	r3, [pc, #48]	@ (801f3cc <cleanup_stdio+0x34>)
 801f39c:	4299      	cmp	r1, r3
 801f39e:	b510      	push	{r4, lr}
 801f3a0:	4604      	mov	r4, r0
 801f3a2:	d001      	beq.n	801f3a8 <cleanup_stdio+0x10>
 801f3a4:	f000 fbb2 	bl	801fb0c <_fflush_r>
 801f3a8:	68a1      	ldr	r1, [r4, #8]
 801f3aa:	4b09      	ldr	r3, [pc, #36]	@ (801f3d0 <cleanup_stdio+0x38>)
 801f3ac:	4299      	cmp	r1, r3
 801f3ae:	d002      	beq.n	801f3b6 <cleanup_stdio+0x1e>
 801f3b0:	4620      	mov	r0, r4
 801f3b2:	f000 fbab 	bl	801fb0c <_fflush_r>
 801f3b6:	68e1      	ldr	r1, [r4, #12]
 801f3b8:	4b06      	ldr	r3, [pc, #24]	@ (801f3d4 <cleanup_stdio+0x3c>)
 801f3ba:	4299      	cmp	r1, r3
 801f3bc:	d004      	beq.n	801f3c8 <cleanup_stdio+0x30>
 801f3be:	4620      	mov	r0, r4
 801f3c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f3c4:	f000 bba2 	b.w	801fb0c <_fflush_r>
 801f3c8:	bd10      	pop	{r4, pc}
 801f3ca:	bf00      	nop
 801f3cc:	240001d0 	.word	0x240001d0
 801f3d0:	24000238 	.word	0x24000238
 801f3d4:	240002a0 	.word	0x240002a0

0801f3d8 <__fp_lock>:
 801f3d8:	b508      	push	{r3, lr}
 801f3da:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 801f3dc:	07da      	lsls	r2, r3, #31
 801f3de:	d405      	bmi.n	801f3ec <__fp_lock+0x14>
 801f3e0:	898b      	ldrh	r3, [r1, #12]
 801f3e2:	059b      	lsls	r3, r3, #22
 801f3e4:	d402      	bmi.n	801f3ec <__fp_lock+0x14>
 801f3e6:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 801f3e8:	f000 fa0d 	bl	801f806 <__retarget_lock_acquire_recursive>
 801f3ec:	2000      	movs	r0, #0
 801f3ee:	bd08      	pop	{r3, pc}

0801f3f0 <__fp_unlock>:
 801f3f0:	b508      	push	{r3, lr}
 801f3f2:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 801f3f4:	07da      	lsls	r2, r3, #31
 801f3f6:	d405      	bmi.n	801f404 <__fp_unlock+0x14>
 801f3f8:	898b      	ldrh	r3, [r1, #12]
 801f3fa:	059b      	lsls	r3, r3, #22
 801f3fc:	d402      	bmi.n	801f404 <__fp_unlock+0x14>
 801f3fe:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 801f400:	f000 fa07 	bl	801f812 <__retarget_lock_release_recursive>
 801f404:	2000      	movs	r0, #0
 801f406:	bd08      	pop	{r3, pc}

0801f408 <global_stdio_init.part.0>:
 801f408:	b510      	push	{r4, lr}
 801f40a:	4b0b      	ldr	r3, [pc, #44]	@ (801f438 <global_stdio_init.part.0+0x30>)
 801f40c:	4c0b      	ldr	r4, [pc, #44]	@ (801f43c <global_stdio_init.part.0+0x34>)
 801f40e:	4a0c      	ldr	r2, [pc, #48]	@ (801f440 <global_stdio_init.part.0+0x38>)
 801f410:	601a      	str	r2, [r3, #0]
 801f412:	4620      	mov	r0, r4
 801f414:	2200      	movs	r2, #0
 801f416:	2104      	movs	r1, #4
 801f418:	f7ff ff7c 	bl	801f314 <std>
 801f41c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801f420:	2201      	movs	r2, #1
 801f422:	2109      	movs	r1, #9
 801f424:	f7ff ff76 	bl	801f314 <std>
 801f428:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801f42c:	2202      	movs	r2, #2
 801f42e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f432:	2112      	movs	r1, #18
 801f434:	f7ff bf6e 	b.w	801f314 <std>
 801f438:	24000308 	.word	0x24000308
 801f43c:	240001d0 	.word	0x240001d0
 801f440:	0801f381 	.word	0x0801f381

0801f444 <__sfp_lock_acquire>:
 801f444:	4801      	ldr	r0, [pc, #4]	@ (801f44c <__sfp_lock_acquire+0x8>)
 801f446:	f000 b9de 	b.w	801f806 <__retarget_lock_acquire_recursive>
 801f44a:	bf00      	nop
 801f44c:	24000317 	.word	0x24000317

0801f450 <__sfp_lock_release>:
 801f450:	4801      	ldr	r0, [pc, #4]	@ (801f458 <__sfp_lock_release+0x8>)
 801f452:	f000 b9de 	b.w	801f812 <__retarget_lock_release_recursive>
 801f456:	bf00      	nop
 801f458:	24000317 	.word	0x24000317

0801f45c <__sfp>:
 801f45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f45e:	4607      	mov	r7, r0
 801f460:	f7ff fff0 	bl	801f444 <__sfp_lock_acquire>
 801f464:	4b23      	ldr	r3, [pc, #140]	@ (801f4f4 <__sfp+0x98>)
 801f466:	681b      	ldr	r3, [r3, #0]
 801f468:	b90b      	cbnz	r3, 801f46e <__sfp+0x12>
 801f46a:	f7ff ffcd 	bl	801f408 <global_stdio_init.part.0>
 801f46e:	4e22      	ldr	r6, [pc, #136]	@ (801f4f8 <__sfp+0x9c>)
 801f470:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801f474:	3b01      	subs	r3, #1
 801f476:	d50f      	bpl.n	801f498 <__sfp+0x3c>
 801f478:	6835      	ldr	r5, [r6, #0]
 801f47a:	2d00      	cmp	r5, #0
 801f47c:	d137      	bne.n	801f4ee <__sfp+0x92>
 801f47e:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 801f482:	4638      	mov	r0, r7
 801f484:	f000 fa32 	bl	801f8ec <_malloc_r>
 801f488:	4604      	mov	r4, r0
 801f48a:	bb28      	cbnz	r0, 801f4d8 <__sfp+0x7c>
 801f48c:	6030      	str	r0, [r6, #0]
 801f48e:	f7ff ffdf 	bl	801f450 <__sfp_lock_release>
 801f492:	230c      	movs	r3, #12
 801f494:	603b      	str	r3, [r7, #0]
 801f496:	e01b      	b.n	801f4d0 <__sfp+0x74>
 801f498:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801f49c:	b9d5      	cbnz	r5, 801f4d4 <__sfp+0x78>
 801f49e:	4b17      	ldr	r3, [pc, #92]	@ (801f4fc <__sfp+0xa0>)
 801f4a0:	60e3      	str	r3, [r4, #12]
 801f4a2:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801f4a6:	6665      	str	r5, [r4, #100]	@ 0x64
 801f4a8:	f000 f9a9 	bl	801f7fe <__retarget_lock_init_recursive>
 801f4ac:	f7ff ffd0 	bl	801f450 <__sfp_lock_release>
 801f4b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801f4b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801f4b8:	6025      	str	r5, [r4, #0]
 801f4ba:	61a5      	str	r5, [r4, #24]
 801f4bc:	2208      	movs	r2, #8
 801f4be:	4629      	mov	r1, r5
 801f4c0:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 801f4c4:	f000 f8c3 	bl	801f64e <memset>
 801f4c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 801f4cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 801f4d0:	4620      	mov	r0, r4
 801f4d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f4d4:	3468      	adds	r4, #104	@ 0x68
 801f4d6:	e7cd      	b.n	801f474 <__sfp+0x18>
 801f4d8:	2304      	movs	r3, #4
 801f4da:	6005      	str	r5, [r0, #0]
 801f4dc:	6043      	str	r3, [r0, #4]
 801f4de:	300c      	adds	r0, #12
 801f4e0:	60a0      	str	r0, [r4, #8]
 801f4e2:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 801f4e6:	4629      	mov	r1, r5
 801f4e8:	f000 f8b1 	bl	801f64e <memset>
 801f4ec:	6034      	str	r4, [r6, #0]
 801f4ee:	6836      	ldr	r6, [r6, #0]
 801f4f0:	e7be      	b.n	801f470 <__sfp+0x14>
 801f4f2:	bf00      	nop
 801f4f4:	24000308 	.word	0x24000308
 801f4f8:	24000034 	.word	0x24000034
 801f4fc:	ffff0001 	.word	0xffff0001

0801f500 <__sinit>:
 801f500:	b510      	push	{r4, lr}
 801f502:	4604      	mov	r4, r0
 801f504:	f7ff ff9e 	bl	801f444 <__sfp_lock_acquire>
 801f508:	6a23      	ldr	r3, [r4, #32]
 801f50a:	b11b      	cbz	r3, 801f514 <__sinit+0x14>
 801f50c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f510:	f7ff bf9e 	b.w	801f450 <__sfp_lock_release>
 801f514:	4b04      	ldr	r3, [pc, #16]	@ (801f528 <__sinit+0x28>)
 801f516:	6223      	str	r3, [r4, #32]
 801f518:	4b04      	ldr	r3, [pc, #16]	@ (801f52c <__sinit+0x2c>)
 801f51a:	681b      	ldr	r3, [r3, #0]
 801f51c:	2b00      	cmp	r3, #0
 801f51e:	d1f5      	bne.n	801f50c <__sinit+0xc>
 801f520:	f7ff ff72 	bl	801f408 <global_stdio_init.part.0>
 801f524:	e7f2      	b.n	801f50c <__sinit+0xc>
 801f526:	bf00      	nop
 801f528:	0801f399 	.word	0x0801f399
 801f52c:	24000308 	.word	0x24000308

0801f530 <__fp_lock_all>:
 801f530:	b508      	push	{r3, lr}
 801f532:	f7ff ff87 	bl	801f444 <__sfp_lock_acquire>
 801f536:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801f53a:	4a02      	ldr	r2, [pc, #8]	@ (801f544 <__fp_lock_all+0x14>)
 801f53c:	4902      	ldr	r1, [pc, #8]	@ (801f548 <__fp_lock_all+0x18>)
 801f53e:	2000      	movs	r0, #0
 801f540:	f000 b812 	b.w	801f568 <_fwalk_sglue>
 801f544:	24000034 	.word	0x24000034
 801f548:	0801f3d9 	.word	0x0801f3d9

0801f54c <__fp_unlock_all>:
 801f54c:	b508      	push	{r3, lr}
 801f54e:	4a04      	ldr	r2, [pc, #16]	@ (801f560 <__fp_unlock_all+0x14>)
 801f550:	4904      	ldr	r1, [pc, #16]	@ (801f564 <__fp_unlock_all+0x18>)
 801f552:	2000      	movs	r0, #0
 801f554:	f000 f808 	bl	801f568 <_fwalk_sglue>
 801f558:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801f55c:	f7ff bf78 	b.w	801f450 <__sfp_lock_release>
 801f560:	24000034 	.word	0x24000034
 801f564:	0801f3f1 	.word	0x0801f3f1

0801f568 <_fwalk_sglue>:
 801f568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f56c:	4607      	mov	r7, r0
 801f56e:	4688      	mov	r8, r1
 801f570:	4614      	mov	r4, r2
 801f572:	2600      	movs	r6, #0
 801f574:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801f578:	f1b9 0901 	subs.w	r9, r9, #1
 801f57c:	d505      	bpl.n	801f58a <_fwalk_sglue+0x22>
 801f57e:	6824      	ldr	r4, [r4, #0]
 801f580:	2c00      	cmp	r4, #0
 801f582:	d1f7      	bne.n	801f574 <_fwalk_sglue+0xc>
 801f584:	4630      	mov	r0, r6
 801f586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f58a:	89ab      	ldrh	r3, [r5, #12]
 801f58c:	2b01      	cmp	r3, #1
 801f58e:	d907      	bls.n	801f5a0 <_fwalk_sglue+0x38>
 801f590:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801f594:	3301      	adds	r3, #1
 801f596:	d003      	beq.n	801f5a0 <_fwalk_sglue+0x38>
 801f598:	4629      	mov	r1, r5
 801f59a:	4638      	mov	r0, r7
 801f59c:	47c0      	blx	r8
 801f59e:	4306      	orrs	r6, r0
 801f5a0:	3568      	adds	r5, #104	@ 0x68
 801f5a2:	e7e9      	b.n	801f578 <_fwalk_sglue+0x10>

0801f5a4 <__sread>:
 801f5a4:	b510      	push	{r4, lr}
 801f5a6:	460c      	mov	r4, r1
 801f5a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f5ac:	f000 f8d8 	bl	801f760 <_read_r>
 801f5b0:	2800      	cmp	r0, #0
 801f5b2:	bfab      	itete	ge
 801f5b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801f5b6:	89a3      	ldrhlt	r3, [r4, #12]
 801f5b8:	181b      	addge	r3, r3, r0
 801f5ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801f5be:	bfac      	ite	ge
 801f5c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801f5c2:	81a3      	strhlt	r3, [r4, #12]
 801f5c4:	bd10      	pop	{r4, pc}

0801f5c6 <__seofread>:
 801f5c6:	2000      	movs	r0, #0
 801f5c8:	4770      	bx	lr

0801f5ca <__swrite>:
 801f5ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f5ce:	461f      	mov	r7, r3
 801f5d0:	898b      	ldrh	r3, [r1, #12]
 801f5d2:	05db      	lsls	r3, r3, #23
 801f5d4:	4605      	mov	r5, r0
 801f5d6:	460c      	mov	r4, r1
 801f5d8:	4616      	mov	r6, r2
 801f5da:	d505      	bpl.n	801f5e8 <__swrite+0x1e>
 801f5dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f5e0:	2302      	movs	r3, #2
 801f5e2:	2200      	movs	r2, #0
 801f5e4:	f000 f8aa 	bl	801f73c <_lseek_r>
 801f5e8:	89a3      	ldrh	r3, [r4, #12]
 801f5ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f5ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801f5f2:	81a3      	strh	r3, [r4, #12]
 801f5f4:	4632      	mov	r2, r6
 801f5f6:	463b      	mov	r3, r7
 801f5f8:	4628      	mov	r0, r5
 801f5fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f5fe:	f000 b8c1 	b.w	801f784 <_write_r>

0801f602 <__sseek>:
 801f602:	b510      	push	{r4, lr}
 801f604:	460c      	mov	r4, r1
 801f606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f60a:	f000 f897 	bl	801f73c <_lseek_r>
 801f60e:	1c43      	adds	r3, r0, #1
 801f610:	89a3      	ldrh	r3, [r4, #12]
 801f612:	bf15      	itete	ne
 801f614:	6560      	strne	r0, [r4, #84]	@ 0x54
 801f616:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801f61a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801f61e:	81a3      	strheq	r3, [r4, #12]
 801f620:	bf18      	it	ne
 801f622:	81a3      	strhne	r3, [r4, #12]
 801f624:	bd10      	pop	{r4, pc}

0801f626 <__sclose>:
 801f626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f62a:	f000 b819 	b.w	801f660 <_close_r>

0801f62e <memcmp>:
 801f62e:	b510      	push	{r4, lr}
 801f630:	3901      	subs	r1, #1
 801f632:	4402      	add	r2, r0
 801f634:	4290      	cmp	r0, r2
 801f636:	d101      	bne.n	801f63c <memcmp+0xe>
 801f638:	2000      	movs	r0, #0
 801f63a:	e005      	b.n	801f648 <memcmp+0x1a>
 801f63c:	7803      	ldrb	r3, [r0, #0]
 801f63e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f642:	42a3      	cmp	r3, r4
 801f644:	d001      	beq.n	801f64a <memcmp+0x1c>
 801f646:	1b18      	subs	r0, r3, r4
 801f648:	bd10      	pop	{r4, pc}
 801f64a:	3001      	adds	r0, #1
 801f64c:	e7f2      	b.n	801f634 <memcmp+0x6>

0801f64e <memset>:
 801f64e:	4402      	add	r2, r0
 801f650:	4603      	mov	r3, r0
 801f652:	4293      	cmp	r3, r2
 801f654:	d100      	bne.n	801f658 <memset+0xa>
 801f656:	4770      	bx	lr
 801f658:	f803 1b01 	strb.w	r1, [r3], #1
 801f65c:	e7f9      	b.n	801f652 <memset+0x4>
	...

0801f660 <_close_r>:
 801f660:	b538      	push	{r3, r4, r5, lr}
 801f662:	4d06      	ldr	r5, [pc, #24]	@ (801f67c <_close_r+0x1c>)
 801f664:	2300      	movs	r3, #0
 801f666:	4604      	mov	r4, r0
 801f668:	4608      	mov	r0, r1
 801f66a:	602b      	str	r3, [r5, #0]
 801f66c:	f7e3 fa73 	bl	8002b56 <_close>
 801f670:	1c43      	adds	r3, r0, #1
 801f672:	d102      	bne.n	801f67a <_close_r+0x1a>
 801f674:	682b      	ldr	r3, [r5, #0]
 801f676:	b103      	cbz	r3, 801f67a <_close_r+0x1a>
 801f678:	6023      	str	r3, [r4, #0]
 801f67a:	bd38      	pop	{r3, r4, r5, pc}
 801f67c:	2400030c 	.word	0x2400030c

0801f680 <_reclaim_reent>:
 801f680:	4b2d      	ldr	r3, [pc, #180]	@ (801f738 <_reclaim_reent+0xb8>)
 801f682:	681b      	ldr	r3, [r3, #0]
 801f684:	4283      	cmp	r3, r0
 801f686:	b570      	push	{r4, r5, r6, lr}
 801f688:	4604      	mov	r4, r0
 801f68a:	d053      	beq.n	801f734 <_reclaim_reent+0xb4>
 801f68c:	69c3      	ldr	r3, [r0, #28]
 801f68e:	b31b      	cbz	r3, 801f6d8 <_reclaim_reent+0x58>
 801f690:	68db      	ldr	r3, [r3, #12]
 801f692:	b163      	cbz	r3, 801f6ae <_reclaim_reent+0x2e>
 801f694:	2500      	movs	r5, #0
 801f696:	69e3      	ldr	r3, [r4, #28]
 801f698:	68db      	ldr	r3, [r3, #12]
 801f69a:	5959      	ldr	r1, [r3, r5]
 801f69c:	b9b1      	cbnz	r1, 801f6cc <_reclaim_reent+0x4c>
 801f69e:	3504      	adds	r5, #4
 801f6a0:	2d80      	cmp	r5, #128	@ 0x80
 801f6a2:	d1f8      	bne.n	801f696 <_reclaim_reent+0x16>
 801f6a4:	69e3      	ldr	r3, [r4, #28]
 801f6a6:	4620      	mov	r0, r4
 801f6a8:	68d9      	ldr	r1, [r3, #12]
 801f6aa:	f000 f8b3 	bl	801f814 <_free_r>
 801f6ae:	69e3      	ldr	r3, [r4, #28]
 801f6b0:	6819      	ldr	r1, [r3, #0]
 801f6b2:	b111      	cbz	r1, 801f6ba <_reclaim_reent+0x3a>
 801f6b4:	4620      	mov	r0, r4
 801f6b6:	f000 f8ad 	bl	801f814 <_free_r>
 801f6ba:	69e3      	ldr	r3, [r4, #28]
 801f6bc:	689d      	ldr	r5, [r3, #8]
 801f6be:	b15d      	cbz	r5, 801f6d8 <_reclaim_reent+0x58>
 801f6c0:	4629      	mov	r1, r5
 801f6c2:	4620      	mov	r0, r4
 801f6c4:	682d      	ldr	r5, [r5, #0]
 801f6c6:	f000 f8a5 	bl	801f814 <_free_r>
 801f6ca:	e7f8      	b.n	801f6be <_reclaim_reent+0x3e>
 801f6cc:	680e      	ldr	r6, [r1, #0]
 801f6ce:	4620      	mov	r0, r4
 801f6d0:	f000 f8a0 	bl	801f814 <_free_r>
 801f6d4:	4631      	mov	r1, r6
 801f6d6:	e7e1      	b.n	801f69c <_reclaim_reent+0x1c>
 801f6d8:	6961      	ldr	r1, [r4, #20]
 801f6da:	b111      	cbz	r1, 801f6e2 <_reclaim_reent+0x62>
 801f6dc:	4620      	mov	r0, r4
 801f6de:	f000 f899 	bl	801f814 <_free_r>
 801f6e2:	69e1      	ldr	r1, [r4, #28]
 801f6e4:	b111      	cbz	r1, 801f6ec <_reclaim_reent+0x6c>
 801f6e6:	4620      	mov	r0, r4
 801f6e8:	f000 f894 	bl	801f814 <_free_r>
 801f6ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801f6ee:	b111      	cbz	r1, 801f6f6 <_reclaim_reent+0x76>
 801f6f0:	4620      	mov	r0, r4
 801f6f2:	f000 f88f 	bl	801f814 <_free_r>
 801f6f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f6f8:	b111      	cbz	r1, 801f700 <_reclaim_reent+0x80>
 801f6fa:	4620      	mov	r0, r4
 801f6fc:	f000 f88a 	bl	801f814 <_free_r>
 801f700:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801f702:	b111      	cbz	r1, 801f70a <_reclaim_reent+0x8a>
 801f704:	4620      	mov	r0, r4
 801f706:	f000 f885 	bl	801f814 <_free_r>
 801f70a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801f70c:	b111      	cbz	r1, 801f714 <_reclaim_reent+0x94>
 801f70e:	4620      	mov	r0, r4
 801f710:	f000 f880 	bl	801f814 <_free_r>
 801f714:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801f716:	b111      	cbz	r1, 801f71e <_reclaim_reent+0x9e>
 801f718:	4620      	mov	r0, r4
 801f71a:	f000 f87b 	bl	801f814 <_free_r>
 801f71e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801f720:	b111      	cbz	r1, 801f728 <_reclaim_reent+0xa8>
 801f722:	4620      	mov	r0, r4
 801f724:	f000 f876 	bl	801f814 <_free_r>
 801f728:	6a23      	ldr	r3, [r4, #32]
 801f72a:	b11b      	cbz	r3, 801f734 <_reclaim_reent+0xb4>
 801f72c:	4620      	mov	r0, r4
 801f72e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801f732:	4718      	bx	r3
 801f734:	bd70      	pop	{r4, r5, r6, pc}
 801f736:	bf00      	nop
 801f738:	24000040 	.word	0x24000040

0801f73c <_lseek_r>:
 801f73c:	b538      	push	{r3, r4, r5, lr}
 801f73e:	4d07      	ldr	r5, [pc, #28]	@ (801f75c <_lseek_r+0x20>)
 801f740:	4604      	mov	r4, r0
 801f742:	4608      	mov	r0, r1
 801f744:	4611      	mov	r1, r2
 801f746:	2200      	movs	r2, #0
 801f748:	602a      	str	r2, [r5, #0]
 801f74a:	461a      	mov	r2, r3
 801f74c:	f7e3 fa2a 	bl	8002ba4 <_lseek>
 801f750:	1c43      	adds	r3, r0, #1
 801f752:	d102      	bne.n	801f75a <_lseek_r+0x1e>
 801f754:	682b      	ldr	r3, [r5, #0]
 801f756:	b103      	cbz	r3, 801f75a <_lseek_r+0x1e>
 801f758:	6023      	str	r3, [r4, #0]
 801f75a:	bd38      	pop	{r3, r4, r5, pc}
 801f75c:	2400030c 	.word	0x2400030c

0801f760 <_read_r>:
 801f760:	b538      	push	{r3, r4, r5, lr}
 801f762:	4d07      	ldr	r5, [pc, #28]	@ (801f780 <_read_r+0x20>)
 801f764:	4604      	mov	r4, r0
 801f766:	4608      	mov	r0, r1
 801f768:	4611      	mov	r1, r2
 801f76a:	2200      	movs	r2, #0
 801f76c:	602a      	str	r2, [r5, #0]
 801f76e:	461a      	mov	r2, r3
 801f770:	f7e3 f9b8 	bl	8002ae4 <_read>
 801f774:	1c43      	adds	r3, r0, #1
 801f776:	d102      	bne.n	801f77e <_read_r+0x1e>
 801f778:	682b      	ldr	r3, [r5, #0]
 801f77a:	b103      	cbz	r3, 801f77e <_read_r+0x1e>
 801f77c:	6023      	str	r3, [r4, #0]
 801f77e:	bd38      	pop	{r3, r4, r5, pc}
 801f780:	2400030c 	.word	0x2400030c

0801f784 <_write_r>:
 801f784:	b538      	push	{r3, r4, r5, lr}
 801f786:	4d07      	ldr	r5, [pc, #28]	@ (801f7a4 <_write_r+0x20>)
 801f788:	4604      	mov	r4, r0
 801f78a:	4608      	mov	r0, r1
 801f78c:	4611      	mov	r1, r2
 801f78e:	2200      	movs	r2, #0
 801f790:	602a      	str	r2, [r5, #0]
 801f792:	461a      	mov	r2, r3
 801f794:	f7e3 f9c3 	bl	8002b1e <_write>
 801f798:	1c43      	adds	r3, r0, #1
 801f79a:	d102      	bne.n	801f7a2 <_write_r+0x1e>
 801f79c:	682b      	ldr	r3, [r5, #0]
 801f79e:	b103      	cbz	r3, 801f7a2 <_write_r+0x1e>
 801f7a0:	6023      	str	r3, [r4, #0]
 801f7a2:	bd38      	pop	{r3, r4, r5, pc}
 801f7a4:	2400030c 	.word	0x2400030c

0801f7a8 <__errno>:
 801f7a8:	4b01      	ldr	r3, [pc, #4]	@ (801f7b0 <__errno+0x8>)
 801f7aa:	6818      	ldr	r0, [r3, #0]
 801f7ac:	4770      	bx	lr
 801f7ae:	bf00      	nop
 801f7b0:	24000040 	.word	0x24000040

0801f7b4 <__libc_init_array>:
 801f7b4:	b570      	push	{r4, r5, r6, lr}
 801f7b6:	4d0d      	ldr	r5, [pc, #52]	@ (801f7ec <__libc_init_array+0x38>)
 801f7b8:	4c0d      	ldr	r4, [pc, #52]	@ (801f7f0 <__libc_init_array+0x3c>)
 801f7ba:	1b64      	subs	r4, r4, r5
 801f7bc:	10a4      	asrs	r4, r4, #2
 801f7be:	2600      	movs	r6, #0
 801f7c0:	42a6      	cmp	r6, r4
 801f7c2:	d109      	bne.n	801f7d8 <__libc_init_array+0x24>
 801f7c4:	4d0b      	ldr	r5, [pc, #44]	@ (801f7f4 <__libc_init_array+0x40>)
 801f7c6:	4c0c      	ldr	r4, [pc, #48]	@ (801f7f8 <__libc_init_array+0x44>)
 801f7c8:	f000 fa02 	bl	801fbd0 <_init>
 801f7cc:	1b64      	subs	r4, r4, r5
 801f7ce:	10a4      	asrs	r4, r4, #2
 801f7d0:	2600      	movs	r6, #0
 801f7d2:	42a6      	cmp	r6, r4
 801f7d4:	d105      	bne.n	801f7e2 <__libc_init_array+0x2e>
 801f7d6:	bd70      	pop	{r4, r5, r6, pc}
 801f7d8:	f855 3b04 	ldr.w	r3, [r5], #4
 801f7dc:	4798      	blx	r3
 801f7de:	3601      	adds	r6, #1
 801f7e0:	e7ee      	b.n	801f7c0 <__libc_init_array+0xc>
 801f7e2:	f855 3b04 	ldr.w	r3, [r5], #4
 801f7e6:	4798      	blx	r3
 801f7e8:	3601      	adds	r6, #1
 801f7ea:	e7f2      	b.n	801f7d2 <__libc_init_array+0x1e>
 801f7ec:	0801fd54 	.word	0x0801fd54
 801f7f0:	0801fd54 	.word	0x0801fd54
 801f7f4:	0801fd54 	.word	0x0801fd54
 801f7f8:	0801fd58 	.word	0x0801fd58

0801f7fc <__retarget_lock_init>:
 801f7fc:	4770      	bx	lr

0801f7fe <__retarget_lock_init_recursive>:
 801f7fe:	4770      	bx	lr

0801f800 <__retarget_lock_close>:
 801f800:	4770      	bx	lr

0801f802 <__retarget_lock_close_recursive>:
 801f802:	4770      	bx	lr

0801f804 <__retarget_lock_acquire>:
 801f804:	4770      	bx	lr

0801f806 <__retarget_lock_acquire_recursive>:
 801f806:	4770      	bx	lr

0801f808 <__retarget_lock_try_acquire>:
 801f808:	2001      	movs	r0, #1
 801f80a:	4770      	bx	lr

0801f80c <__retarget_lock_try_acquire_recursive>:
 801f80c:	2001      	movs	r0, #1
 801f80e:	4770      	bx	lr

0801f810 <__retarget_lock_release>:
 801f810:	4770      	bx	lr

0801f812 <__retarget_lock_release_recursive>:
 801f812:	4770      	bx	lr

0801f814 <_free_r>:
 801f814:	b538      	push	{r3, r4, r5, lr}
 801f816:	4605      	mov	r5, r0
 801f818:	2900      	cmp	r1, #0
 801f81a:	d041      	beq.n	801f8a0 <_free_r+0x8c>
 801f81c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f820:	1f0c      	subs	r4, r1, #4
 801f822:	2b00      	cmp	r3, #0
 801f824:	bfb8      	it	lt
 801f826:	18e4      	addlt	r4, r4, r3
 801f828:	f000 f8e0 	bl	801f9ec <__malloc_lock>
 801f82c:	4a1d      	ldr	r2, [pc, #116]	@ (801f8a4 <_free_r+0x90>)
 801f82e:	6813      	ldr	r3, [r2, #0]
 801f830:	b933      	cbnz	r3, 801f840 <_free_r+0x2c>
 801f832:	6063      	str	r3, [r4, #4]
 801f834:	6014      	str	r4, [r2, #0]
 801f836:	4628      	mov	r0, r5
 801f838:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f83c:	f000 b8dc 	b.w	801f9f8 <__malloc_unlock>
 801f840:	42a3      	cmp	r3, r4
 801f842:	d908      	bls.n	801f856 <_free_r+0x42>
 801f844:	6820      	ldr	r0, [r4, #0]
 801f846:	1821      	adds	r1, r4, r0
 801f848:	428b      	cmp	r3, r1
 801f84a:	bf01      	itttt	eq
 801f84c:	6819      	ldreq	r1, [r3, #0]
 801f84e:	685b      	ldreq	r3, [r3, #4]
 801f850:	1809      	addeq	r1, r1, r0
 801f852:	6021      	streq	r1, [r4, #0]
 801f854:	e7ed      	b.n	801f832 <_free_r+0x1e>
 801f856:	461a      	mov	r2, r3
 801f858:	685b      	ldr	r3, [r3, #4]
 801f85a:	b10b      	cbz	r3, 801f860 <_free_r+0x4c>
 801f85c:	42a3      	cmp	r3, r4
 801f85e:	d9fa      	bls.n	801f856 <_free_r+0x42>
 801f860:	6811      	ldr	r1, [r2, #0]
 801f862:	1850      	adds	r0, r2, r1
 801f864:	42a0      	cmp	r0, r4
 801f866:	d10b      	bne.n	801f880 <_free_r+0x6c>
 801f868:	6820      	ldr	r0, [r4, #0]
 801f86a:	4401      	add	r1, r0
 801f86c:	1850      	adds	r0, r2, r1
 801f86e:	4283      	cmp	r3, r0
 801f870:	6011      	str	r1, [r2, #0]
 801f872:	d1e0      	bne.n	801f836 <_free_r+0x22>
 801f874:	6818      	ldr	r0, [r3, #0]
 801f876:	685b      	ldr	r3, [r3, #4]
 801f878:	6053      	str	r3, [r2, #4]
 801f87a:	4408      	add	r0, r1
 801f87c:	6010      	str	r0, [r2, #0]
 801f87e:	e7da      	b.n	801f836 <_free_r+0x22>
 801f880:	d902      	bls.n	801f888 <_free_r+0x74>
 801f882:	230c      	movs	r3, #12
 801f884:	602b      	str	r3, [r5, #0]
 801f886:	e7d6      	b.n	801f836 <_free_r+0x22>
 801f888:	6820      	ldr	r0, [r4, #0]
 801f88a:	1821      	adds	r1, r4, r0
 801f88c:	428b      	cmp	r3, r1
 801f88e:	bf04      	itt	eq
 801f890:	6819      	ldreq	r1, [r3, #0]
 801f892:	685b      	ldreq	r3, [r3, #4]
 801f894:	6063      	str	r3, [r4, #4]
 801f896:	bf04      	itt	eq
 801f898:	1809      	addeq	r1, r1, r0
 801f89a:	6021      	streq	r1, [r4, #0]
 801f89c:	6054      	str	r4, [r2, #4]
 801f89e:	e7ca      	b.n	801f836 <_free_r+0x22>
 801f8a0:	bd38      	pop	{r3, r4, r5, pc}
 801f8a2:	bf00      	nop
 801f8a4:	2400031c 	.word	0x2400031c

0801f8a8 <sbrk_aligned>:
 801f8a8:	b570      	push	{r4, r5, r6, lr}
 801f8aa:	4e0f      	ldr	r6, [pc, #60]	@ (801f8e8 <sbrk_aligned+0x40>)
 801f8ac:	460c      	mov	r4, r1
 801f8ae:	6831      	ldr	r1, [r6, #0]
 801f8b0:	4605      	mov	r5, r0
 801f8b2:	b911      	cbnz	r1, 801f8ba <sbrk_aligned+0x12>
 801f8b4:	f000 f966 	bl	801fb84 <_sbrk_r>
 801f8b8:	6030      	str	r0, [r6, #0]
 801f8ba:	4621      	mov	r1, r4
 801f8bc:	4628      	mov	r0, r5
 801f8be:	f000 f961 	bl	801fb84 <_sbrk_r>
 801f8c2:	1c43      	adds	r3, r0, #1
 801f8c4:	d103      	bne.n	801f8ce <sbrk_aligned+0x26>
 801f8c6:	f04f 34ff 	mov.w	r4, #4294967295
 801f8ca:	4620      	mov	r0, r4
 801f8cc:	bd70      	pop	{r4, r5, r6, pc}
 801f8ce:	1cc4      	adds	r4, r0, #3
 801f8d0:	f024 0403 	bic.w	r4, r4, #3
 801f8d4:	42a0      	cmp	r0, r4
 801f8d6:	d0f8      	beq.n	801f8ca <sbrk_aligned+0x22>
 801f8d8:	1a21      	subs	r1, r4, r0
 801f8da:	4628      	mov	r0, r5
 801f8dc:	f000 f952 	bl	801fb84 <_sbrk_r>
 801f8e0:	3001      	adds	r0, #1
 801f8e2:	d1f2      	bne.n	801f8ca <sbrk_aligned+0x22>
 801f8e4:	e7ef      	b.n	801f8c6 <sbrk_aligned+0x1e>
 801f8e6:	bf00      	nop
 801f8e8:	24000318 	.word	0x24000318

0801f8ec <_malloc_r>:
 801f8ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f8f0:	1ccd      	adds	r5, r1, #3
 801f8f2:	f025 0503 	bic.w	r5, r5, #3
 801f8f6:	3508      	adds	r5, #8
 801f8f8:	2d0c      	cmp	r5, #12
 801f8fa:	bf38      	it	cc
 801f8fc:	250c      	movcc	r5, #12
 801f8fe:	2d00      	cmp	r5, #0
 801f900:	4606      	mov	r6, r0
 801f902:	db01      	blt.n	801f908 <_malloc_r+0x1c>
 801f904:	42a9      	cmp	r1, r5
 801f906:	d904      	bls.n	801f912 <_malloc_r+0x26>
 801f908:	230c      	movs	r3, #12
 801f90a:	6033      	str	r3, [r6, #0]
 801f90c:	2000      	movs	r0, #0
 801f90e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f912:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801f9e8 <_malloc_r+0xfc>
 801f916:	f000 f869 	bl	801f9ec <__malloc_lock>
 801f91a:	f8d8 3000 	ldr.w	r3, [r8]
 801f91e:	461c      	mov	r4, r3
 801f920:	bb44      	cbnz	r4, 801f974 <_malloc_r+0x88>
 801f922:	4629      	mov	r1, r5
 801f924:	4630      	mov	r0, r6
 801f926:	f7ff ffbf 	bl	801f8a8 <sbrk_aligned>
 801f92a:	1c43      	adds	r3, r0, #1
 801f92c:	4604      	mov	r4, r0
 801f92e:	d158      	bne.n	801f9e2 <_malloc_r+0xf6>
 801f930:	f8d8 4000 	ldr.w	r4, [r8]
 801f934:	4627      	mov	r7, r4
 801f936:	2f00      	cmp	r7, #0
 801f938:	d143      	bne.n	801f9c2 <_malloc_r+0xd6>
 801f93a:	2c00      	cmp	r4, #0
 801f93c:	d04b      	beq.n	801f9d6 <_malloc_r+0xea>
 801f93e:	6823      	ldr	r3, [r4, #0]
 801f940:	4639      	mov	r1, r7
 801f942:	4630      	mov	r0, r6
 801f944:	eb04 0903 	add.w	r9, r4, r3
 801f948:	f000 f91c 	bl	801fb84 <_sbrk_r>
 801f94c:	4581      	cmp	r9, r0
 801f94e:	d142      	bne.n	801f9d6 <_malloc_r+0xea>
 801f950:	6821      	ldr	r1, [r4, #0]
 801f952:	1a6d      	subs	r5, r5, r1
 801f954:	4629      	mov	r1, r5
 801f956:	4630      	mov	r0, r6
 801f958:	f7ff ffa6 	bl	801f8a8 <sbrk_aligned>
 801f95c:	3001      	adds	r0, #1
 801f95e:	d03a      	beq.n	801f9d6 <_malloc_r+0xea>
 801f960:	6823      	ldr	r3, [r4, #0]
 801f962:	442b      	add	r3, r5
 801f964:	6023      	str	r3, [r4, #0]
 801f966:	f8d8 3000 	ldr.w	r3, [r8]
 801f96a:	685a      	ldr	r2, [r3, #4]
 801f96c:	bb62      	cbnz	r2, 801f9c8 <_malloc_r+0xdc>
 801f96e:	f8c8 7000 	str.w	r7, [r8]
 801f972:	e00f      	b.n	801f994 <_malloc_r+0xa8>
 801f974:	6822      	ldr	r2, [r4, #0]
 801f976:	1b52      	subs	r2, r2, r5
 801f978:	d420      	bmi.n	801f9bc <_malloc_r+0xd0>
 801f97a:	2a0b      	cmp	r2, #11
 801f97c:	d917      	bls.n	801f9ae <_malloc_r+0xc2>
 801f97e:	1961      	adds	r1, r4, r5
 801f980:	42a3      	cmp	r3, r4
 801f982:	6025      	str	r5, [r4, #0]
 801f984:	bf18      	it	ne
 801f986:	6059      	strne	r1, [r3, #4]
 801f988:	6863      	ldr	r3, [r4, #4]
 801f98a:	bf08      	it	eq
 801f98c:	f8c8 1000 	streq.w	r1, [r8]
 801f990:	5162      	str	r2, [r4, r5]
 801f992:	604b      	str	r3, [r1, #4]
 801f994:	4630      	mov	r0, r6
 801f996:	f000 f82f 	bl	801f9f8 <__malloc_unlock>
 801f99a:	f104 000b 	add.w	r0, r4, #11
 801f99e:	1d23      	adds	r3, r4, #4
 801f9a0:	f020 0007 	bic.w	r0, r0, #7
 801f9a4:	1ac2      	subs	r2, r0, r3
 801f9a6:	bf1c      	itt	ne
 801f9a8:	1a1b      	subne	r3, r3, r0
 801f9aa:	50a3      	strne	r3, [r4, r2]
 801f9ac:	e7af      	b.n	801f90e <_malloc_r+0x22>
 801f9ae:	6862      	ldr	r2, [r4, #4]
 801f9b0:	42a3      	cmp	r3, r4
 801f9b2:	bf0c      	ite	eq
 801f9b4:	f8c8 2000 	streq.w	r2, [r8]
 801f9b8:	605a      	strne	r2, [r3, #4]
 801f9ba:	e7eb      	b.n	801f994 <_malloc_r+0xa8>
 801f9bc:	4623      	mov	r3, r4
 801f9be:	6864      	ldr	r4, [r4, #4]
 801f9c0:	e7ae      	b.n	801f920 <_malloc_r+0x34>
 801f9c2:	463c      	mov	r4, r7
 801f9c4:	687f      	ldr	r7, [r7, #4]
 801f9c6:	e7b6      	b.n	801f936 <_malloc_r+0x4a>
 801f9c8:	461a      	mov	r2, r3
 801f9ca:	685b      	ldr	r3, [r3, #4]
 801f9cc:	42a3      	cmp	r3, r4
 801f9ce:	d1fb      	bne.n	801f9c8 <_malloc_r+0xdc>
 801f9d0:	2300      	movs	r3, #0
 801f9d2:	6053      	str	r3, [r2, #4]
 801f9d4:	e7de      	b.n	801f994 <_malloc_r+0xa8>
 801f9d6:	230c      	movs	r3, #12
 801f9d8:	6033      	str	r3, [r6, #0]
 801f9da:	4630      	mov	r0, r6
 801f9dc:	f000 f80c 	bl	801f9f8 <__malloc_unlock>
 801f9e0:	e794      	b.n	801f90c <_malloc_r+0x20>
 801f9e2:	6005      	str	r5, [r0, #0]
 801f9e4:	e7d6      	b.n	801f994 <_malloc_r+0xa8>
 801f9e6:	bf00      	nop
 801f9e8:	2400031c 	.word	0x2400031c

0801f9ec <__malloc_lock>:
 801f9ec:	4801      	ldr	r0, [pc, #4]	@ (801f9f4 <__malloc_lock+0x8>)
 801f9ee:	f7ff bf0a 	b.w	801f806 <__retarget_lock_acquire_recursive>
 801f9f2:	bf00      	nop
 801f9f4:	24000314 	.word	0x24000314

0801f9f8 <__malloc_unlock>:
 801f9f8:	4801      	ldr	r0, [pc, #4]	@ (801fa00 <__malloc_unlock+0x8>)
 801f9fa:	f7ff bf0a 	b.w	801f812 <__retarget_lock_release_recursive>
 801f9fe:	bf00      	nop
 801fa00:	24000314 	.word	0x24000314

0801fa04 <__sflush_r>:
 801fa04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801fa08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fa0c:	0716      	lsls	r6, r2, #28
 801fa0e:	4605      	mov	r5, r0
 801fa10:	460c      	mov	r4, r1
 801fa12:	d454      	bmi.n	801fabe <__sflush_r+0xba>
 801fa14:	684b      	ldr	r3, [r1, #4]
 801fa16:	2b00      	cmp	r3, #0
 801fa18:	dc02      	bgt.n	801fa20 <__sflush_r+0x1c>
 801fa1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801fa1c:	2b00      	cmp	r3, #0
 801fa1e:	dd48      	ble.n	801fab2 <__sflush_r+0xae>
 801fa20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801fa22:	2e00      	cmp	r6, #0
 801fa24:	d045      	beq.n	801fab2 <__sflush_r+0xae>
 801fa26:	2300      	movs	r3, #0
 801fa28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801fa2c:	682f      	ldr	r7, [r5, #0]
 801fa2e:	6a21      	ldr	r1, [r4, #32]
 801fa30:	602b      	str	r3, [r5, #0]
 801fa32:	d030      	beq.n	801fa96 <__sflush_r+0x92>
 801fa34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801fa36:	89a3      	ldrh	r3, [r4, #12]
 801fa38:	0759      	lsls	r1, r3, #29
 801fa3a:	d505      	bpl.n	801fa48 <__sflush_r+0x44>
 801fa3c:	6863      	ldr	r3, [r4, #4]
 801fa3e:	1ad2      	subs	r2, r2, r3
 801fa40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801fa42:	b10b      	cbz	r3, 801fa48 <__sflush_r+0x44>
 801fa44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801fa46:	1ad2      	subs	r2, r2, r3
 801fa48:	2300      	movs	r3, #0
 801fa4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801fa4c:	6a21      	ldr	r1, [r4, #32]
 801fa4e:	4628      	mov	r0, r5
 801fa50:	47b0      	blx	r6
 801fa52:	1c43      	adds	r3, r0, #1
 801fa54:	89a3      	ldrh	r3, [r4, #12]
 801fa56:	d106      	bne.n	801fa66 <__sflush_r+0x62>
 801fa58:	6829      	ldr	r1, [r5, #0]
 801fa5a:	291d      	cmp	r1, #29
 801fa5c:	d82b      	bhi.n	801fab6 <__sflush_r+0xb2>
 801fa5e:	4a2a      	ldr	r2, [pc, #168]	@ (801fb08 <__sflush_r+0x104>)
 801fa60:	40ca      	lsrs	r2, r1
 801fa62:	07d6      	lsls	r6, r2, #31
 801fa64:	d527      	bpl.n	801fab6 <__sflush_r+0xb2>
 801fa66:	2200      	movs	r2, #0
 801fa68:	6062      	str	r2, [r4, #4]
 801fa6a:	04d9      	lsls	r1, r3, #19
 801fa6c:	6922      	ldr	r2, [r4, #16]
 801fa6e:	6022      	str	r2, [r4, #0]
 801fa70:	d504      	bpl.n	801fa7c <__sflush_r+0x78>
 801fa72:	1c42      	adds	r2, r0, #1
 801fa74:	d101      	bne.n	801fa7a <__sflush_r+0x76>
 801fa76:	682b      	ldr	r3, [r5, #0]
 801fa78:	b903      	cbnz	r3, 801fa7c <__sflush_r+0x78>
 801fa7a:	6560      	str	r0, [r4, #84]	@ 0x54
 801fa7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801fa7e:	602f      	str	r7, [r5, #0]
 801fa80:	b1b9      	cbz	r1, 801fab2 <__sflush_r+0xae>
 801fa82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801fa86:	4299      	cmp	r1, r3
 801fa88:	d002      	beq.n	801fa90 <__sflush_r+0x8c>
 801fa8a:	4628      	mov	r0, r5
 801fa8c:	f7ff fec2 	bl	801f814 <_free_r>
 801fa90:	2300      	movs	r3, #0
 801fa92:	6363      	str	r3, [r4, #52]	@ 0x34
 801fa94:	e00d      	b.n	801fab2 <__sflush_r+0xae>
 801fa96:	2301      	movs	r3, #1
 801fa98:	4628      	mov	r0, r5
 801fa9a:	47b0      	blx	r6
 801fa9c:	4602      	mov	r2, r0
 801fa9e:	1c50      	adds	r0, r2, #1
 801faa0:	d1c9      	bne.n	801fa36 <__sflush_r+0x32>
 801faa2:	682b      	ldr	r3, [r5, #0]
 801faa4:	2b00      	cmp	r3, #0
 801faa6:	d0c6      	beq.n	801fa36 <__sflush_r+0x32>
 801faa8:	2b1d      	cmp	r3, #29
 801faaa:	d001      	beq.n	801fab0 <__sflush_r+0xac>
 801faac:	2b16      	cmp	r3, #22
 801faae:	d11e      	bne.n	801faee <__sflush_r+0xea>
 801fab0:	602f      	str	r7, [r5, #0]
 801fab2:	2000      	movs	r0, #0
 801fab4:	e022      	b.n	801fafc <__sflush_r+0xf8>
 801fab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801faba:	b21b      	sxth	r3, r3
 801fabc:	e01b      	b.n	801faf6 <__sflush_r+0xf2>
 801fabe:	690f      	ldr	r7, [r1, #16]
 801fac0:	2f00      	cmp	r7, #0
 801fac2:	d0f6      	beq.n	801fab2 <__sflush_r+0xae>
 801fac4:	0793      	lsls	r3, r2, #30
 801fac6:	680e      	ldr	r6, [r1, #0]
 801fac8:	bf08      	it	eq
 801faca:	694b      	ldreq	r3, [r1, #20]
 801facc:	600f      	str	r7, [r1, #0]
 801face:	bf18      	it	ne
 801fad0:	2300      	movne	r3, #0
 801fad2:	eba6 0807 	sub.w	r8, r6, r7
 801fad6:	608b      	str	r3, [r1, #8]
 801fad8:	f1b8 0f00 	cmp.w	r8, #0
 801fadc:	dde9      	ble.n	801fab2 <__sflush_r+0xae>
 801fade:	6a21      	ldr	r1, [r4, #32]
 801fae0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801fae2:	4643      	mov	r3, r8
 801fae4:	463a      	mov	r2, r7
 801fae6:	4628      	mov	r0, r5
 801fae8:	47b0      	blx	r6
 801faea:	2800      	cmp	r0, #0
 801faec:	dc08      	bgt.n	801fb00 <__sflush_r+0xfc>
 801faee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801faf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801faf6:	81a3      	strh	r3, [r4, #12]
 801faf8:	f04f 30ff 	mov.w	r0, #4294967295
 801fafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fb00:	4407      	add	r7, r0
 801fb02:	eba8 0800 	sub.w	r8, r8, r0
 801fb06:	e7e7      	b.n	801fad8 <__sflush_r+0xd4>
 801fb08:	20400001 	.word	0x20400001

0801fb0c <_fflush_r>:
 801fb0c:	b538      	push	{r3, r4, r5, lr}
 801fb0e:	690b      	ldr	r3, [r1, #16]
 801fb10:	4605      	mov	r5, r0
 801fb12:	460c      	mov	r4, r1
 801fb14:	b913      	cbnz	r3, 801fb1c <_fflush_r+0x10>
 801fb16:	2500      	movs	r5, #0
 801fb18:	4628      	mov	r0, r5
 801fb1a:	bd38      	pop	{r3, r4, r5, pc}
 801fb1c:	b118      	cbz	r0, 801fb26 <_fflush_r+0x1a>
 801fb1e:	6a03      	ldr	r3, [r0, #32]
 801fb20:	b90b      	cbnz	r3, 801fb26 <_fflush_r+0x1a>
 801fb22:	f7ff fced 	bl	801f500 <__sinit>
 801fb26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801fb2a:	2b00      	cmp	r3, #0
 801fb2c:	d0f3      	beq.n	801fb16 <_fflush_r+0xa>
 801fb2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801fb30:	07d0      	lsls	r0, r2, #31
 801fb32:	d404      	bmi.n	801fb3e <_fflush_r+0x32>
 801fb34:	0599      	lsls	r1, r3, #22
 801fb36:	d402      	bmi.n	801fb3e <_fflush_r+0x32>
 801fb38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801fb3a:	f7ff fe64 	bl	801f806 <__retarget_lock_acquire_recursive>
 801fb3e:	4628      	mov	r0, r5
 801fb40:	4621      	mov	r1, r4
 801fb42:	f7ff ff5f 	bl	801fa04 <__sflush_r>
 801fb46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801fb48:	07da      	lsls	r2, r3, #31
 801fb4a:	4605      	mov	r5, r0
 801fb4c:	d4e4      	bmi.n	801fb18 <_fflush_r+0xc>
 801fb4e:	89a3      	ldrh	r3, [r4, #12]
 801fb50:	059b      	lsls	r3, r3, #22
 801fb52:	d4e1      	bmi.n	801fb18 <_fflush_r+0xc>
 801fb54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801fb56:	f7ff fe5c 	bl	801f812 <__retarget_lock_release_recursive>
 801fb5a:	e7dd      	b.n	801fb18 <_fflush_r+0xc>

0801fb5c <fflush>:
 801fb5c:	4601      	mov	r1, r0
 801fb5e:	b920      	cbnz	r0, 801fb6a <fflush+0xe>
 801fb60:	4a04      	ldr	r2, [pc, #16]	@ (801fb74 <fflush+0x18>)
 801fb62:	4905      	ldr	r1, [pc, #20]	@ (801fb78 <fflush+0x1c>)
 801fb64:	4805      	ldr	r0, [pc, #20]	@ (801fb7c <fflush+0x20>)
 801fb66:	f7ff bcff 	b.w	801f568 <_fwalk_sglue>
 801fb6a:	4b05      	ldr	r3, [pc, #20]	@ (801fb80 <fflush+0x24>)
 801fb6c:	6818      	ldr	r0, [r3, #0]
 801fb6e:	f7ff bfcd 	b.w	801fb0c <_fflush_r>
 801fb72:	bf00      	nop
 801fb74:	24000034 	.word	0x24000034
 801fb78:	0801fb0d 	.word	0x0801fb0d
 801fb7c:	24000044 	.word	0x24000044
 801fb80:	24000040 	.word	0x24000040

0801fb84 <_sbrk_r>:
 801fb84:	b538      	push	{r3, r4, r5, lr}
 801fb86:	4d06      	ldr	r5, [pc, #24]	@ (801fba0 <_sbrk_r+0x1c>)
 801fb88:	2300      	movs	r3, #0
 801fb8a:	4604      	mov	r4, r0
 801fb8c:	4608      	mov	r0, r1
 801fb8e:	602b      	str	r3, [r5, #0]
 801fb90:	f7e3 f88a 	bl	8002ca8 <_sbrk>
 801fb94:	1c43      	adds	r3, r0, #1
 801fb96:	d102      	bne.n	801fb9e <_sbrk_r+0x1a>
 801fb98:	682b      	ldr	r3, [r5, #0]
 801fb9a:	b103      	cbz	r3, 801fb9e <_sbrk_r+0x1a>
 801fb9c:	6023      	str	r3, [r4, #0]
 801fb9e:	bd38      	pop	{r3, r4, r5, pc}
 801fba0:	2400030c 	.word	0x2400030c

0801fba4 <__EH_FRAME_BEGIN__>:
 801fba4:	00000010 00000000 00527a01 010e7c02     .........zR..|..
 801fbb4:	000d0c1b 00000010 00000018 fffe07a8     ................
 801fbc4:	00000010 00000000                       ........

0801fbcc <__FRAME_END__>:
 801fbcc:	00000000                                ....

0801fbd0 <_init>:
 801fbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fbd2:	bf00      	nop
 801fbd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fbd6:	bc08      	pop	{r3}
 801fbd8:	469e      	mov	lr, r3
 801fbda:	4770      	bx	lr

0801fbdc <_fini>:
 801fbdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fbde:	bf00      	nop
 801fbe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fbe2:	bc08      	pop	{r3}
 801fbe4:	469e      	mov	lr, r3
 801fbe6:	4770      	bx	lr
