{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728325449492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728325449492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:24:09 2024 " "Processing started: Mon Oct 07 14:24:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728325449492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325449492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325449492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728325450180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728325450180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325463228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325463228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325463228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325463228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325463244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325463244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_decoder " "Found entity 1: regfile_decoder" {  } { { "regfile_decoder.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325463244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325463244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tristate " "Found entity 1: regfile_tristate" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325463244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325463244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/register_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728325463244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325463244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728325463291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_decoder regfile_decoder:write_decoder " "Elaborating entity \"regfile_decoder\" for hierarchy \"regfile_decoder:write_decoder\"" {  } { { "regfile.v" "write_decoder" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325463291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:reg_block\[1\].reg_inst " "Elaborating entity \"register_32\" for hierarchy \"register_32:reg_block\[1\].reg_inst\"" {  } { { "regfile.v" "reg_block\[1\].reg_inst" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325463322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref register_32:reg_block\[1\].reg_inst\|dffe_ref:gen_dffe\[0\].dffe_inst " "Elaborating entity \"dffe_ref\" for hierarchy \"register_32:reg_block\[1\].reg_inst\|dffe_ref:gen_dffe\[0\].dffe_inst\"" {  } { { "register_32.v" "gen_dffe\[0\].dffe_inst" { Text "C:/Users/jh730/Documents/ECE_550/Project3/register_32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325463322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_tristate regfile_tristate:read_buf_A " "Elaborating entity \"regfile_tristate\" for hierarchy \"regfile_tristate:read_buf_A\"" {  } { { "regfile.v" "read_buf_A" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325463525 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[0\].buf_inst data_readRegA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[0\].buf_inst\" to the node \"data_readRegA\[0\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[1\].buf_inst data_readRegA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[1\].buf_inst\" to the node \"data_readRegA\[1\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[2\].buf_inst data_readRegA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[2\].buf_inst\" to the node \"data_readRegA\[2\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[3\].buf_inst data_readRegA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[3\].buf_inst\" to the node \"data_readRegA\[3\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[4\].buf_inst data_readRegA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[4\].buf_inst\" to the node \"data_readRegA\[4\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[5\].buf_inst data_readRegA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[5\].buf_inst\" to the node \"data_readRegA\[5\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[6\].buf_inst data_readRegA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[6\].buf_inst\" to the node \"data_readRegA\[6\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[7\].buf_inst data_readRegA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[7\].buf_inst\" to the node \"data_readRegA\[7\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[8\].buf_inst data_readRegA\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[8\].buf_inst\" to the node \"data_readRegA\[8\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[9\].buf_inst data_readRegA\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[9\].buf_inst\" to the node \"data_readRegA\[9\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[10\].buf_inst data_readRegA\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[10\].buf_inst\" to the node \"data_readRegA\[10\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[11\].buf_inst data_readRegA\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[11\].buf_inst\" to the node \"data_readRegA\[11\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[12\].buf_inst data_readRegA\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[12\].buf_inst\" to the node \"data_readRegA\[12\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[13\].buf_inst data_readRegA\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[13\].buf_inst\" to the node \"data_readRegA\[13\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[14\].buf_inst data_readRegA\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[14\].buf_inst\" to the node \"data_readRegA\[14\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[15\].buf_inst data_readRegA\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[15\].buf_inst\" to the node \"data_readRegA\[15\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[16\].buf_inst data_readRegA\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[16\].buf_inst\" to the node \"data_readRegA\[16\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[17\].buf_inst data_readRegA\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[17\].buf_inst\" to the node \"data_readRegA\[17\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[18\].buf_inst data_readRegA\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[18\].buf_inst\" to the node \"data_readRegA\[18\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[19\].buf_inst data_readRegA\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[19\].buf_inst\" to the node \"data_readRegA\[19\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[20\].buf_inst data_readRegA\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[20\].buf_inst\" to the node \"data_readRegA\[20\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[21\].buf_inst data_readRegA\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[21\].buf_inst\" to the node \"data_readRegA\[21\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[22\].buf_inst data_readRegA\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[22\].buf_inst\" to the node \"data_readRegA\[22\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[23\].buf_inst data_readRegA\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[23\].buf_inst\" to the node \"data_readRegA\[23\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[24\].buf_inst data_readRegA\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[24\].buf_inst\" to the node \"data_readRegA\[24\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[25\].buf_inst data_readRegA\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[25\].buf_inst\" to the node \"data_readRegA\[25\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[26\].buf_inst data_readRegA\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[26\].buf_inst\" to the node \"data_readRegA\[26\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[27\].buf_inst data_readRegA\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[27\].buf_inst\" to the node \"data_readRegA\[27\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[28\].buf_inst data_readRegA\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[28\].buf_inst\" to the node \"data_readRegA\[28\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[29\].buf_inst data_readRegA\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[29\].buf_inst\" to the node \"data_readRegA\[29\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[30\].buf_inst data_readRegA\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[30\].buf_inst\" to the node \"data_readRegA\[30\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_A\|tri_state_buffer\[31\].buf_inst data_readRegA\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_A\|tri_state_buffer\[31\].buf_inst\" to the node \"data_readRegA\[31\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[0\].buf_inst data_readRegB\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[0\].buf_inst\" to the node \"data_readRegB\[0\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[1\].buf_inst data_readRegB\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[1\].buf_inst\" to the node \"data_readRegB\[1\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[2\].buf_inst data_readRegB\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[2\].buf_inst\" to the node \"data_readRegB\[2\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[3\].buf_inst data_readRegB\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[3\].buf_inst\" to the node \"data_readRegB\[3\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[4\].buf_inst data_readRegB\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[4\].buf_inst\" to the node \"data_readRegB\[4\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[5\].buf_inst data_readRegB\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[5\].buf_inst\" to the node \"data_readRegB\[5\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[6\].buf_inst data_readRegB\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[6\].buf_inst\" to the node \"data_readRegB\[6\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[7\].buf_inst data_readRegB\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[7\].buf_inst\" to the node \"data_readRegB\[7\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[8\].buf_inst data_readRegB\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[8\].buf_inst\" to the node \"data_readRegB\[8\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[9\].buf_inst data_readRegB\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[9\].buf_inst\" to the node \"data_readRegB\[9\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[10\].buf_inst data_readRegB\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[10\].buf_inst\" to the node \"data_readRegB\[10\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[11\].buf_inst data_readRegB\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[11\].buf_inst\" to the node \"data_readRegB\[11\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[12\].buf_inst data_readRegB\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[12\].buf_inst\" to the node \"data_readRegB\[12\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[13\].buf_inst data_readRegB\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[13\].buf_inst\" to the node \"data_readRegB\[13\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[14\].buf_inst data_readRegB\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[14\].buf_inst\" to the node \"data_readRegB\[14\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[15\].buf_inst data_readRegB\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[15\].buf_inst\" to the node \"data_readRegB\[15\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[16\].buf_inst data_readRegB\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[16\].buf_inst\" to the node \"data_readRegB\[16\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[17\].buf_inst data_readRegB\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[17\].buf_inst\" to the node \"data_readRegB\[17\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[18\].buf_inst data_readRegB\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[18\].buf_inst\" to the node \"data_readRegB\[18\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[19\].buf_inst data_readRegB\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[19\].buf_inst\" to the node \"data_readRegB\[19\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[20\].buf_inst data_readRegB\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[20\].buf_inst\" to the node \"data_readRegB\[20\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[21\].buf_inst data_readRegB\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[21\].buf_inst\" to the node \"data_readRegB\[21\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[22\].buf_inst data_readRegB\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[22\].buf_inst\" to the node \"data_readRegB\[22\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[23\].buf_inst data_readRegB\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[23\].buf_inst\" to the node \"data_readRegB\[23\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[24\].buf_inst data_readRegB\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[24\].buf_inst\" to the node \"data_readRegB\[24\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[25\].buf_inst data_readRegB\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[25\].buf_inst\" to the node \"data_readRegB\[25\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[26\].buf_inst data_readRegB\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[26\].buf_inst\" to the node \"data_readRegB\[26\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[27\].buf_inst data_readRegB\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[27\].buf_inst\" to the node \"data_readRegB\[27\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[28\].buf_inst data_readRegB\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[28\].buf_inst\" to the node \"data_readRegB\[28\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[29\].buf_inst data_readRegB\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[29\].buf_inst\" to the node \"data_readRegB\[29\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[30\].buf_inst data_readRegB\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[30\].buf_inst\" to the node \"data_readRegB\[30\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "regfile_tristate:read_buf_B\|tri_state_buffer\[31\].buf_inst data_readRegB\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"regfile_tristate:read_buf_B\|tri_state_buffer\[31\].buf_inst\" to the node \"data_readRegB\[31\]\" into a wire" {  } { { "regfile_tristate.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile_tristate.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1728325464900 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1728325464900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728325465369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728325467650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728325467650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2435 " "Implemented 2435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728325467885 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728325467885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2321 " "Implemented 2321 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728325467885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728325467885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728325467932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:24:27 2024 " "Processing ended: Mon Oct 07 14:24:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728325467932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728325467932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728325467932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728325467932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1728325469979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728325469994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:24:29 2024 " "Processing started: Mon Oct 07 14:24:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728325469994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728325469994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off register -c register " "Command: quartus_fit --read_settings_files=off --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728325469994 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728325470307 ""}
{ "Info" "0" "" "Project  = register" {  } {  } 0 0 "Project  = register" 0 0 "Fitter" 0 0 1728325470307 ""}
{ "Info" "0" "" "Revision = register" {  } {  } 0 0 "Revision = register" 0 0 "Fitter" 0 0 1728325470307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1728325470416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1728325470416 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "register EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"register\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728325470432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728325470526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728325470526 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728325470995 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728325470995 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1728325471198 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1728325471198 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jh730/Documents/ECE_550/Project3/" { { 0 { 0 ""} 0 3655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728325471213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jh730/Documents/ECE_550/Project3/" { { 0 { 0 ""} 0 3657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728325471213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jh730/Documents/ECE_550/Project3/" { { 0 { 0 ""} 0 3659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728325471213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jh730/Documents/ECE_550/Project3/" { { 0 { 0 ""} 0 3661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728325471213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jh730/Documents/ECE_550/Project3/" { { 0 { 0 ""} 0 3663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1728325471213 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1728325471213 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728325471213 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1728325472635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "register.sdc " "Synopsys Design Constraints File file not found: 'register.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1728325473042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728325473042 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1728325473057 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1728325473057 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1728325473057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728325473339 ""}  } { { "regfile.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jh730/Documents/ECE_550/Project3/" { { 0 { 0 ""} 0 3612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728325473339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node ctrl_reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1728325473339 ""}  } { { "regfile.v" "" { Text "C:/Users/jh730/Documents/ECE_550/Project3/regfile.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jh730/Documents/ECE_550/Project3/" { { 0 { 0 ""} 0 3613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728325473339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728325473776 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728325473792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728325473792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728325473792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728325473792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1728325473807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1728325473807 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728325473807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728325473901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1728325473901 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728325473901 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "112 unused 2.5V 48 64 0 " "Number of I/O pins in group: 112 (unused VREF, 2.5V VCCIO, 48 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1728325473917 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1728325473917 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1728325473917 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728325473917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728325473917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728325473917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728325473917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728325473917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728325473917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728325473917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1728325473917 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1728325473917 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1728325473917 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728325474307 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1728325474307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728325479136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728325479574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728325479620 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728325482511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728325482511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728325482980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "C:/Users/jh730/Documents/ECE_550/Project3/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 12 { 0 ""} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1728325487246 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1728325487246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1728325487965 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1728325487965 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1728325487965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728325487981 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1728325488184 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728325488215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728325488684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728325488684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728325489137 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728325489934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jh730/Documents/ECE_550/Project3/output_files/register.fit.smsg " "Generated suppressed messages file C:/Users/jh730/Documents/ECE_550/Project3/output_files/register.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728325490950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5406 " "Peak virtual memory: 5406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728325491590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:24:51 2024 " "Processing ended: Mon Oct 07 14:24:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728325491590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728325491590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728325491590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728325491590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1728325493419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728325493419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:24:53 2024 " "Processing started: Mon Oct 07 14:24:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728325493419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1728325493419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off register -c register " "Command: quartus_asm --read_settings_files=off --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1728325493419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1728325493950 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1728325496857 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1728325496966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728325497310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:24:57 2024 " "Processing ended: Mon Oct 07 14:24:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728325497310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728325497310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728325497310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1728325497310 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1728325497982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1728325499279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728325499279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:24:58 2024 " "Processing started: Mon Oct 07 14:24:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728325499279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325499279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta register -c register " "Command: quartus_sta register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325499279 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1728325499591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325499810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325499810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325499904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325499904 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "register.sdc " "Synopsys Design Constraints File file not found: 'register.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500544 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1728325500560 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500560 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500576 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500576 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1728325500576 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1728325500607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500654 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1728325500654 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325500654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325500654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1277.720 clock  " "   -3.000           -1277.720 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325500654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500654 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1728325500685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325500716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501216 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1728325501388 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325501388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325501388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1277.720 clock  " "   -3.000           -1277.720 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325501388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501388 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1728325501420 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501560 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1728325501560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325501576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325501576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1056.276 clock  " "   -3.000           -1056.276 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1728325501576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325501576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325502123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325502154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728325502279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:25:02 2024 " "Processing ended: Mon Oct 07 14:25:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728325502279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728325502279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728325502279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325502279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1728325504029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728325504029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 14:25:03 2024 " "Processing started: Mon Oct 07 14:25:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728325504029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728325504029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off register -c register " "Command: quartus_eda --read_settings_files=off --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1728325504029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1728325504732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "register_7_1200mv_85c_slow.vo C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/ simulation " "Generated file register_7_1200mv_85c_slow.vo in folder \"C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728325505186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "register_7_1200mv_0c_slow.vo C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/ simulation " "Generated file register_7_1200mv_0c_slow.vo in folder \"C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728325505436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "register_min_1200mv_0c_fast.vo C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/ simulation " "Generated file register_min_1200mv_0c_fast.vo in folder \"C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728325505670 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "register.vo C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/ simulation " "Generated file register.vo in folder \"C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728325505904 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "register_7_1200mv_85c_v_slow.sdo C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/ simulation " "Generated file register_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728325506092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "register_7_1200mv_0c_v_slow.sdo C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/ simulation " "Generated file register_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728325506295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "register_min_1200mv_0c_v_fast.sdo C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/ simulation " "Generated file register_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728325506498 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "register_v.sdo C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/ simulation " "Generated file register_v.sdo in folder \"C:/Users/jh730/Documents/ECE_550/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1728325506686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728325506764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 14:25:06 2024 " "Processing ended: Mon Oct 07 14:25:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728325506764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728325506764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728325506764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1728325506764 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1728325507451 ""}
