#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000002eedf7bd4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002eedf7c7e20 .scope module, "aggregate_tb" "aggregate_tb" 3 4;
 .timescale -9 -12;
v000002eedf821e50_0 .var "axiid", 1 0;
v000002eedf822030_0 .var "axiiv", 0 0;
v000002eedf822350_0 .net "axiod", 31 0, L_000002eedf822990;  1 drivers
v000002eedf8223f0_0 .net "axiov", 0 0, L_000002eedf7ae420;  1 drivers
v000002eedf8227b0_0 .var "clk", 0 0;
v000002eedf821bd0_0 .var "rst", 0 0;
S_000002eedf7a8930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 162, 3 162 0, S_000002eedf7c7e20;
 .timescale -9 -12;
v000002eedf7a8ac0_0 .var/i "i", 31 0;
S_000002eedf7a8b60 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 175, 3 175 0, S_000002eedf7c7e20;
 .timescale -9 -12;
v000002eedf7a8cf0_0 .var/i "i", 31 0;
S_000002eedf821040 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 182, 3 182 0, S_000002eedf7c7e20;
 .timescale -9 -12;
v000002eedf763330_0 .var/i "i", 31 0;
S_000002eedf8211d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 189, 3 189 0, S_000002eedf7c7e20;
 .timescale -9 -12;
v000002eedf821360_0 .var/i "i", 31 0;
S_000002eedf821400 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 196, 3 196 0, S_000002eedf7c7e20;
 .timescale -9 -12;
v000002eedf821590_0 .var/i "i", 31 0;
S_000002eedf821630 .scope module, "agg" "aggregate" 3 13, 4 4 0, S_000002eedf7c7e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 32 "axiod";
enum000002eedf7b88a0 .enum2/s (32)
   "WAITING" 0,
   "RECEIVE_1" 1,
   "RECEIVE_2" 2,
   "RECEIVE" 3
 ;
L_000002eedf7ae420 .functor AND 1, L_000002eedf8225d0, L_000002eedf822530, C4<1>, C4<1>;
L_000002eedf850088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000002eedf8217c0_0 .net/2s *"_ivl_0", 31 0, L_000002eedf850088;  1 drivers
v000002eedf821860_0 .net *"_ivl_2", 0 0, L_000002eedf8225d0;  1 drivers
L_000002eedf8500d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002eedf821900_0 .net/2u *"_ivl_4", 3 0, L_000002eedf8500d0;  1 drivers
v000002eedf8219a0_0 .net *"_ivl_6", 0 0, L_000002eedf822530;  1 drivers
v000002eedf821a40_0 .net "axiid", 1 0, v000002eedf821e50_0;  1 drivers
v000002eedf821ae0_0 .net "axiiv", 0 0, v000002eedf822030_0;  1 drivers
v000002eedf8220d0_0 .net "axiod", 31 0, L_000002eedf822990;  alias, 1 drivers
v000002eedf821d10_0 .net "axiov", 0 0, L_000002eedf7ae420;  alias, 1 drivers
v000002eedf822490_0 .net "clk", 0 0, v000002eedf8227b0_0;  1 drivers
v000002eedf821f90_0 .var "count", 3 0;
v000002eedf821db0_0 .var "data_buffer", 63 0;
v000002eedf822170_0 .var/2s "prev_state", 31 0;
v000002eedf822210_0 .net "rst", 0 0, v000002eedf821bd0_0;  1 drivers
v000002eedf8222b0_0 .var/2s "state", 31 0;
E_000002eedf7bfe80 .event posedge, v000002eedf822490_0;
L_000002eedf8225d0 .cmp/eq 32, v000002eedf8222b0_0, L_000002eedf850088;
L_000002eedf822530 .cmp/eq 4, v000002eedf821f90_0, L_000002eedf8500d0;
L_000002eedf822990 .part v000002eedf821db0_0, 32, 32;
    .scope S_000002eedf821630;
T_0 ;
    %wait E_000002eedf7bfe80;
    %load/vec4 v000002eedf8222b0_0;
    %assign/vec4 v000002eedf822170_0, 0;
    %load/vec4 v000002eedf822210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002eedf821db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002eedf8222b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002eedf8222b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000002eedf821ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 0, 0, 62;
    %load/vec4 v000002eedf821a40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002eedf821db0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002eedf821f90_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002eedf8222b0_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000002eedf821ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v000002eedf821db0_0;
    %parti/s 62, 0, 2;
    %load/vec4 v000002eedf821a40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002eedf821db0_0, 0;
    %load/vec4 v000002eedf821f90_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002eedf821f90_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002eedf8222b0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v000002eedf821f90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002eedf821f90_0, 0;
T_0.12 ;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002eedf8222b0_0, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000002eedf821ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v000002eedf821db0_0;
    %parti/s 62, 0, 2;
    %load/vec4 v000002eedf821a40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002eedf821db0_0, 0;
    %load/vec4 v000002eedf821f90_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002eedf821f90_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002eedf8222b0_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v000002eedf821f90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002eedf821f90_0, 0;
T_0.16 ;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002eedf8222b0_0, 0;
T_0.14 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000002eedf821ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v000002eedf821db0_0;
    %parti/s 62, 0, 2;
    %load/vec4 v000002eedf821a40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002eedf821db0_0, 0;
    %load/vec4 v000002eedf821f90_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002eedf821f90_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v000002eedf821f90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002eedf821f90_0, 0;
T_0.20 ;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002eedf8222b0_0, 0;
T_0.18 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002eedf7c7e20;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v000002eedf8227b0_0;
    %nor/r;
    %store/vec4 v000002eedf8227b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002eedf7c7e20;
T_2 ;
    %vpi_call/w 3 29 "$dumpfile", "aggregate.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002eedf7c7e20 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eedf8227b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eedf821bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf821bd0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eedf821bd0_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %delay 400000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %fork t_1, S_000002eedf7a8930;
    %jmp t_0;
    .scope S_000002eedf7a8930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002eedf7a8ac0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002eedf7a8ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v000002eedf7a8ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002eedf7a8ac0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_000002eedf7c7e20;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %delay 400000, 0;
    %fork t_3, S_000002eedf7a8b60;
    %jmp t_2;
    .scope S_000002eedf7a8b60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002eedf7a8cf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002eedf7a8cf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v000002eedf7a8cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002eedf7a8cf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_000002eedf7c7e20;
t_2 %join;
    %fork t_5, S_000002eedf821040;
    %jmp t_4;
    .scope S_000002eedf821040;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002eedf763330_0, 0, 32;
T_2.4 ;
    %load/vec4 v000002eedf763330_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v000002eedf763330_0;
    %addi 1, 0, 32;
    %store/vec4 v000002eedf763330_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_000002eedf7c7e20;
t_4 %join;
    %fork t_7, S_000002eedf8211d0;
    %jmp t_6;
    .scope S_000002eedf8211d0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002eedf821360_0, 0, 32;
T_2.6 ;
    %load/vec4 v000002eedf821360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v000002eedf821360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002eedf821360_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_000002eedf7c7e20;
t_6 %join;
    %fork t_9, S_000002eedf821400;
    %jmp t_8;
    .scope S_000002eedf821400;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002eedf821590_0, 0, 32;
T_2.8 ;
    %load/vec4 v000002eedf821590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002eedf821e50_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v000002eedf821590_0;
    %addi 1, 0, 32;
    %store/vec4 v000002eedf821590_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
    .scope S_000002eedf7c7e20;
t_8 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eedf822030_0, 0, 1;
    %delay 400000, 0;
    %vpi_call/w 3 205 "$display", "\012Finishing Sim" {0 0 0};
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/aggregate_tb.sv";
    "src/aggregate.sv";
