// Seed: 2769207572
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_6 = 0;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always_ff @(posedge -1 or posedge (1)) begin : LABEL_0
    $clog2(8);
    ;
  end
endmodule
module module_1 #(
    parameter id_14 = 32'd81,
    parameter id_17 = 32'd99
) (
    output wand id_0
    , id_16, _id_17,
    output uwire id_1,
    output wire id_2,
    input tri id_3,
    output wor id_4,
    output tri1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wor id_9,
    input wand id_10,
    input tri0 id_11,
    input wire id_12,
    input wor id_13
    , id_18, id_19,
    output supply0 _id_14
);
  assign id_0 = 1;
  assign id_18[-1] = id_11;
  wire id_20;
  logic [id_17 : id_14] id_21;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_20,
      id_21,
      id_21
  );
  wire id_22;
endmodule
