###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 18:09:13 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.144
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.287 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.285 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.244 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.241 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.189 | 
     | sb_wide/out_3_1_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.189 | 
     | sb_wide/out_3_1_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.109 |   0.075 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.066 | -0.004 |   0.071 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.082 |  0.069 |   0.139 |   -0.015 | 
     | sb_wide                                    | out_3_1[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.144 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.082 |  0.005 |   0.144 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.145
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.288 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.286 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.241 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.190 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.189 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.075 |  0.109 |   0.074 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.065 | -0.004 |   0.070 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.083 |  0.068 |   0.138 |   -0.017 | 
     | sb_wide                                    | out_3_1[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.145 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.083 |  0.007 |   0.145 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.145
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.288 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.286 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.241 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.190 | 
     | sb_wide/out_3_1_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.035 |   -0.190 | 
     | sb_wide/out_3_1_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.109 |   0.074 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.066 | -0.004 |   0.070 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.083 |  0.069 |   0.139 |   -0.016 | 
     | sb_wide                                    | out_3_1[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.145 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.084 |  0.006 |   0.145 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.146
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.290 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.287 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.247 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.243 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.192 | 
     | sb_wide/out_3_1_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.191 | 
     | sb_wide/out_3_1_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.079 |  0.111 |   0.076 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.069 | -0.004 |   0.072 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.082 |  0.069 |   0.141 |   -0.015 | 
     | sb_wide                                    | out_3_1[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.146 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.082 |  0.005 |   0.146 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.147
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.290 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.288 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.247 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.243 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.192 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.191 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.078 |  0.111 |   0.076 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.068 | -0.004 |   0.072 |   -0.085 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.084 |  0.069 |   0.141 |   -0.016 | 
     | sb_wide                                    | out_3_1[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.147 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.084 |  0.006 |   0.147 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.147
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.290 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.288 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.247 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.244 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.192 | 
     | sb_wide/out_3_1_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.192 | 
     | sb_wide/out_3_1_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.080 |  0.111 |   0.077 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.069 | -0.004 |   0.072 |   -0.085 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.082 |  0.069 |   0.141 |   -0.016 | 
     | sb_wide                                    | out_3_1[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.147 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.082 |  0.006 |   0.147 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.147
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.291 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.289 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.248 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.244 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.193 | 
     | sb_wide/out_3_1_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.192 | 
     | sb_wide/out_3_1_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.112 |   0.077 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.070 | -0.004 |   0.073 |   -0.085 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.081 |  0.070 |   0.142 |   -0.015 | 
     | sb_wide                                    | out_3_1[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.147 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.082 |  0.005 |   0.147 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.148
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.292 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.289 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.248 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.193 | 
     | sb_wide/out_3_1_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.193 | 
     | sb_wide/out_3_1_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.080 |  0.111 |   0.077 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.069 | -0.004 |   0.072 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.084 |  0.070 |   0.142 |   -0.016 | 
     | sb_wide                                    | out_3_1[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.148 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.085 |  0.006 |   0.148 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.148
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.292 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.289 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.248 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.193 | 
     | sb_wide/out_3_1_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.193 | 
     | sb_wide/out_3_1_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.080 |  0.111 |   0.077 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.069 | -0.004 |   0.072 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.083 |  0.069 |   0.142 |   -0.017 | 
     | sb_wide                                    | out_3_1[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.148 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.084 |  0.007 |   0.148 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.149
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.292 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.290 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.249 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.245 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.194 | 
     | sb_wide/out_3_1_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.035 |   -0.194 | 
     | sb_wide/out_3_1_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.112 |   0.077 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.070 | -0.004 |   0.073 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.083 |  0.070 |   0.143 |   -0.016 | 
     | sb_wide                                    | out_3_1[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.149 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.084 |  0.006 |   0.149 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.149
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.292 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.290 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.249 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.246 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.194 | 
     | sb_wide/out_3_1_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.035 |   -0.194 | 
     | sb_wide/out_3_1_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.112 |   0.077 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.071 | -0.004 |   0.073 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.083 |  0.070 |   0.143 |   -0.016 | 
     | sb_wide                                    | out_3_1[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.149 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.084 |  0.006 |   0.149 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.150
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.293 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.291 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.250 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.247 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.195 | 
     | sb_wide/out_3_1_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.195 | 
     | sb_wide/out_3_1_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.084 |  0.114 |   0.079 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.073 | -0.004 |   0.074 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.082 |  0.071 |   0.145 |   -0.015 | 
     | sb_wide                                    | out_3_1[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.150 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.083 |  0.005 |   0.150 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.150
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.294 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.292 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.251 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.246 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.190 | 
     | sb_wide/out_0_3_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.190 | 
     | sb_wide/out_0_3_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.113 |   0.084 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.066 | -0.004 |   0.080 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.077 |  0.067 |   0.147 |   -0.013 | 
     | sb_wide                                    | out_0_3[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.150 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.077 |  0.003 |   0.150 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.151
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.294 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.292 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.251 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.247 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.196 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.035 |   -0.196 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.086 |  0.112 |   0.078 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.074 | -0.004 |   0.073 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.083 |  0.072 |   0.145 |   -0.016 | 
     | sb_wide                                    | out_3_1[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.151 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.083 |  0.006 |   0.151 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.152
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.295 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.293 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.252 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.249 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.199 | 
     | sb_wide/out_3_2_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.037 |   -0.198 | 
     | sb_wide/out_3_2_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.090 |  0.113 |   0.076 |   -0.085 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.078 | -0.005 |   0.072 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.085 |  0.073 |   0.145 |   -0.017 | 
     | sb_wide                                    | out_3_2[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.152 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.086 |  0.007 |   0.152 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.152
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.295 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.294 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.253 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.036 |  0.004 |  -0.087 |   -0.249 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.054 |  -0.034 |   -0.196 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.053 |  0.000 |  -0.034 |   -0.196 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.086 |  0.115 |   0.082 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.074 | -0.005 |   0.077 |   -0.085 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.078 |  0.071 |   0.148 |   -0.014 | 
     | sb_wide                                    | out_3_0[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.152 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.079 |  0.004 |   0.152 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.152
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.293 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.252 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.249 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.197 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.035 |   -0.197 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.085 |  0.114 |   0.080 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.074 | -0.005 |   0.075 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.084 |  0.071 |   0.146 |   -0.016 | 
     | sb_wide                                    | out_3_1[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.152 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.084 |  0.006 |   0.152 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.153
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.294 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.253 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.249 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.192 | 
     | sb_wide/out_0_3_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.192 | 
     | sb_wide/out_0_3_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.079 |  0.115 |   0.086 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.069 | -0.004 |   0.081 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.068 |   0.150 |   -0.013 | 
     | sb_wide                                    | out_0_3[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.153 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.003 |   0.153 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.153
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.294 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.253 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.249 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.192 | 
     | sb_wide/out_0_3_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.192 | 
     | sb_wide/out_0_3_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.114 |   0.085 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.072 | -0.004 |   0.080 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.077 |  0.069 |   0.150 |   -0.013 | 
     | sb_wide                                    | out_0_3[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.153 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.077 |  0.003 |   0.153 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.153
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.294 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.253 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.250 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.199 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.035 |   -0.198 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.087 |  0.115 |   0.080 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.075 | -0.005 |   0.076 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.082 |  0.072 |   0.148 |   -0.016 | 
     | sb_wide                                    | out_3_1[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.153 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.083 |  0.006 |   0.153 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.295 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.254 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.249 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.193 | 
     | sb_wide/out_0_3_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.193 | 
     | sb_wide/out_0_3_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.115 |   0.086 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.070 | -0.004 |   0.082 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.077 |  0.069 |   0.150 |   -0.013 | 
     | sb_wide                                    | out_0_3[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.154 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.077 |  0.003 |   0.154 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.295 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.254 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.250 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.193 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.193 | 
     | sb_wide/out_0_3_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.115 |   0.086 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.070 | -0.004 |   0.082 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.069 |   0.151 |   -0.013 | 
     | sb_wide                                    | out_0_3[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.154 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.003 |   0.154 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.295 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.254 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.251 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.201 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.047 |  0.000 |  -0.037 |   -0.201 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.102 |  0.111 |   0.074 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.088 | -0.005 |   0.069 |   -0.095 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.087 |  0.077 |   0.146 |   -0.018 | 
     | sb_wide                                    | out_3_2[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.154 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.089 |  0.008 |   0.154 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.298 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.255 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.250 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.194 | 
     | sb_wide/out_0_3_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.194 | 
     | sb_wide/out_0_3_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.116 |   0.087 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.071 | -0.004 |   0.082 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.069 |   0.152 |   -0.013 | 
     | sb_wide                                    | out_0_3[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.003 |   0.155 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.298 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.255 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.004 |  -0.087 |   -0.252 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.035 |   -0.200 | 
     | sb_wide/out_3_1_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.035 |   -0.200 | 
     | sb_wide/out_3_1_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.091 |  0.115 |   0.081 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.079 | -0.005 |   0.076 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.084 |  0.073 |   0.148 |   -0.016 | 
     | sb_wide                                    | out_3_1[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.085 |  0.006 |   0.155 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.299 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.256 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.251 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.195 | 
     | sb_wide/out_0_3_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.194 | 
     | sb_wide/out_0_3_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.115 |   0.086 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.070 | -0.004 |   0.082 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.079 |  0.069 |   0.151 |   -0.014 | 
     | sb_wide                                    | out_0_3[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.079 |  0.004 |   0.155 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.299 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.296 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.256 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.251 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.195 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.194 | 
     | sb_wide/out_0_3_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.116 |   0.087 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.072 | -0.004 |   0.083 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.077 |  0.069 |   0.152 |   -0.013 | 
     | sb_wide                                    | out_0_3[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.077 |  0.003 |   0.155 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.299 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.256 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.251 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.195 | 
     | sb_wide/out_0_3_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.195 | 
     | sb_wide/out_0_3_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.116 |   0.087 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.072 | -0.004 |   0.083 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.069 |   0.152 |   -0.013 | 
     | sb_wide                                    | out_0_3[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.077 |  0.003 |   0.155 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.299 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.253 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.203 | 
     | sb_wide/out_3_2_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.037 |   -0.202 | 
     | sb_wide/out_3_2_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.101 |  0.113 |   0.076 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.087 | -0.005 |   0.071 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.087 |  0.078 |   0.149 |   -0.017 | 
     | sb_wide                                    | out_3_2[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.156 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.088 |  0.007 |   0.156 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.299 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.256 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.252 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.195 | 
     | sb_wide/out_0_3_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.195 | 
     | sb_wide/out_0_3_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.117 |   0.088 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.072 | -0.004 |   0.083 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.070 |   0.153 |   -0.013 | 
     | sb_wide                                    | out_0_3[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.156 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.003 |   0.156 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.300 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.297 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.254 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.204 | 
     | sb_wide/out_3_2_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.047 |  0.000 |  -0.037 |   -0.203 | 
     | sb_wide/out_3_2_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.094 |  0.116 |   0.079 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.082 | -0.005 |   0.074 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.087 |  0.075 |   0.148 |   -0.018 | 
     | sb_wide                                    | out_3_2[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.156 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.088 |  0.008 |   0.156 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.157
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.300 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.299 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.258 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.036 |  0.004 |  -0.087 |   -0.254 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.054 |  -0.034 |   -0.200 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.033 |   -0.200 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.092 |  0.119 |   0.086 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.080 | -0.005 |   0.081 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.072 |   0.153 |   -0.013 | 
     | sb_wide                                    | out_3_0[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.157 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.003 |   0.157 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.157
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.300 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.299 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.258 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.002 |  -0.089 |   -0.256 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.057 |  -0.032 |   -0.199 | 
     | sb_wide/out_2_2_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.032 |   -0.199 | 
     | sb_wide/out_2_2_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.079 |  0.114 |   0.083 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.068 | -0.004 |   0.078 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.088 |  0.075 |   0.153 |   -0.014 | 
     | sb_wide                                    | out_2_2[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.157 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.088 |  0.004 |   0.157 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.157
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.301 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.299 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.258 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.036 |  0.004 |  -0.087 |   -0.255 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.054 |  -0.034 |   -0.201 | 
     | sb_wide/out_3_0_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.033 |   -0.200 | 
     | sb_wide/out_3_0_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.093 |  0.119 |   0.086 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.081 | -0.005 |   0.081 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.073 |   0.154 |   -0.013 | 
     | sb_wide                                    | out_3_0[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.157 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.003 |   0.157 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.301 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.299 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.258 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.255 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.205 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.037 |   -0.204 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.100 |  0.116 |   0.079 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.087 | -0.005 |   0.074 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.086 |  0.076 |   0.151 |   -0.017 | 
     | sb_wide                                    | out_3_2[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.158 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.088 |  0.007 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.301 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.299 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.258 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.206 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.037 |   -0.205 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.099 |  0.118 |   0.081 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.086 | -0.005 |   0.076 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.085 |  0.075 |   0.151 |   -0.017 | 
     | sb_wide                                    | out_3_2[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.158 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.086 |  0.007 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.302 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.300 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.259 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.036 |  0.004 |  -0.087 |   -0.255 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.054 |  -0.034 |   -0.202 | 
     | sb_wide/out_3_0_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.033 |   -0.201 | 
     | sb_wide/out_3_0_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.094 |  0.120 |   0.087 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.082 | -0.005 |   0.082 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.073 |   0.155 |   -0.013 | 
     | sb_wide                                    | out_3_0[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.158 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.003 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.302 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.299 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.206 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.037 |   -0.205 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.098 |  0.118 |   0.081 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.085 | -0.005 |   0.076 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.085 |  0.076 |   0.152 |   -0.017 | 
     | sb_wide                                    | out_3_2[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.158 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.086 |  0.007 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.302 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.300 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.259 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.255 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.199 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.198 | 
     | sb_wide/out_0_3_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.086 |  0.118 |   0.089 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.074 | -0.005 |   0.084 |   -0.085 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.074 |  0.072 |   0.156 |   -0.013 | 
     | sb_wide                                    | out_0_3[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.074 |  0.003 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.303 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.301 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.260 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.036 |  0.004 |  -0.087 |   -0.256 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.054 |  -0.034 |   -0.203 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.033 |   -0.202 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.095 |  0.120 |   0.087 |   -0.082 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.082 | -0.005 |   0.082 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.077 |  0.073 |   0.156 |   -0.014 | 
     | sb_wide                                    | out_3_0[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.077 |  0.004 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.303 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.300 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.260 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.255 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.199 | 
     | sb_wide/out_0_3_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.199 | 
     | sb_wide/out_0_3_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.087 |  0.119 |   0.090 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.076 | -0.005 |   0.085 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.077 |  0.071 |   0.156 |   -0.013 | 
     | sb_wide                                    | out_0_3[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.077 |  0.003 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.303 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.300 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.260 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.255 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.199 | 
     | sb_wide/out_0_3_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.198 | 
     | sb_wide/out_0_3_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.088 |  0.119 |   0.090 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.076 | -0.005 |   0.085 |   -0.084 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.076 |  0.071 |   0.156 |   -0.013 | 
     | sb_wide                                    | out_0_3[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.076 |  0.003 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.303 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.302 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.261 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.036 |  0.004 |  -0.087 |   -0.257 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.054 |  -0.034 |   -0.204 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.053 |  0.000 |  -0.033 |   -0.203 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.095 |  0.120 |   0.087 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.083 | -0.005 |   0.082 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd4_2i_8b      | 0.078 |  0.074 |   0.156 |   -0.014 | 
     | sb_wide                                    | out_3_0[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.160 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.078 |  0.004 |   0.160 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.303 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.301 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.260 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.257 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.207 | 
     | sb_wide/out_3_2_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.037 |   -0.207 | 
     | sb_wide/out_3_2_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.093 |  0.118 |   0.081 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.081 | -0.005 |   0.076 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd4_2i_8b      | 0.088 |  0.075 |   0.152 |   -0.018 | 
     | sb_wide                                    | out_3_2[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.160 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.090 |  0.008 |   0.160 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_2_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.304 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.303 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.261 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.002 |  -0.089 |   -0.260 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.057 |  -0.032 |   -0.203 | 
     | sb_wide/out_2_2_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.032 |   -0.202 | 
     | sb_wide/out_2_2_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.080 |  0.115 |   0.083 |   -0.087 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.070 | -0.004 |   0.079 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.090 |  0.076 |   0.155 |   -0.016 | 
     | sb_wide                                    | out_2_2[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.161 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.091 |  0.006 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.304 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.302 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.261 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.257 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.200 | 
     | sb_wide/out_0_3_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.200 | 
     | sb_wide/out_0_3_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.088 |  0.119 |   0.090 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.077 | -0.005 |   0.085 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd4_2i_8b      | 0.075 |  0.073 |   0.158 |   -0.013 | 
     | sb_wide                                    | out_0_3[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.161 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.075 |  0.003 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_3_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.162
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.305 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.303 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.262 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.004 |  -0.086 |   -0.257 | 
     | sb_wide/clk_gate_out_0_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.029 |   -0.201 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.029 |   -0.201 | 
     | sb_wide/out_0_3_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.089 |  0.119 |   0.090 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.077 | -0.005 |   0.086 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd4_2i_8b      | 0.074 |  0.073 |   0.159 |   -0.013 | 
     | sb_wide                                    | out_0_3[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.162 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.074 |  0.003 |   0.162 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.162
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.305 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.304 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.262 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.036 |  0.004 |  -0.087 |   -0.259 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.054 |  -0.034 |   -0.205 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.033 |   -0.205 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.097 |  0.122 |   0.088 |   -0.083 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd4_2i_8b      | 0.084 | -0.005 |   0.083 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd4_2i_8b      | 0.078 |  0.075 |   0.158 |   -0.014 | 
     | sb_wide                                    | out_3_0[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.162 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.078 |  0.004 |   0.162 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.162
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.305 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD20BWP40                | 0.047 |  0.002 |  -0.131 |   -0.303 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD20BWP40                | 0.035 |  0.041 |  -0.090 |   -0.262 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.035 |  0.003 |  -0.087 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.050 |  -0.037 |   -0.209 | 
     | sb_wide/out_3_2_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.047 |  0.000 |  -0.037 |   -0.209 | 
     | sb_wide/out_3_2_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.100 |  0.119 |   0.082 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.086 | -0.005 |   0.076 |   -0.095 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd4_2i_8b      | 0.088 |  0.077 |   0.153 |   -0.018 | 
     | sb_wide                                    | out_3_2[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.162 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.090 |  0.008 |   0.162 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.162
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.158
     = Beginpoint Arrival Time           -0.133
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.047 |        |  -0.133 |   -0.305 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.047 |  0.001 |  -0.132 |   -0.304 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.036 |  0.041 |  -0.091 |   -0.263 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.036 |  0.002 |  -0.088 |   -0.260 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.068 |  0.057 |  -0.031 |   -0.203 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.068 |  0.000 |  -0.031 |   -0.202 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.078 |  0.114 |   0.083 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          |                  | nem_ohmux_invd4_2i_8b      | 0.067 | -0.004 |   0.079 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd4_2i_8b      | 0.094 |  0.075 |   0.154 |   -0.017 | 
     | sb_wide                                    | out_2_1[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.162 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.095 |  0.007 |   0.162 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

