//--------------------------------------------------------------------------------
// Auto-generated by Migen (7014bdc) & LiteX (5668c4e8) on 2021-02-28 18:16:56
//--------------------------------------------------------------------------------



#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H


#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#endif

/* ctrl */
#define CSR_CTRL_BASE (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_SIZE 1

#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x4L)
#define CSR_CTRL_SCRATCH_SIZE 1

#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x8L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* cpu */
#define CSR_CPU_BASE (CSR_BASE + 0x800L)
#define CSR_CPU_TIMER_LATCH_ADDR (CSR_BASE + 0x800L)
#define CSR_CPU_TIMER_LATCH_SIZE 1

#define CSR_CPU_TIMER_TIME_ADDR (CSR_BASE + 0x804L)
#define CSR_CPU_TIMER_TIME_SIZE 2

#define CSR_CPU_TIMER_TIME_CMP_ADDR (CSR_BASE + 0x80cL)
#define CSR_CPU_TIMER_TIME_CMP_SIZE 2

/* identifier_mem */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x1000L)
/* uart */
#define CSR_UART_BASE (CSR_BASE + 0x2000L)
#define CSR_UART_RXTX_ADDR (CSR_BASE + 0x2000L)
#define CSR_UART_RXTX_SIZE 1

#define CSR_UART_TXFULL_ADDR (CSR_BASE + 0x2004L)
#define CSR_UART_TXFULL_SIZE 1

#define CSR_UART_RXEMPTY_ADDR (CSR_BASE + 0x2008L)
#define CSR_UART_RXEMPTY_SIZE 1

#define CSR_UART_EV_STATUS_ADDR (CSR_BASE + 0x200cL)
#define CSR_UART_EV_STATUS_SIZE 1

#define CSR_UART_EV_STATUS_TX_OFFSET 0
#define CSR_UART_EV_STATUS_TX_SIZE 1
#define CSR_UART_EV_STATUS_RX_OFFSET 1
#define CSR_UART_EV_STATUS_RX_SIZE 1
#define CSR_UART_EV_PENDING_ADDR (CSR_BASE + 0x2010L)
#define CSR_UART_EV_PENDING_SIZE 1

#define CSR_UART_EV_PENDING_TX_OFFSET 0
#define CSR_UART_EV_PENDING_TX_SIZE 1
#define CSR_UART_EV_PENDING_RX_OFFSET 1
#define CSR_UART_EV_PENDING_RX_SIZE 1
#define CSR_UART_EV_ENABLE_ADDR (CSR_BASE + 0x2014L)
#define CSR_UART_EV_ENABLE_SIZE 1

#define CSR_UART_EV_ENABLE_TX_OFFSET 0
#define CSR_UART_EV_ENABLE_TX_SIZE 1
#define CSR_UART_EV_ENABLE_RX_OFFSET 1
#define CSR_UART_EV_ENABLE_RX_SIZE 1
#define CSR_UART_TXEMPTY_ADDR (CSR_BASE + 0x2018L)
#define CSR_UART_TXEMPTY_SIZE 1

#define CSR_UART_RXFULL_ADDR (CSR_BASE + 0x201cL)
#define CSR_UART_RXFULL_SIZE 1

/* timer0 */
#define CSR_TIMER0_BASE (CSR_BASE + 0x2800L)
#define CSR_TIMER0_LOAD_ADDR (CSR_BASE + 0x2800L)
#define CSR_TIMER0_LOAD_SIZE 1

#define CSR_TIMER0_RELOAD_ADDR (CSR_BASE + 0x2804L)
#define CSR_TIMER0_RELOAD_SIZE 1

#define CSR_TIMER0_EN_ADDR (CSR_BASE + 0x2808L)
#define CSR_TIMER0_EN_SIZE 1

#define CSR_TIMER0_UPDATE_VALUE_ADDR (CSR_BASE + 0x280cL)
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1

#define CSR_TIMER0_VALUE_ADDR (CSR_BASE + 0x2810L)
#define CSR_TIMER0_VALUE_SIZE 1

#define CSR_TIMER0_EV_STATUS_ADDR (CSR_BASE + 0x2814L)
#define CSR_TIMER0_EV_STATUS_SIZE 1

#define CSR_TIMER0_EV_STATUS_ZERO_OFFSET 0
#define CSR_TIMER0_EV_STATUS_ZERO_SIZE 1
#define CSR_TIMER0_EV_PENDING_ADDR (CSR_BASE + 0x2818L)
#define CSR_TIMER0_EV_PENDING_SIZE 1

#define CSR_TIMER0_EV_PENDING_ZERO_OFFSET 0
#define CSR_TIMER0_EV_PENDING_ZERO_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ADDR (CSR_BASE + 0x281cL)
#define CSR_TIMER0_EV_ENABLE_SIZE 1

#define CSR_TIMER0_EV_ENABLE_ZERO_OFFSET 0
#define CSR_TIMER0_EV_ENABLE_ZERO_SIZE 1
#define CSR_TIMER0_UPTIME_LATCH_ADDR (CSR_BASE + 0x2820L)
#define CSR_TIMER0_UPTIME_LATCH_SIZE 1

#define CSR_TIMER0_UPTIME_CYCLES_ADDR (CSR_BASE + 0x2824L)
#define CSR_TIMER0_UPTIME_CYCLES_SIZE 2

/* ddrphy */
#define CSR_DDRPHY_BASE (CSR_BASE + 0x3000L)
#define CSR_DDRPHY_RST_ADDR (CSR_BASE + 0x3000L)
#define CSR_DDRPHY_RST_SIZE 1

#define CSR_DDRPHY_HALF_SYS8X_TAPS_ADDR (CSR_BASE + 0x3004L)
#define CSR_DDRPHY_HALF_SYS8X_TAPS_SIZE 1

#define CSR_DDRPHY_WLEVEL_EN_ADDR (CSR_BASE + 0x3008L)
#define CSR_DDRPHY_WLEVEL_EN_SIZE 1

#define CSR_DDRPHY_WLEVEL_STROBE_ADDR (CSR_BASE + 0x300cL)
#define CSR_DDRPHY_WLEVEL_STROBE_SIZE 1

#define CSR_DDRPHY_DLY_SEL_ADDR (CSR_BASE + 0x3010L)
#define CSR_DDRPHY_DLY_SEL_SIZE 1

#define CSR_DDRPHY_RDLY_DQ_RST_ADDR (CSR_BASE + 0x3014L)
#define CSR_DDRPHY_RDLY_DQ_RST_SIZE 1

#define CSR_DDRPHY_RDLY_DQ_INC_ADDR (CSR_BASE + 0x3018L)
#define CSR_DDRPHY_RDLY_DQ_INC_SIZE 1

#define CSR_DDRPHY_RDLY_DQ_BITSLIP_RST_ADDR (CSR_BASE + 0x301cL)
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_RST_SIZE 1

#define CSR_DDRPHY_RDLY_DQ_BITSLIP_ADDR (CSR_BASE + 0x3020L)
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_SIZE 1

#define CSR_DDRPHY_WDLY_DQ_BITSLIP_RST_ADDR (CSR_BASE + 0x3024L)
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_RST_SIZE 1

#define CSR_DDRPHY_WDLY_DQ_BITSLIP_ADDR (CSR_BASE + 0x3028L)
#define CSR_DDRPHY_WDLY_DQ_BITSLIP_SIZE 1

#define CSR_DDRPHY_RDPHASE_ADDR (CSR_BASE + 0x302cL)
#define CSR_DDRPHY_RDPHASE_SIZE 1

#define CSR_DDRPHY_WRPHASE_ADDR (CSR_BASE + 0x3030L)
#define CSR_DDRPHY_WRPHASE_SIZE 1

/* sdram */
#define CSR_SDRAM_BASE (CSR_BASE + 0x3800L)
#define CSR_SDRAM_DFII_CONTROL_ADDR (CSR_BASE + 0x3800L)
#define CSR_SDRAM_DFII_CONTROL_SIZE 1

#define CSR_SDRAM_DFII_CONTROL_SEL_OFFSET 0
#define CSR_SDRAM_DFII_CONTROL_SEL_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_CKE_OFFSET 1
#define CSR_SDRAM_DFII_CONTROL_CKE_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_ODT_OFFSET 2
#define CSR_SDRAM_DFII_CONTROL_ODT_SIZE 1
#define CSR_SDRAM_DFII_CONTROL_RESET_N_OFFSET 3
#define CSR_SDRAM_DFII_CONTROL_RESET_N_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ADDR (CSR_BASE + 0x3804L)
#define CSR_SDRAM_DFII_PI0_COMMAND_SIZE 1

#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_ADDR (CSR_BASE + 0x3808L)
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_SIZE 1

#define CSR_SDRAM_DFII_PI0_ADDRESS_ADDR (CSR_BASE + 0x380cL)
#define CSR_SDRAM_DFII_PI0_ADDRESS_SIZE 1

#define CSR_SDRAM_DFII_PI0_BADDRESS_ADDR (CSR_BASE + 0x3810L)
#define CSR_SDRAM_DFII_PI0_BADDRESS_SIZE 1

#define CSR_SDRAM_DFII_PI0_WRDATA_ADDR (CSR_BASE + 0x3814L)
#define CSR_SDRAM_DFII_PI0_WRDATA_SIZE 1

#define CSR_SDRAM_DFII_PI0_RDDATA_ADDR (CSR_BASE + 0x3818L)
#define CSR_SDRAM_DFII_PI0_RDDATA_SIZE 1

#define CSR_SDRAM_DFII_PI1_COMMAND_ADDR (CSR_BASE + 0x381cL)
#define CSR_SDRAM_DFII_PI1_COMMAND_SIZE 1

#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_ADDR (CSR_BASE + 0x3820L)
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_SIZE 1

#define CSR_SDRAM_DFII_PI1_ADDRESS_ADDR (CSR_BASE + 0x3824L)
#define CSR_SDRAM_DFII_PI1_ADDRESS_SIZE 1

#define CSR_SDRAM_DFII_PI1_BADDRESS_ADDR (CSR_BASE + 0x3828L)
#define CSR_SDRAM_DFII_PI1_BADDRESS_SIZE 1

#define CSR_SDRAM_DFII_PI1_WRDATA_ADDR (CSR_BASE + 0x382cL)
#define CSR_SDRAM_DFII_PI1_WRDATA_SIZE 1

#define CSR_SDRAM_DFII_PI1_RDDATA_ADDR (CSR_BASE + 0x3830L)
#define CSR_SDRAM_DFII_PI1_RDDATA_SIZE 1

#define CSR_SDRAM_DFII_PI2_COMMAND_ADDR (CSR_BASE + 0x3834L)
#define CSR_SDRAM_DFII_PI2_COMMAND_SIZE 1

#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_ADDR (CSR_BASE + 0x3838L)
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_SIZE 1

#define CSR_SDRAM_DFII_PI2_ADDRESS_ADDR (CSR_BASE + 0x383cL)
#define CSR_SDRAM_DFII_PI2_ADDRESS_SIZE 1

#define CSR_SDRAM_DFII_PI2_BADDRESS_ADDR (CSR_BASE + 0x3840L)
#define CSR_SDRAM_DFII_PI2_BADDRESS_SIZE 1

#define CSR_SDRAM_DFII_PI2_WRDATA_ADDR (CSR_BASE + 0x3844L)
#define CSR_SDRAM_DFII_PI2_WRDATA_SIZE 1

#define CSR_SDRAM_DFII_PI2_RDDATA_ADDR (CSR_BASE + 0x3848L)
#define CSR_SDRAM_DFII_PI2_RDDATA_SIZE 1

#define CSR_SDRAM_DFII_PI3_COMMAND_ADDR (CSR_BASE + 0x384cL)
#define CSR_SDRAM_DFII_PI3_COMMAND_SIZE 1

#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_ADDR (CSR_BASE + 0x3850L)
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_SIZE 1

#define CSR_SDRAM_DFII_PI3_ADDRESS_ADDR (CSR_BASE + 0x3854L)
#define CSR_SDRAM_DFII_PI3_ADDRESS_SIZE 1

#define CSR_SDRAM_DFII_PI3_BADDRESS_ADDR (CSR_BASE + 0x3858L)
#define CSR_SDRAM_DFII_PI3_BADDRESS_SIZE 1

#define CSR_SDRAM_DFII_PI3_WRDATA_ADDR (CSR_BASE + 0x385cL)
#define CSR_SDRAM_DFII_PI3_WRDATA_SIZE 1

#define CSR_SDRAM_DFII_PI3_RDDATA_ADDR (CSR_BASE + 0x3860L)
#define CSR_SDRAM_DFII_PI3_RDDATA_SIZE 1

/* ethphy */
#define CSR_ETHPHY_BASE (CSR_BASE + 0x4000L)
#define CSR_ETHPHY_CRG_RESET_ADDR (CSR_BASE + 0x4000L)
#define CSR_ETHPHY_CRG_RESET_SIZE 1

#define CSR_ETHPHY_MDIO_W_ADDR (CSR_BASE + 0x4004L)
#define CSR_ETHPHY_MDIO_W_SIZE 1

#define CSR_ETHPHY_MDIO_W_MDC_OFFSET 0
#define CSR_ETHPHY_MDIO_W_MDC_SIZE 1
#define CSR_ETHPHY_MDIO_W_OE_OFFSET 1
#define CSR_ETHPHY_MDIO_W_OE_SIZE 1
#define CSR_ETHPHY_MDIO_W_W_OFFSET 2
#define CSR_ETHPHY_MDIO_W_W_SIZE 1
#define CSR_ETHPHY_MDIO_R_ADDR (CSR_BASE + 0x4008L)
#define CSR_ETHPHY_MDIO_R_SIZE 1

#define CSR_ETHPHY_MDIO_R_R_OFFSET 0
#define CSR_ETHPHY_MDIO_R_R_SIZE 1
/* leds */
#define CSR_LEDS_BASE (CSR_BASE + 0x4800L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x4800L)
#define CSR_LEDS_OUT_SIZE 1

/* sdphy */
#define CSR_SDPHY_BASE (CSR_BASE + 0x5000L)
#define CSR_SDPHY_CARD_DETECT_ADDR (CSR_BASE + 0x5000L)
#define CSR_SDPHY_CARD_DETECT_SIZE 1

#define CSR_SDPHY_CLOCKER_DIVIDER_ADDR (CSR_BASE + 0x5004L)
#define CSR_SDPHY_CLOCKER_DIVIDER_SIZE 1

#define CSR_SDPHY_INIT_INITIALIZE_ADDR (CSR_BASE + 0x5008L)
#define CSR_SDPHY_INIT_INITIALIZE_SIZE 1

#define CSR_SDPHY_DATAW_STATUS_ADDR (CSR_BASE + 0x500cL)
#define CSR_SDPHY_DATAW_STATUS_SIZE 1

#define CSR_SDPHY_DATAW_STATUS_ACCEPTED_OFFSET 0
#define CSR_SDPHY_DATAW_STATUS_ACCEPTED_SIZE 1
#define CSR_SDPHY_DATAW_STATUS_CRC_ERROR_OFFSET 1
#define CSR_SDPHY_DATAW_STATUS_CRC_ERROR_SIZE 1
#define CSR_SDPHY_DATAW_STATUS_WRITE_ERROR_OFFSET 2
#define CSR_SDPHY_DATAW_STATUS_WRITE_ERROR_SIZE 1
/* sdcore */
#define CSR_SDCORE_BASE (CSR_BASE + 0x5800L)
#define CSR_SDCORE_CMD_ARGUMENT_ADDR (CSR_BASE + 0x5800L)
#define CSR_SDCORE_CMD_ARGUMENT_SIZE 1

#define CSR_SDCORE_CMD_COMMAND_ADDR (CSR_BASE + 0x5804L)
#define CSR_SDCORE_CMD_COMMAND_SIZE 1

#define CSR_SDCORE_CMD_SEND_ADDR (CSR_BASE + 0x5808L)
#define CSR_SDCORE_CMD_SEND_SIZE 1

#define CSR_SDCORE_CMD_RESPONSE_ADDR (CSR_BASE + 0x580cL)
#define CSR_SDCORE_CMD_RESPONSE_SIZE 4

#define CSR_SDCORE_CMD_EVENT_ADDR (CSR_BASE + 0x581cL)
#define CSR_SDCORE_CMD_EVENT_SIZE 1

#define CSR_SDCORE_DATA_EVENT_ADDR (CSR_BASE + 0x5820L)
#define CSR_SDCORE_DATA_EVENT_SIZE 1

#define CSR_SDCORE_BLOCK_LENGTH_ADDR (CSR_BASE + 0x5824L)
#define CSR_SDCORE_BLOCK_LENGTH_SIZE 1

#define CSR_SDCORE_BLOCK_COUNT_ADDR (CSR_BASE + 0x5828L)
#define CSR_SDCORE_BLOCK_COUNT_SIZE 1

/* sdblock2mem */
#define CSR_SDBLOCK2MEM_BASE (CSR_BASE + 0x6000L)
#define CSR_SDBLOCK2MEM_DMA_BASE_ADDR (CSR_BASE + 0x6000L)
#define CSR_SDBLOCK2MEM_DMA_BASE_SIZE 2

#define CSR_SDBLOCK2MEM_DMA_LENGTH_ADDR (CSR_BASE + 0x6008L)
#define CSR_SDBLOCK2MEM_DMA_LENGTH_SIZE 1

#define CSR_SDBLOCK2MEM_DMA_ENABLE_ADDR (CSR_BASE + 0x600cL)
#define CSR_SDBLOCK2MEM_DMA_ENABLE_SIZE 1

#define CSR_SDBLOCK2MEM_DMA_DONE_ADDR (CSR_BASE + 0x6010L)
#define CSR_SDBLOCK2MEM_DMA_DONE_SIZE 1

#define CSR_SDBLOCK2MEM_DMA_LOOP_ADDR (CSR_BASE + 0x6014L)
#define CSR_SDBLOCK2MEM_DMA_LOOP_SIZE 1

/* sdmem2block */
#define CSR_SDMEM2BLOCK_BASE (CSR_BASE + 0x6800L)
#define CSR_SDMEM2BLOCK_DMA_BASE_ADDR (CSR_BASE + 0x6800L)
#define CSR_SDMEM2BLOCK_DMA_BASE_SIZE 2

#define CSR_SDMEM2BLOCK_DMA_LENGTH_ADDR (CSR_BASE + 0x6808L)
#define CSR_SDMEM2BLOCK_DMA_LENGTH_SIZE 1

#define CSR_SDMEM2BLOCK_DMA_ENABLE_ADDR (CSR_BASE + 0x680cL)
#define CSR_SDMEM2BLOCK_DMA_ENABLE_SIZE 1

#define CSR_SDMEM2BLOCK_DMA_DONE_ADDR (CSR_BASE + 0x6810L)
#define CSR_SDMEM2BLOCK_DMA_DONE_SIZE 1

#define CSR_SDMEM2BLOCK_DMA_LOOP_ADDR (CSR_BASE + 0x6814L)
#define CSR_SDMEM2BLOCK_DMA_LOOP_SIZE 1

#define CSR_SDMEM2BLOCK_DMA_OFFSET_ADDR (CSR_BASE + 0x6818L)
#define CSR_SDMEM2BLOCK_DMA_OFFSET_SIZE 1

/* sdirq */
#define CSR_SDIRQ_BASE (CSR_BASE + 0x7000L)
#define CSR_SDIRQ_STATUS_ADDR (CSR_BASE + 0x7000L)
#define CSR_SDIRQ_STATUS_SIZE 1

#define CSR_SDIRQ_STATUS_CARD_DETECT_OFFSET 0
#define CSR_SDIRQ_STATUS_CARD_DETECT_SIZE 1
#define CSR_SDIRQ_STATUS_BLOCK2MEM_DMA_OFFSET 1
#define CSR_SDIRQ_STATUS_BLOCK2MEM_DMA_SIZE 1
#define CSR_SDIRQ_STATUS_MEM2BLOCK_DMA_OFFSET 2
#define CSR_SDIRQ_STATUS_MEM2BLOCK_DMA_SIZE 1
#define CSR_SDIRQ_PENDING_ADDR (CSR_BASE + 0x7004L)
#define CSR_SDIRQ_PENDING_SIZE 1

#define CSR_SDIRQ_PENDING_CARD_DETECT_OFFSET 0
#define CSR_SDIRQ_PENDING_CARD_DETECT_SIZE 1
#define CSR_SDIRQ_PENDING_BLOCK2MEM_DMA_OFFSET 1
#define CSR_SDIRQ_PENDING_BLOCK2MEM_DMA_SIZE 1
#define CSR_SDIRQ_PENDING_MEM2BLOCK_DMA_OFFSET 2
#define CSR_SDIRQ_PENDING_MEM2BLOCK_DMA_SIZE 1
#define CSR_SDIRQ_ENABLE_ADDR (CSR_BASE + 0x7008L)
#define CSR_SDIRQ_ENABLE_SIZE 1

#define CSR_SDIRQ_ENABLE_CARD_DETECT_OFFSET 0
#define CSR_SDIRQ_ENABLE_CARD_DETECT_SIZE 1
#define CSR_SDIRQ_ENABLE_BLOCK2MEM_DMA_OFFSET 1
#define CSR_SDIRQ_ENABLE_BLOCK2MEM_DMA_SIZE 1
#define CSR_SDIRQ_ENABLE_MEM2BLOCK_DMA_OFFSET 2
#define CSR_SDIRQ_ENABLE_MEM2BLOCK_DMA_SIZE 1

#endif /* ! __GENERATED_CSR_H */
