//
// Written by Synplify Pro 
// Product Version "V-2023.09M-3"
// Program "Synplify Pro", Mapper "map202309actp1, Build 008R"
// Mon May 12 14:37:46 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\generic\acg5.v "
// file 1 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\scemi_objects.v "
// file 3 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 4 "\c:\repo2\gpb\dmd\p1060973_fpga\component\polarfire_syn_comps.v "
// file 5 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_div.v "
// file 6 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v "
// file 7 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v "
// file 8 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v "
// file 9 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_definition.v "
// file 10 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v "
// file 11 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v "
// file 12 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v "
// file 13 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\eeprom_opb_if.v "
// file 14 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\fpga_wd.v "
// file 15 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\gpio.v "
// file 16 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v "
// file 17 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\oscillator_counter.v "
// file 18 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\scratchpadregister.v "
// file 19 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_buffer.v "
// file 20 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v "
// file 21 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_write.v "
// file 22 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\opb_emu_target.v "
// file 23 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmd_server.v "
// file 24 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v "
// file 25 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v "
// file 26 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std.vhd "
// file 27 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 28 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 29 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 30 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 31 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 32 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\arith.vhd "
// file 33 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 34 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\hyperents.vhd "
// file 35 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\serial_eeprom_if.vhd "
// file 36 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd "
// file 37 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\vhd\math_real.vhd "
// file 38 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd "
// file 39 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd "
// file 40 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd "
// file 41 "\c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd "
// file 42 "\c:\microchip\libero_soc_v2024.2\synplifypro\lib\nlconst.dat "
// file 43 "\c:\repo2\gpb\dmd\p1060973_fpga\designer\top\synthesis.fdc "

`timescale 100 ps/100 ps
module CLOCK_DIV_11_7 (
  POWER_GOOD_c,
  DBUG_HEADER6_c,
  RESET_N_arst
)
;
output POWER_GOOD_c ;
input DBUG_HEADER6_c ;
input RESET_N_arst ;
wire POWER_GOOD_c ;
wire DBUG_HEADER6_c ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_Z;
wire VCC ;
wire un5_cntr_cry_6_S ;
wire GND ;
wire un1_cntrlto15_2 ;
wire un5_cntr_cry_5_S ;
wire un5_cntr_cry_4_S ;
wire un5_cntr_cry_3_S ;
wire un5_cntr_cry_2_S ;
wire un5_cntr_cry_1_S ;
wire N_333_i ;
wire un5_cntr_s_15_S ;
wire un5_cntr_cry_14_S ;
wire un5_cntr_cry_13_S ;
wire un5_cntr_cry_12_S ;
wire un5_cntr_cry_11_S ;
wire un5_cntr_cry_10_S ;
wire un5_cntr_cry_9_S ;
wire un5_cntr_cry_8_S ;
wire un5_cntr_cry_7_S ;
wire un5_cntr_s_1_4645_FCO ;
wire un5_cntr_s_1_4645_S ;
wire un5_cntr_s_1_4645_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y ;
wire un5_cntr_s_15_FCO ;
wire un5_cntr_s_15_Y ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y ;
wire un1_cntrlto15_3_Z ;
wire un1_cntrlto9_3_Z ;
wire un1_cntrlt15 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_Z[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(cntr_4_fast_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE clkout (
	.Q(POWER_GOOD_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(N_333_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_2)
);
// @5:48
  ARI1 un5_cntr_s_1_4645 (
	.FCO(un5_cntr_s_1_4645_FCO),
	.S(un5_cntr_s_1_4645_S),
	.Y(un5_cntr_s_1_4645_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4645.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S),
	.Y(un5_cntr_cry_1_Y),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4645_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S),
	.Y(un5_cntr_cry_2_Y),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S),
	.Y(un5_cntr_cry_3_Y),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S),
	.Y(un5_cntr_cry_4_Y),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S),
	.Y(un5_cntr_cry_5_Y),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S),
	.Y(un5_cntr_cry_6_Y),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S),
	.Y(un5_cntr_cry_7_Y),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S),
	.Y(un5_cntr_cry_8_Y),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S),
	.Y(un5_cntr_cry_9_Y),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S),
	.Y(un5_cntr_cry_10_Y),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S),
	.Y(un5_cntr_cry_11_Y),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S),
	.Y(un5_cntr_cry_12_Y),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S),
	.Y(un5_cntr_cry_13_Y),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO),
	.S(un5_cntr_s_15_S),
	.Y(un5_cntr_s_15_Y),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S),
	.Y(un5_cntr_cry_14_Y),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_3 (
	.A(cntr_Z[13]),
	.B(cntr_Z[12]),
	.C(cntr_Z[11]),
	.D(cntr_Z[10]),
	.Y(un1_cntrlto15_3_Z)
);
defparam un1_cntrlto15_3.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto9_3 (
	.A(cntr_Z[9]),
	.B(cntr_Z[7]),
	.C(cntr_Z[6]),
	.D(cntr_Z[5]),
	.Y(un1_cntrlto9_3_Z)
);
defparam un1_cntrlto9_3.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto9 (
	.A(cntr_Z[3]),
	.B(un1_cntrlto9_3_Z),
	.C(cntr_Z[8]),
	.D(cntr_Z[4]),
	.Y(un1_cntrlt15)
);
defparam un1_cntrlto9.INIT=16'hCFDF;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(un1_cntrlto15_3_Z),
	.D(un1_cntrlt15),
	.Y(un1_cntrlto15_2)
);
defparam un1_cntrlto15.INIT=16'h1000;
// @5:37
  CFG2 clkout_RNO (
	.A(un1_cntrlto15_2),
	.B(POWER_GOOD_c),
	.Y(N_333_i)
);
defparam clkout_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_7 */

module AdderDecode (
  un1_OSC_CT_IN,
  GPIO_IN,
  OPB_ADDR,
  EEP_IN,
  OSC_CT_IN,
  ILIM_DAC_IN,
  ADC_IN,
  GANTRY_BRK2_IN,
  GANTRY_BRK2_RET_IN,
  GANTRY_BRK1_IN,
  GANTRY_BRK1_RET_IN,
  MSSB_SRV_IN,
  MSSB_STN_IN,
  GANTRY_BRK3_RET_IN,
  LIFT_MOT_IN,
  GANTRY_BRK3_IN,
  GANTRY_MOT_IN,
  SP_IN_23,
  SP_IN_22,
  SP_IN_21,
  SP_IN_20,
  SP_IN_19,
  SP_IN_18,
  SP_IN_17,
  SP_IN_16,
  SP_IN_7,
  SP_IN_6,
  SP_IN_5,
  SP_IN_4,
  SP_IN_3,
  SP_IN_2,
  SP_IN_1,
  SP_IN_0,
  SP_IN_m,
  LIFT_MOTOR_SENSOR_IF_WE_i,
  N_1710,
  DEBUG_IF_WE_i,
  CCHL_IF_WE_i,
  MAINS_LEVEL_IF_WE_i,
  STAND_IF_WE_i,
  GANTRY_BRAKE_IF_WE_i,
  GANTRY_96V_IF_WE_i,
  GANTRY_EMOPS_IF_WE_i,
  PWR_IF_WE_i,
  ILIM_DAC_RE,
  un2_opb_fifo_wdata_i_0_a2_0_1,
  GANTRY_BRK3_IF_WE,
  GANTRY_EMOPS_IF_WE,
  GANTRY_96V_IF_WE,
  EXT_BRAKE_IF_WE,
  CCHL_IF_RE,
  CCHL_IF_WE,
  ADCSELMUX_IF_RE,
  ADCSELMUX_IF_WE,
  DEBUG_IF_RE,
  DEBUG_IF_WE,
  GPIO_FREE_IF_RE,
  N_1711,
  GANTRY_BRAKE_IF_WE,
  EEP_WE,
  SP1_WE,
  dev_sp14,
  SP1_RE_1,
  N_1697,
  N_1690,
  SPD_DMD_IF_RE,
  MAINS_LEVEL_IF_RE,
  LIFT_MOTOR_SENSOR_IF_RE,
  PWR_IF_RE,
  STAND_IF_RE,
  GANTRY_BRAKE_IF_RE,
  LIFT_96V_IF_RE,
  SPD_EMOPS_IF_RE,
  EXT_BRAKE_IF_RE,
  SERVICE_PENDANT_IF_RE,
  ADC_WE_0_a2_1z,
  GANTRY_EMOPS_IF_RE,
  N_1740,
  GANTRY_96V_IF_RE,
  N_1719,
  SP1_RE_2,
  un47_DEC_DO_1z,
  dev_sp14_2,
  N_1581,
  N_1677,
  N_1693,
  N_191,
  N_1578,
  N_1687,
  ILIM_DAC_RE_d1,
  un1_SP1_RE_d1_1z,
  N_1576,
  OPB_RE,
  N_1691,
  N_1686,
  N_1714,
  N_1705,
  EEP_WE_i,
  N_1737,
  N_1683,
  SPD_DMD_IF_WE,
  SPD_EMOPS_IF_WE,
  LIFT_MOTOR_SENSOR_IF_WE,
  LIFT_96V_IF_WE,
  SPD_EMOPS_IF_WE_i,
  N_1709,
  SPD_DMD_IF_WE_i,
  LIFT_96V_IF_WE_i,
  N_1712,
  STAND_IF_WE,
  N_1575,
  SERVICE_PENDANT_IF_WE,
  PWR_IF_WE,
  MAINS_LEVEL_IF_WE,
  N_1701,
  GPIO_FREE_IF_WE,
  OPB_WE,
  GANTRY_BRK3_IF_RE,
  GANTRY_BRK3_IF_RE_d1_1z,
  GANTRY_BRK3_RET_IF_RE,
  GANTRY_BRK3_RET_IF_RE_d1_1z,
  GANTRY_MOT_IF_RE,
  GANTRY_MOT_IF_RE_d1_1z,
  LIFT_MOT_IF_RE,
  LIFT_MOT_IF_RE_d1_1z,
  MSSB_SRV_RE_d1_1z,
  MSSB_STN_RE_d1_1z,
  COUNTER_RE,
  COUNTER_RE_d1_1z,
  ADC_RE,
  ADC_RE_d1_1z,
  GANTRY_BRK1_IF_RE,
  GANTRY_BRK1_IF_RE_d1_1z,
  GANTRY_BRK1_RET_IF_RE,
  GANTRY_BRK1_RET_IF_RE_d1_1z,
  GANTRY_BRK2_IF_RE,
  GANTRY_BRK2_IF_RE_d1_1z,
  GANTRY_BRK2_RET_IF_RE,
  GANTRY_BRK2_RET_IF_RE_d1_1z,
  FPGA_100M_CLK,
  RESET_N_arst,
  EEP_RE_d1_1z
)
;
output [7:0] un1_OSC_CT_IN ;
input [7:0] GPIO_IN ;
input [31:0] OPB_ADDR ;
input [7:0] EEP_IN ;
input [7:0] OSC_CT_IN ;
input [7:0] ILIM_DAC_IN ;
input [7:0] ADC_IN ;
input [7:0] GANTRY_BRK2_IN ;
input [7:0] GANTRY_BRK2_RET_IN ;
input [7:0] GANTRY_BRK1_IN ;
input [7:0] GANTRY_BRK1_RET_IN ;
input [7:0] MSSB_SRV_IN ;
input [7:0] MSSB_STN_IN ;
input [7:0] GANTRY_BRK3_RET_IN ;
input [7:0] LIFT_MOT_IN ;
input [7:0] GANTRY_BRK3_IN ;
input [7:0] GANTRY_MOT_IN ;
input SP_IN_23 ;
input SP_IN_22 ;
input SP_IN_21 ;
input SP_IN_20 ;
input SP_IN_19 ;
input SP_IN_18 ;
input SP_IN_17 ;
input SP_IN_16 ;
input SP_IN_7 ;
input SP_IN_6 ;
input SP_IN_5 ;
input SP_IN_4 ;
input SP_IN_3 ;
input SP_IN_2 ;
input SP_IN_1 ;
input SP_IN_0 ;
output [23:16] SP_IN_m ;
output LIFT_MOTOR_SENSOR_IF_WE_i ;
input N_1710 ;
output DEBUG_IF_WE_i ;
output CCHL_IF_WE_i ;
output MAINS_LEVEL_IF_WE_i ;
output STAND_IF_WE_i ;
output GANTRY_BRAKE_IF_WE_i ;
output GANTRY_96V_IF_WE_i ;
output GANTRY_EMOPS_IF_WE_i ;
output PWR_IF_WE_i ;
output ILIM_DAC_RE ;
input un2_opb_fifo_wdata_i_0_a2_0_1 ;
output GANTRY_BRK3_IF_WE ;
output GANTRY_EMOPS_IF_WE ;
output GANTRY_96V_IF_WE ;
output EXT_BRAKE_IF_WE ;
output CCHL_IF_RE ;
output CCHL_IF_WE ;
output ADCSELMUX_IF_RE ;
output ADCSELMUX_IF_WE ;
output DEBUG_IF_RE ;
output DEBUG_IF_WE ;
output GPIO_FREE_IF_RE ;
output N_1711 ;
output GANTRY_BRAKE_IF_WE ;
output EEP_WE ;
output SP1_WE ;
output dev_sp14 ;
output SP1_RE_1 ;
output N_1697 ;
output N_1690 ;
output SPD_DMD_IF_RE ;
output MAINS_LEVEL_IF_RE ;
output LIFT_MOTOR_SENSOR_IF_RE ;
output PWR_IF_RE ;
output STAND_IF_RE ;
output GANTRY_BRAKE_IF_RE ;
output LIFT_96V_IF_RE ;
output SPD_EMOPS_IF_RE ;
output EXT_BRAKE_IF_RE ;
output SERVICE_PENDANT_IF_RE ;
output ADC_WE_0_a2_1z ;
output GANTRY_EMOPS_IF_RE ;
input N_1740 ;
output GANTRY_96V_IF_RE ;
input N_1719 ;
output SP1_RE_2 ;
output un47_DEC_DO_1z ;
output dev_sp14_2 ;
input N_1581 ;
input N_1677 ;
output N_1693 ;
input N_191 ;
output N_1578 ;
output N_1687 ;
input ILIM_DAC_RE_d1 ;
output un1_SP1_RE_d1_1z ;
output N_1576 ;
input OPB_RE ;
output N_1691 ;
output N_1686 ;
output N_1714 ;
output N_1705 ;
output EEP_WE_i ;
input N_1737 ;
output N_1683 ;
output SPD_DMD_IF_WE ;
output SPD_EMOPS_IF_WE ;
output LIFT_MOTOR_SENSOR_IF_WE ;
output LIFT_96V_IF_WE ;
output SPD_EMOPS_IF_WE_i ;
input N_1709 ;
output SPD_DMD_IF_WE_i ;
output LIFT_96V_IF_WE_i ;
input N_1712 ;
output STAND_IF_WE ;
input N_1575 ;
output SERVICE_PENDANT_IF_WE ;
output PWR_IF_WE ;
output MAINS_LEVEL_IF_WE ;
input N_1701 ;
output GPIO_FREE_IF_WE ;
input OPB_WE ;
output GANTRY_BRK3_IF_RE ;
output GANTRY_BRK3_IF_RE_d1_1z ;
output GANTRY_BRK3_RET_IF_RE ;
output GANTRY_BRK3_RET_IF_RE_d1_1z ;
output GANTRY_MOT_IF_RE ;
output GANTRY_MOT_IF_RE_d1_1z ;
output LIFT_MOT_IF_RE ;
output LIFT_MOT_IF_RE_d1_1z ;
output MSSB_SRV_RE_d1_1z ;
output MSSB_STN_RE_d1_1z ;
output COUNTER_RE ;
output COUNTER_RE_d1_1z ;
output ADC_RE ;
output ADC_RE_d1_1z ;
output GANTRY_BRK1_IF_RE ;
output GANTRY_BRK1_IF_RE_d1_1z ;
output GANTRY_BRK1_RET_IF_RE ;
output GANTRY_BRK1_RET_IF_RE_d1_1z ;
output GANTRY_BRK2_IF_RE ;
output GANTRY_BRK2_IF_RE_d1_1z ;
output GANTRY_BRK2_RET_IF_RE ;
output GANTRY_BRK2_RET_IF_RE_d1_1z ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output EEP_RE_d1_1z ;
wire SP_IN_23 ;
wire SP_IN_22 ;
wire SP_IN_21 ;
wire SP_IN_20 ;
wire SP_IN_19 ;
wire SP_IN_18 ;
wire SP_IN_17 ;
wire SP_IN_16 ;
wire SP_IN_7 ;
wire SP_IN_6 ;
wire SP_IN_5 ;
wire SP_IN_4 ;
wire SP_IN_3 ;
wire SP_IN_2 ;
wire SP_IN_1 ;
wire SP_IN_0 ;
wire LIFT_MOTOR_SENSOR_IF_WE_i ;
wire N_1710 ;
wire DEBUG_IF_WE_i ;
wire CCHL_IF_WE_i ;
wire MAINS_LEVEL_IF_WE_i ;
wire STAND_IF_WE_i ;
wire GANTRY_BRAKE_IF_WE_i ;
wire GANTRY_96V_IF_WE_i ;
wire GANTRY_EMOPS_IF_WE_i ;
wire PWR_IF_WE_i ;
wire ILIM_DAC_RE ;
wire un2_opb_fifo_wdata_i_0_a2_0_1 ;
wire GANTRY_BRK3_IF_WE ;
wire GANTRY_EMOPS_IF_WE ;
wire GANTRY_96V_IF_WE ;
wire EXT_BRAKE_IF_WE ;
wire CCHL_IF_RE ;
wire CCHL_IF_WE ;
wire ADCSELMUX_IF_RE ;
wire ADCSELMUX_IF_WE ;
wire DEBUG_IF_RE ;
wire DEBUG_IF_WE ;
wire GPIO_FREE_IF_RE ;
wire N_1711 ;
wire GANTRY_BRAKE_IF_WE ;
wire EEP_WE ;
wire SP1_WE ;
wire dev_sp14 ;
wire SP1_RE_1 ;
wire N_1697 ;
wire N_1690 ;
wire SPD_DMD_IF_RE ;
wire MAINS_LEVEL_IF_RE ;
wire LIFT_MOTOR_SENSOR_IF_RE ;
wire PWR_IF_RE ;
wire STAND_IF_RE ;
wire GANTRY_BRAKE_IF_RE ;
wire LIFT_96V_IF_RE ;
wire SPD_EMOPS_IF_RE ;
wire EXT_BRAKE_IF_RE ;
wire SERVICE_PENDANT_IF_RE ;
wire ADC_WE_0_a2_1z ;
wire GANTRY_EMOPS_IF_RE ;
wire N_1740 ;
wire GANTRY_96V_IF_RE ;
wire N_1719 ;
wire SP1_RE_2 ;
wire un47_DEC_DO_1z ;
wire dev_sp14_2 ;
wire N_1581 ;
wire N_1677 ;
wire N_1693 ;
wire N_191 ;
wire N_1578 ;
wire N_1687 ;
wire ILIM_DAC_RE_d1 ;
wire un1_SP1_RE_d1_1z ;
wire N_1576 ;
wire OPB_RE ;
wire N_1691 ;
wire N_1686 ;
wire N_1714 ;
wire N_1705 ;
wire EEP_WE_i ;
wire N_1737 ;
wire N_1683 ;
wire SPD_DMD_IF_WE ;
wire SPD_EMOPS_IF_WE ;
wire LIFT_MOTOR_SENSOR_IF_WE ;
wire LIFT_96V_IF_WE ;
wire SPD_EMOPS_IF_WE_i ;
wire N_1709 ;
wire SPD_DMD_IF_WE_i ;
wire LIFT_96V_IF_WE_i ;
wire N_1712 ;
wire STAND_IF_WE ;
wire N_1575 ;
wire SERVICE_PENDANT_IF_WE ;
wire PWR_IF_WE ;
wire MAINS_LEVEL_IF_WE ;
wire N_1701 ;
wire GPIO_FREE_IF_WE ;
wire OPB_WE ;
wire GANTRY_BRK3_IF_RE ;
wire GANTRY_BRK3_IF_RE_d1_1z ;
wire GANTRY_BRK3_RET_IF_RE ;
wire GANTRY_BRK3_RET_IF_RE_d1_1z ;
wire GANTRY_MOT_IF_RE ;
wire GANTRY_MOT_IF_RE_d1_1z ;
wire LIFT_MOT_IF_RE ;
wire LIFT_MOT_IF_RE_d1_1z ;
wire MSSB_SRV_RE_d1_1z ;
wire MSSB_STN_RE_d1_1z ;
wire COUNTER_RE ;
wire COUNTER_RE_d1_1z ;
wire ADC_RE ;
wire ADC_RE_d1_1z ;
wire GANTRY_BRK1_IF_RE ;
wire GANTRY_BRK1_IF_RE_d1_1z ;
wire GANTRY_BRK1_RET_IF_RE ;
wire GANTRY_BRK1_RET_IF_RE_d1_1z ;
wire GANTRY_BRK2_IF_RE ;
wire GANTRY_BRK2_IF_RE_d1_1z ;
wire GANTRY_BRK2_RET_IF_RE ;
wire GANTRY_BRK2_RET_IF_RE_d1_1z ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire EEP_RE_d1_1z ;
wire [7:0] SP_IN_m_Z;
wire [7:0] un1_OSC_CT_IN_iv_6_Z;
wire [7:0] un1_OSC_CT_IN_iv_5_Z;
wire [7:0] un1_OSC_CT_IN_iv_4_Z;
wire [7:0] un1_OSC_CT_IN_iv_3_Z;
wire [7:0] un1_OSC_CT_IN_iv_2_Z;
wire [7:0] un1_OSC_CT_IN_iv_1_Z;
wire [7:0] un1_OSC_CT_IN_iv_0_Z;
wire [7:0] un1_OSC_CT_IN_iv_12_Z;
wire [7:0] un1_OSC_CT_IN_iv_11_Z;
wire VCC ;
wire EEP_RE ;
wire GND ;
wire CLOCK_RE_d1_Z ;
wire CLOCK_RE ;
wire SP2_RE_d1_Z ;
wire SP2_RE ;
wire SP1_RE_d1_Z ;
wire SP1_RE ;
wire MSSB_STN_RE ;
wire MSSB_SRV_RE ;
wire g0_0_0_Z ;
wire g0_0 ;
wire g0_1_5 ;
wire g0_2_1 ;
wire GANTRY_m4_e_0 ;
wire GANTRY_m4_e_4 ;
wire g0_1_4 ;
wire g0_1_3 ;
wire g0_2_0 ;
wire g0_1_2 ;
wire g0_2 ;
wire g0_1_1_Z ;
wire g0_0_3_Z ;
wire N_1716 ;
wire N_1692 ;
wire g0_0_2_Z ;
wire g0_0_1_Z ;
wire g0_1_0_Z ;
wire g0_1 ;
wire SP1_WE_0_a2_0_1_0_Z ;
wire SP1_WE_0_a2_0_1_Z ;
wire EEP_WE_0_a2_1_Z ;
wire un47_DEC_DO_2_Z ;
wire GANTRY_m1_0_a2_0_Z ;
wire ADC_WE_0_a2_1_0_Z ;
wire N_1708 ;
wire EXT_BRAKE_IF_WE_0_a2_0_0_Z ;
wire GPIO_FREE_IF_WE_0_a2_1_0_Z ;
wire GPIO_FREE_IF_RE_0_a2_0_0_Z ;
wire GANTRY_m4_e_4_2_Z ;
wire un47_DEC_DO_12_Z ;
wire un47_DEC_DO_11_Z ;
wire un47_DEC_DO_10_Z ;
wire ADC_WE_0_a2_1_8_Z ;
wire ADC_WE_0_a2_1_7_Z ;
wire GANTRY_BRAKE_IF_RE_0_a2_0 ;
wire STAND_IF_RE_0_a2_0_Z ;
wire LIFT_96V_IF_RE_0_a2_0_out ;
wire N_1727 ;
wire LIFT_MOT_IF_RE_0_a2_1 ;
wire CLOCK_RE_0_a2_0 ;
wire GANTRY_BRK3_IF_WE_0_a2_1_1_Z ;
wire ADC_WE_0_a2_0_2_Z ;
wire un47_DEC_DO_9_Z ;
wire ADC_WE_0_a2_1_10_Z ;
wire ADC_WE_0_a2_1_9_Z ;
wire GANTRY_m2_0_a2_0_Z ;
wire N_1760 ;
wire EEP_RE_0_a2_0_Z ;
wire N_5194 ;
wire LIFT_MOT_IF_RE_0_a2_2_0_Z ;
wire N_5292 ;
wire N_5291 ;
wire N_5290 ;
wire N_5289 ;
wire N_5288 ;
wire N_5287 ;
wire N_5286 ;
wire N_5285 ;
wire N_5284 ;
wire N_5283 ;
wire N_5282 ;
wire N_5281 ;
wire N_5280 ;
wire N_5279 ;
wire N_5278 ;
wire N_5277 ;
// @8:259
  SLE EEP_RE_d1 (
	.Q(EEP_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(EEP_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE GANTRY_BRK2_RET_IF_RE_d1 (
	.Q(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK2_RET_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE GANTRY_BRK2_IF_RE_d1 (
	.Q(GANTRY_BRK2_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK2_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE GANTRY_BRK1_RET_IF_RE_d1 (
	.Q(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK1_RET_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE GANTRY_BRK1_IF_RE_d1 (
	.Q(GANTRY_BRK1_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK1_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE CLOCK_RE_d1 (
	.Q(CLOCK_RE_d1_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(CLOCK_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE ADC_RE_d1 (
	.Q(ADC_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(ADC_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE COUNTER_RE_d1 (
	.Q(COUNTER_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(COUNTER_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE SP2_RE_d1 (
	.Q(SP2_RE_d1_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP2_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE SP1_RE_d1 (
	.Q(SP1_RE_d1_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP1_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE MSSB_STN_RE_d1 (
	.Q(MSSB_STN_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(MSSB_STN_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE MSSB_SRV_RE_d1 (
	.Q(MSSB_SRV_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(MSSB_SRV_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE LIFT_MOT_IF_RE_d1 (
	.Q(LIFT_MOT_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(LIFT_MOT_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE GANTRY_MOT_IF_RE_d1 (
	.Q(GANTRY_MOT_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_MOT_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE GANTRY_BRK3_RET_IF_RE_d1 (
	.Q(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK3_RET_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:259
  SLE GANTRY_BRK3_IF_RE_d1 (
	.Q(GANTRY_BRK3_IF_RE_d1_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GANTRY_BRK3_IF_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 g0_0_1 (
	.A(OPB_WE),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[3]),
	.Y(g0_0_0_Z)
);
defparam g0_0_1.INIT=8'h08;
  CFG3 g0_0_0 (
	.A(OPB_WE),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[3]),
	.Y(g0_0)
);
defparam g0_0_0.INIT=8'h08;
// @8:333
  CFG3 SP2_RE_d1_RNI817UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_23),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[23])
);
defparam SP2_RE_d1_RNI817UG.INIT=8'hC8;
// @8:333
  CFG3 SP2_RE_d1_RNI707UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_22),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[22])
);
defparam SP2_RE_d1_RNI707UG.INIT=8'hC8;
// @8:333
  CFG3 SP2_RE_d1_RNI6V6UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_21),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[21])
);
defparam SP2_RE_d1_RNI6V6UG.INIT=8'hC8;
// @8:333
  CFG3 SP2_RE_d1_RNI5U6UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_20),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[20])
);
defparam SP2_RE_d1_RNI5U6UG.INIT=8'hC8;
// @8:333
  CFG3 SP2_RE_d1_RNID56UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_19),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[19])
);
defparam SP2_RE_d1_RNID56UG.INIT=8'hC8;
// @8:333
  CFG3 SP2_RE_d1_RNIC46UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_18),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[18])
);
defparam SP2_RE_d1_RNIC46UG.INIT=8'hC8;
// @8:333
  CFG3 SP2_RE_d1_RNIB36UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_17),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[17])
);
defparam SP2_RE_d1_RNIB36UG.INIT=8'hC8;
// @8:333
  CFG3 SP2_RE_d1_RNIA26UG (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_16),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m[16])
);
defparam SP2_RE_d1_RNIA26UG.INIT=8'hC8;
// @8:333
  CFG3 \un1_OSC_CT_IN_iv_12_RNO[7]  (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_7),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m_Z[7])
);
defparam \un1_OSC_CT_IN_iv_12_RNO[7] .INIT=8'hC8;
// @8:333
  CFG3 \un1_OSC_CT_IN_iv_12_RNO[6]  (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_6),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m_Z[6])
);
defparam \un1_OSC_CT_IN_iv_12_RNO[6] .INIT=8'hC8;
// @8:333
  CFG3 \un1_OSC_CT_IN_iv_12_RNO[5]  (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_5),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m_Z[5])
);
defparam \un1_OSC_CT_IN_iv_12_RNO[5] .INIT=8'hC8;
// @8:333
  CFG3 \un1_OSC_CT_IN_iv_12_RNO[4]  (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_4),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m_Z[4])
);
defparam \un1_OSC_CT_IN_iv_12_RNO[4] .INIT=8'hC8;
// @8:333
  CFG3 \un1_OSC_CT_IN_iv_12_RNO[3]  (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_3),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m_Z[3])
);
defparam \un1_OSC_CT_IN_iv_12_RNO[3] .INIT=8'hC8;
// @8:333
  CFG3 \un1_OSC_CT_IN_iv_12_RNO[2]  (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_2),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m_Z[2])
);
defparam \un1_OSC_CT_IN_iv_12_RNO[2] .INIT=8'hC8;
// @8:333
  CFG3 \un1_OSC_CT_IN_iv_12_RNO[1]  (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_1),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m_Z[1])
);
defparam \un1_OSC_CT_IN_iv_12_RNO[1] .INIT=8'hC8;
// @8:333
  CFG3 \un1_OSC_CT_IN_iv_12_RNO[0]  (
	.A(SP2_RE_d1_Z),
	.B(SP_IN_0),
	.C(SP1_RE_d1_Z),
	.Y(SP_IN_m_Z[0])
);
defparam \un1_OSC_CT_IN_iv_12_RNO[0] .INIT=8'hC8;
  CFG2 g0_20 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.Y(g0_1_5)
);
defparam g0_20.INIT=4'h8;
  CFG3 g0_19 (
	.A(OPB_ADDR[3]),
	.B(OPB_WE),
	.C(OPB_ADDR[0]),
	.Y(g0_2_1)
);
defparam g0_19.INIT=8'h80;
// @8:256
  CFG4 ADC_WE_0_a2_1_10_RNIFD0DP1 (
	.A(g0_1_5),
	.B(g0_2_1),
	.C(GANTRY_m4_e_0),
	.D(GANTRY_m4_e_4),
	.Y(GPIO_FREE_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNIFD0DP1.INIT=16'h8000;
  CFG3 g0_17 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[3]),
	.C(OPB_WE),
	.Y(g0_1_4)
);
defparam g0_17.INIT=8'h40;
// @8:241
  CFG4 ADC_WE_0_a2_1_10_RNIAQT7K1_0 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(g0_1_4),
	.D(N_1701),
	.Y(MAINS_LEVEL_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNIAQT7K1_0.INIT=16'h8000;
  CFG2 g0_15 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[2]),
	.Y(g0_1_3)
);
defparam g0_15.INIT=4'h1;
  CFG3 g0_14 (
	.A(OPB_ADDR[3]),
	.B(OPB_WE),
	.C(OPB_ADDR[0]),
	.Y(g0_2_0)
);
defparam g0_14.INIT=8'h04;
// @8:211
  CFG4 ADC_WE_0_a2_1_10_RNIFD0DP1_0 (
	.A(g0_1_3),
	.B(g0_2_0),
	.C(GANTRY_m4_e_0),
	.D(GANTRY_m4_e_4),
	.Y(PWR_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNIFD0DP1_0.INIT=16'h8000;
  CFG2 g0_12 (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR[2]),
	.Y(g0_1_2)
);
defparam g0_12.INIT=4'h2;
  CFG3 g0_11 (
	.A(OPB_ADDR[3]),
	.B(OPB_WE),
	.C(OPB_ADDR[1]),
	.Y(g0_2)
);
defparam g0_11.INIT=8'h08;
// @8:238
  CFG4 ADC_WE_0_a2_1_10_RNIFD0DP1_1 (
	.A(g0_1_2),
	.B(g0_2),
	.C(GANTRY_m4_e_0),
	.D(GANTRY_m4_e_4),
	.Y(SERVICE_PENDANT_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNIFD0DP1_1.INIT=16'h8000;
  CFG3 g0_7 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[3]),
	.C(OPB_WE),
	.Y(g0_1_1_Z)
);
defparam g0_7.INIT=8'h40;
// @8:235
  CFG4 ADC_WE_0_a2_1_10_RNI30D5H1_0 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(g0_1_1_Z),
	.D(N_1575),
	.Y(STAND_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNI30D5H1_0.INIT=16'h0080;
  CFG2 g0_0_4 (
	.A(N_1712),
	.B(OPB_WE),
	.Y(g0_0_3_Z)
);
defparam g0_0_4.INIT=4'h7;
// @8:256
  CFG2 g0_9 (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR[1]),
	.Y(N_1716)
);
defparam g0_9.INIT=4'h8;
// @8:219
  CFG2 ADC_WE_0_a2_1_10_RNI5STQ51 (
	.A(GANTRY_m4_e_4),
	.B(GANTRY_m4_e_0),
	.Y(N_1692)
);
defparam ADC_WE_0_a2_1_10_RNI5STQ51.INIT=4'h8;
// @15:377
  CFG4 ADC_WE_0_a2_1_10_RNIPA3OI1_0 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(N_1716),
	.D(g0_0_3_Z),
	.Y(LIFT_96V_IF_WE_i)
);
defparam ADC_WE_0_a2_1_10_RNIPA3OI1_0.INIT=16'hFF7F;
  CFG2 g0_0_3 (
	.A(N_1712),
	.B(OPB_WE),
	.Y(g0_0_2_Z)
);
defparam g0_0_3.INIT=4'h7;
// @15:329
  CFG4 ADC_WE_0_a2_1_10_RNIDTFGA1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(g0_0_2_Z),
	.D(N_1575),
	.Y(SPD_DMD_IF_WE_i)
);
defparam ADC_WE_0_a2_1_10_RNIDTFGA1.INIT=16'hFFF7;
  CFG2 g0_0_2 (
	.A(N_1712),
	.B(OPB_WE),
	.Y(g0_0_1_Z)
);
defparam g0_0_2.INIT=4'h7;
// @15:345
  CFG4 ADC_WE_0_a2_1_10_RNIPA3OI1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(N_1709),
	.D(g0_0_1_Z),
	.Y(SPD_EMOPS_IF_WE_i)
);
defparam ADC_WE_0_a2_1_10_RNIPA3OI1.INIT=16'hFF7F;
  CFG3 g0_1_1 (
	.A(OPB_WE),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.Y(g0_1_0_Z)
);
defparam g0_1_1.INIT=8'h80;
// @8:232
  CFG4 ADC_WE_0_a2_1_10_RNIPA3OI1_2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(g0_1_0_Z),
	.D(N_1712),
	.Y(LIFT_96V_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNIPA3OI1_2.INIT=16'h8000;
// @8:229
  CFG4 ADC_WE_0_a2_1_10_RNIAQT7K1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(g0_0_0_Z),
	.D(N_1701),
	.Y(LIFT_MOTOR_SENSOR_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNIAQT7K1.INIT=16'h8000;
  CFG3 g0_1_0 (
	.A(OPB_WE),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.Y(g0_1)
);
defparam g0_1_0.INIT=8'h20;
// @8:226
  CFG4 ADC_WE_0_a2_1_10_RNIPA3OI1_1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(g0_1),
	.D(N_1712),
	.Y(SPD_EMOPS_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNIPA3OI1_1.INIT=16'h8000;
// @8:223
  CFG4 ADC_WE_0_a2_1_10_RNI30D5H1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(g0_0),
	.D(N_1575),
	.Y(SPD_DMD_IF_WE)
);
defparam ADC_WE_0_a2_1_10_RNI30D5H1.INIT=16'h0080;
// @8:159
  CFG4 SP1_WE_0_a2_0_1 (
	.A(OPB_ADDR[7]),
	.B(SP1_WE_0_a2_0_1_0_Z),
	.C(OPB_ADDR[10]),
	.D(OPB_ADDR[8]),
	.Y(SP1_WE_0_a2_0_1_Z)
);
defparam SP1_WE_0_a2_0_1.INIT=16'h0004;
// @8:159
  CFG4 SP1_WE_0_a2_0_1_0 (
	.A(OPB_ADDR[19]),
	.B(OPB_ADDR[12]),
	.C(OPB_ADDR[9]),
	.D(OPB_ADDR[6]),
	.Y(SP1_WE_0_a2_0_1_0_Z)
);
defparam SP1_WE_0_a2_0_1_0.INIT=16'h0001;
// @8:208
  CFG4 EEP_WE_0_a2_i (
	.A(OPB_ADDR[19]),
	.B(EEP_WE_0_a2_1_Z),
	.C(N_1683),
	.D(N_1737),
	.Y(EEP_WE_i)
);
defparam EEP_WE_0_a2_i.INIT=16'h7FFF;
// @8:259
  CFG2 un47_DEC_DO_2 (
	.A(COUNTER_RE_d1_1z),
	.B(EEP_RE_d1_1z),
	.Y(un47_DEC_DO_2_Z)
);
defparam un47_DEC_DO_2.INIT=4'h1;
// @8:174
  CFG2 GANTRY_m1_0_a2_0 (
	.A(OPB_ADDR[16]),
	.B(OPB_ADDR[18]),
	.Y(GANTRY_m1_0_a2_0_Z)
);
defparam GANTRY_m1_0_a2_0.INIT=4'h8;
// @8:171
  CFG2 ADC_WE_0_a2_1_0 (
	.A(OPB_ADDR[22]),
	.B(OPB_ADDR[23]),
	.Y(ADC_WE_0_a2_1_0_Z)
);
defparam ADC_WE_0_a2_1_0.INIT=4'h1;
// @8:186
  CFG2 GANTRY_BRK1_RET_IF_RE_0_a2_0 (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[14]),
	.Y(N_1705)
);
defparam GANTRY_BRK1_RET_IF_RE_0_a2_0.INIT=4'h4;
// @8:179
  CFG2 GANTRY_BRK2_IF_RE_0_a2_0 (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[14]),
	.Y(N_1714)
);
defparam GANTRY_BRK2_IF_RE_0_a2_0.INIT=4'h2;
// @8:173
  CFG2 GANTRY_MOT_IF_RE_0_a2_0 (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[14]),
	.Y(N_1686)
);
defparam GANTRY_MOT_IF_RE_0_a2_0.INIT=4'h1;
// @8:162
  CFG2 SP2_WE_0_a2_0 (
	.A(OPB_WE),
	.B(OPB_ADDR[17]),
	.Y(N_1691)
);
defparam SP2_WE_0_a2_0.INIT=4'h8;
// @8:170
  CFG2 ADC_RE_0_a2_0 (
	.A(OPB_RE),
	.B(OPB_ADDR[17]),
	.Y(N_1708)
);
defparam ADC_RE_0_a2_0.INIT=4'h8;
// @8:194
  CFG2 GANTRY_BRK3_RET_IF_RE_0_o2 (
	.A(OPB_ADDR[13]),
	.B(OPB_ADDR[14]),
	.Y(N_1576)
);
defparam GANTRY_BRK3_RET_IF_RE_0_o2.INIT=4'h7;
// @8:333
  CFG2 un1_SP1_RE_d1 (
	.A(SP1_RE_d1_Z),
	.B(SP2_RE_d1_Z),
	.Y(un1_SP1_RE_d1_1z)
);
defparam un1_SP1_RE_d1.INIT=4'hE;
// @8:244
  CFG3 EXT_BRAKE_IF_WE_0_a2_0_0 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[3]),
	.C(OPB_WE),
	.Y(EXT_BRAKE_IF_WE_0_a2_0_0_Z)
);
defparam EXT_BRAKE_IF_WE_0_a2_0_0.INIT=8'h40;
// @8:256
  CFG3 GPIO_FREE_IF_WE_0_a2_1_0 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[3]),
	.C(OPB_WE),
	.Y(GPIO_FREE_IF_WE_0_a2_1_0_Z)
);
defparam GPIO_FREE_IF_WE_0_a2_1_0.INIT=8'h80;
// @8:255
  CFG3 GPIO_FREE_IF_RE_0_a2_0_0 (
	.A(OPB_ADDR[2]),
	.B(OPB_RE),
	.C(OPB_ADDR[3]),
	.Y(GPIO_FREE_IF_RE_0_a2_0_0_Z)
);
defparam GPIO_FREE_IF_RE_0_a2_0_0.INIT=8'h80;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_6[2]  (
	.A(GANTRY_MOT_IN[2]),
	.B(GANTRY_BRK3_RET_IN[2]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[2])
);
defparam \un1_OSC_CT_IN_iv_6[2] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_5[2]  (
	.A(MSSB_STN_IN[2]),
	.B(GANTRY_BRK3_IN[2]),
	.C(MSSB_STN_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[2])
);
defparam \un1_OSC_CT_IN_iv_5[2] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_4[2]  (
	.A(MSSB_SRV_IN[2]),
	.B(LIFT_MOT_IN[2]),
	.C(MSSB_SRV_RE_d1_1z),
	.D(LIFT_MOT_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[2])
);
defparam \un1_OSC_CT_IN_iv_4[2] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_3[2]  (
	.A(GANTRY_BRK2_RET_IN[2]),
	.B(GANTRY_BRK2_IN[2]),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK2_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[2])
);
defparam \un1_OSC_CT_IN_iv_3[2] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_2[2]  (
	.A(GANTRY_BRK1_RET_IN[2]),
	.B(GANTRY_BRK1_IN[2]),
	.C(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[2])
);
defparam \un1_OSC_CT_IN_iv_2[2] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_1[2]  (
	.A(ADC_IN[2]),
	.B(ILIM_DAC_IN[2]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[2])
);
defparam \un1_OSC_CT_IN_iv_1[2] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_0[2]  (
	.A(OSC_CT_IN[2]),
	.B(EEP_IN[2]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[2])
);
defparam \un1_OSC_CT_IN_iv_0[2] .INIT=16'hEAC0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_6[6]  (
	.A(GANTRY_MOT_IN[6]),
	.B(GANTRY_BRK3_RET_IN[6]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[6])
);
defparam \un1_OSC_CT_IN_iv_6[6] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_5[6]  (
	.A(MSSB_STN_IN[6]),
	.B(GANTRY_BRK3_IN[6]),
	.C(MSSB_STN_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[6])
);
defparam \un1_OSC_CT_IN_iv_5[6] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_4[6]  (
	.A(MSSB_SRV_IN[6]),
	.B(LIFT_MOT_IN[6]),
	.C(MSSB_SRV_RE_d1_1z),
	.D(LIFT_MOT_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[6])
);
defparam \un1_OSC_CT_IN_iv_4[6] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_3[6]  (
	.A(GANTRY_BRK2_RET_IN[6]),
	.B(GANTRY_BRK2_IN[6]),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK2_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[6])
);
defparam \un1_OSC_CT_IN_iv_3[6] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_2[6]  (
	.A(GANTRY_BRK1_RET_IN[6]),
	.B(GANTRY_BRK1_IN[6]),
	.C(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[6])
);
defparam \un1_OSC_CT_IN_iv_2[6] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_1[6]  (
	.A(ADC_IN[6]),
	.B(ILIM_DAC_IN[6]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[6])
);
defparam \un1_OSC_CT_IN_iv_1[6] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_0[6]  (
	.A(OSC_CT_IN[6]),
	.B(EEP_IN[6]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[6])
);
defparam \un1_OSC_CT_IN_iv_0[6] .INIT=16'hEAC0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_6[0]  (
	.A(GANTRY_MOT_IN[0]),
	.B(GANTRY_BRK3_RET_IN[0]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[0])
);
defparam \un1_OSC_CT_IN_iv_6[0] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_5[0]  (
	.A(MSSB_STN_IN[0]),
	.B(GANTRY_BRK3_IN[0]),
	.C(MSSB_STN_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[0])
);
defparam \un1_OSC_CT_IN_iv_5[0] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_4[0]  (
	.A(MSSB_SRV_IN[0]),
	.B(LIFT_MOT_IN[0]),
	.C(MSSB_SRV_RE_d1_1z),
	.D(LIFT_MOT_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[0])
);
defparam \un1_OSC_CT_IN_iv_4[0] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_3[0]  (
	.A(GANTRY_BRK2_RET_IN[0]),
	.B(GANTRY_BRK2_IN[0]),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK2_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[0])
);
defparam \un1_OSC_CT_IN_iv_3[0] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_2[0]  (
	.A(GANTRY_BRK1_RET_IN[0]),
	.B(GANTRY_BRK1_IN[0]),
	.C(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[0])
);
defparam \un1_OSC_CT_IN_iv_2[0] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_1[0]  (
	.A(ADC_IN[0]),
	.B(ILIM_DAC_IN[0]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[0])
);
defparam \un1_OSC_CT_IN_iv_1[0] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_0[0]  (
	.A(OSC_CT_IN[0]),
	.B(EEP_IN[0]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[0])
);
defparam \un1_OSC_CT_IN_iv_0[0] .INIT=16'hEAC0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_6[4]  (
	.A(GANTRY_MOT_IN[4]),
	.B(GANTRY_BRK3_RET_IN[4]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[4])
);
defparam \un1_OSC_CT_IN_iv_6[4] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_5[4]  (
	.A(MSSB_STN_IN[4]),
	.B(GANTRY_BRK3_IN[4]),
	.C(MSSB_STN_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[4])
);
defparam \un1_OSC_CT_IN_iv_5[4] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_4[4]  (
	.A(MSSB_SRV_IN[4]),
	.B(LIFT_MOT_IN[4]),
	.C(MSSB_SRV_RE_d1_1z),
	.D(LIFT_MOT_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[4])
);
defparam \un1_OSC_CT_IN_iv_4[4] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_3[4]  (
	.A(GANTRY_BRK2_RET_IN[4]),
	.B(GANTRY_BRK2_IN[4]),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK2_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[4])
);
defparam \un1_OSC_CT_IN_iv_3[4] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_2[4]  (
	.A(GANTRY_BRK1_RET_IN[4]),
	.B(GANTRY_BRK1_IN[4]),
	.C(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[4])
);
defparam \un1_OSC_CT_IN_iv_2[4] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_1[4]  (
	.A(ADC_IN[4]),
	.B(ILIM_DAC_IN[4]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[4])
);
defparam \un1_OSC_CT_IN_iv_1[4] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_0[4]  (
	.A(OSC_CT_IN[4]),
	.B(EEP_IN[4]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[4])
);
defparam \un1_OSC_CT_IN_iv_0[4] .INIT=16'hEAC0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_6[5]  (
	.A(GANTRY_MOT_IN[5]),
	.B(GANTRY_BRK3_IN[5]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[5])
);
defparam \un1_OSC_CT_IN_iv_6[5] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_5[5]  (
	.A(LIFT_MOT_IN[5]),
	.B(GANTRY_BRK3_RET_IN[5]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[5])
);
defparam \un1_OSC_CT_IN_iv_5[5] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_4[5]  (
	.A(MSSB_STN_IN[5]),
	.B(MSSB_SRV_IN[5]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[5])
);
defparam \un1_OSC_CT_IN_iv_4[5] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_3[5]  (
	.A(GANTRY_BRK1_RET_IN[5]),
	.B(GANTRY_BRK1_IN[5]),
	.C(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[5])
);
defparam \un1_OSC_CT_IN_iv_3[5] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_2[5]  (
	.A(GANTRY_BRK2_RET_IN[5]),
	.B(GANTRY_BRK2_IN[5]),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK2_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[5])
);
defparam \un1_OSC_CT_IN_iv_2[5] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_1[5]  (
	.A(ADC_IN[5]),
	.B(ILIM_DAC_IN[5]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[5])
);
defparam \un1_OSC_CT_IN_iv_1[5] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_0[5]  (
	.A(OSC_CT_IN[5]),
	.B(EEP_IN[5]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[5])
);
defparam \un1_OSC_CT_IN_iv_0[5] .INIT=16'hEAC0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_6[1]  (
	.A(GANTRY_MOT_IN[1]),
	.B(GANTRY_BRK3_RET_IN[1]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[1])
);
defparam \un1_OSC_CT_IN_iv_6[1] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_5[1]  (
	.A(MSSB_STN_IN[1]),
	.B(GANTRY_BRK3_IN[1]),
	.C(MSSB_STN_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[1])
);
defparam \un1_OSC_CT_IN_iv_5[1] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_4[1]  (
	.A(MSSB_SRV_IN[1]),
	.B(LIFT_MOT_IN[1]),
	.C(MSSB_SRV_RE_d1_1z),
	.D(LIFT_MOT_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[1])
);
defparam \un1_OSC_CT_IN_iv_4[1] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_3[1]  (
	.A(GANTRY_BRK2_RET_IN[1]),
	.B(GANTRY_BRK2_IN[1]),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK2_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[1])
);
defparam \un1_OSC_CT_IN_iv_3[1] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_2[1]  (
	.A(GANTRY_BRK1_RET_IN[1]),
	.B(GANTRY_BRK1_IN[1]),
	.C(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[1])
);
defparam \un1_OSC_CT_IN_iv_2[1] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_1[1]  (
	.A(ADC_IN[1]),
	.B(ILIM_DAC_IN[1]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[1])
);
defparam \un1_OSC_CT_IN_iv_1[1] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_0[1]  (
	.A(OSC_CT_IN[1]),
	.B(EEP_IN[1]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[1])
);
defparam \un1_OSC_CT_IN_iv_0[1] .INIT=16'hEAC0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_6[7]  (
	.A(GANTRY_MOT_IN[7]),
	.B(GANTRY_BRK3_IN[7]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[7])
);
defparam \un1_OSC_CT_IN_iv_6[7] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_5[7]  (
	.A(LIFT_MOT_IN[7]),
	.B(GANTRY_BRK3_RET_IN[7]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[7])
);
defparam \un1_OSC_CT_IN_iv_5[7] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_4[7]  (
	.A(MSSB_STN_IN[7]),
	.B(MSSB_SRV_IN[7]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[7])
);
defparam \un1_OSC_CT_IN_iv_4[7] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_3[7]  (
	.A(GANTRY_BRK1_RET_IN[7]),
	.B(GANTRY_BRK1_IN[7]),
	.C(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[7])
);
defparam \un1_OSC_CT_IN_iv_3[7] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_2[7]  (
	.A(GANTRY_BRK2_RET_IN[7]),
	.B(GANTRY_BRK2_IN[7]),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK2_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[7])
);
defparam \un1_OSC_CT_IN_iv_2[7] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_1[7]  (
	.A(ADC_IN[7]),
	.B(ILIM_DAC_IN[7]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[7])
);
defparam \un1_OSC_CT_IN_iv_1[7] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_0[7]  (
	.A(OSC_CT_IN[7]),
	.B(EEP_IN[7]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[7])
);
defparam \un1_OSC_CT_IN_iv_0[7] .INIT=16'hEAC0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_6[3]  (
	.A(GANTRY_MOT_IN[3]),
	.B(GANTRY_BRK3_IN[3]),
	.C(GANTRY_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_6_Z[3])
);
defparam \un1_OSC_CT_IN_iv_6[3] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_5[3]  (
	.A(LIFT_MOT_IN[3]),
	.B(GANTRY_BRK3_RET_IN[3]),
	.C(LIFT_MOT_IF_RE_d1_1z),
	.D(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_5_Z[3])
);
defparam \un1_OSC_CT_IN_iv_5[3] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_4[3]  (
	.A(MSSB_STN_IN[3]),
	.B(MSSB_SRV_IN[3]),
	.C(MSSB_STN_RE_d1_1z),
	.D(MSSB_SRV_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_4_Z[3])
);
defparam \un1_OSC_CT_IN_iv_4[3] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_3[3]  (
	.A(GANTRY_BRK1_RET_IN[3]),
	.B(GANTRY_BRK1_IN[3]),
	.C(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_3_Z[3])
);
defparam \un1_OSC_CT_IN_iv_3[3] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_2[3]  (
	.A(GANTRY_BRK2_RET_IN[3]),
	.B(GANTRY_BRK2_IN[3]),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK2_IF_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_2_Z[3])
);
defparam \un1_OSC_CT_IN_iv_2[3] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_1[3]  (
	.A(ADC_IN[3]),
	.B(ILIM_DAC_IN[3]),
	.C(ADC_RE_d1_1z),
	.D(ILIM_DAC_RE_d1),
	.Y(un1_OSC_CT_IN_iv_1_Z[3])
);
defparam \un1_OSC_CT_IN_iv_1[3] .INIT=16'hECA0;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_0[3]  (
	.A(OSC_CT_IN[3]),
	.B(EEP_IN[3]),
	.C(EEP_RE_d1_1z),
	.D(COUNTER_RE_d1_1z),
	.Y(un1_OSC_CT_IN_iv_0_Z[3])
);
defparam \un1_OSC_CT_IN_iv_0[3] .INIT=16'hEAC0;
// @8:219
  CFG4 GANTRY_m4_e_4_2 (
	.A(OPB_ADDR[19]),
	.B(OPB_ADDR[11]),
	.C(OPB_ADDR[8]),
	.D(OPB_ADDR[12]),
	.Y(GANTRY_m4_e_4_2_Z)
);
defparam GANTRY_m4_e_4_2.INIT=16'h0001;
// @8:259
  CFG4 un47_DEC_DO_12 (
	.A(LIFT_MOT_IF_RE_d1_1z),
	.B(GANTRY_BRK3_RET_IF_RE_d1_1z),
	.C(GANTRY_BRK2_RET_IF_RE_d1_1z),
	.D(GANTRY_BRK1_RET_IF_RE_d1_1z),
	.Y(un47_DEC_DO_12_Z)
);
defparam un47_DEC_DO_12.INIT=16'h0001;
// @8:259
  CFG4 un47_DEC_DO_11 (
	.A(GANTRY_MOT_IF_RE_d1_1z),
	.B(GANTRY_BRK3_IF_RE_d1_1z),
	.C(GANTRY_BRK2_IF_RE_d1_1z),
	.D(GANTRY_BRK1_IF_RE_d1_1z),
	.Y(un47_DEC_DO_11_Z)
);
defparam un47_DEC_DO_11.INIT=16'h0001;
// @8:259
  CFG4 un47_DEC_DO_10 (
	.A(ILIM_DAC_RE_d1),
	.B(ADC_RE_d1_1z),
	.C(MSSB_SRV_RE_d1_1z),
	.D(MSSB_STN_RE_d1_1z),
	.Y(un47_DEC_DO_10_Z)
);
defparam un47_DEC_DO_10.INIT=16'h0001;
// @8:171
  CFG4 ADC_WE_0_a2_1_8 (
	.A(OPB_ADDR[31]),
	.B(OPB_ADDR[30]),
	.C(OPB_ADDR[27]),
	.D(OPB_ADDR[25]),
	.Y(ADC_WE_0_a2_1_8_Z)
);
defparam ADC_WE_0_a2_1_8.INIT=16'h0001;
// @8:171
  CFG4 ADC_WE_0_a2_1_7 (
	.A(OPB_ADDR[28]),
	.B(OPB_ADDR[21]),
	.C(OPB_ADDR[20]),
	.D(OPB_ADDR[15]),
	.Y(ADC_WE_0_a2_1_7_Z)
);
defparam ADC_WE_0_a2_1_7.INIT=16'h0001;
// @8:219
  CFG4 GANTRY_BRAKE_IF_RE_0_a2_0_0 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[1]),
	.D(OPB_ADDR[0]),
	.Y(GANTRY_BRAKE_IF_RE_0_a2_0)
);
defparam GANTRY_BRAKE_IF_RE_0_a2_0_0.INIT=16'h1000;
// @8:234
  CFG3 STAND_IF_RE_0_a2_0 (
	.A(OPB_ADDR[2]),
	.B(OPB_RE),
	.C(OPB_ADDR[3]),
	.Y(STAND_IF_RE_0_a2_0_Z)
);
defparam STAND_IF_RE_0_a2_0.INIT=8'h40;
// @8:231
  CFG3 LIFT_96V_IF_RE_0_a2_0_s (
	.A(OPB_ADDR[2]),
	.B(OPB_RE),
	.C(OPB_ADDR[3]),
	.Y(LIFT_96V_IF_RE_0_a2_0_out)
);
defparam LIFT_96V_IF_RE_0_a2_0_s.INIT=8'h08;
// @8:208
  CFG3 EEP_WE_0_a2_0 (
	.A(OPB_ADDR[16]),
	.B(OPB_ADDR[5]),
	.C(OPB_ADDR[4]),
	.Y(N_1687)
);
defparam EEP_WE_0_a2_0.INIT=8'h02;
// @8:162
  CFG2 SP2_WE_0_a2_2 (
	.A(N_1686),
	.B(OPB_ADDR[18]),
	.Y(N_1727)
);
defparam SP2_WE_0_a2_2.INIT=4'h2;
// @8:159
  CFG4 SP1_WE_0_o2 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[1]),
	.D(OPB_ADDR[0]),
	.Y(N_1578)
);
defparam SP1_WE_0_o2.INIT=16'hFFFE;
// @8:198
  CFG4 LIFT_MOT_IF_RE_0_a2_1_1 (
	.A(OPB_RE),
	.B(N_191),
	.C(OPB_ADDR[16]),
	.D(OPB_ADDR[12]),
	.Y(LIFT_MOT_IF_RE_0_a2_1)
);
defparam LIFT_MOT_IF_RE_0_a2_1_1.INIT=16'h0002;
// @8:164
  CFG4 CLOCK_RE_0_a2_0_0 (
	.A(OPB_ADDR[4]),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[16]),
	.D(OPB_ADDR[5]),
	.Y(CLOCK_RE_0_a2_0)
);
defparam CLOCK_RE_0_a2_0_0.INIT=16'h10F0;
// @8:183
  CFG4 GANTRY_BRK3_IF_WE_0_a2_1_1 (
	.A(GANTRY_m1_0_a2_0_Z),
	.B(N_191),
	.C(OPB_ADDR[19]),
	.D(OPB_ADDR[12]),
	.Y(GANTRY_BRK3_IF_WE_0_a2_1_1_Z)
);
defparam GANTRY_BRK3_IF_WE_0_a2_1_1.INIT=16'h0200;
// @8:171
  CFG4 ADC_WE_0_a2_0_2 (
	.A(OPB_ADDR[19]),
	.B(N_1576),
	.C(OPB_ADDR[18]),
	.D(OPB_ADDR[16]),
	.Y(ADC_WE_0_a2_0_2_Z)
);
defparam ADC_WE_0_a2_0_2.INIT=16'h0040;
// @8:259
  CFG4 un47_DEC_DO_9 (
	.A(CLOCK_RE_d1_Z),
	.B(SP2_RE_d1_Z),
	.C(SP1_RE_d1_Z),
	.D(un47_DEC_DO_2_Z),
	.Y(un47_DEC_DO_9_Z)
);
defparam un47_DEC_DO_9.INIT=16'h0100;
// @8:171
  CFG2 ADC_WE_0_a2_1_10 (
	.A(ADC_WE_0_a2_1_7_Z),
	.B(ADC_WE_0_a2_1_8_Z),
	.Y(ADC_WE_0_a2_1_10_Z)
);
defparam ADC_WE_0_a2_1_10.INIT=4'h8;
// @8:171
  CFG4 ADC_WE_0_a2_1_9 (
	.A(OPB_ADDR[24]),
	.B(ADC_WE_0_a2_1_0_Z),
	.C(OPB_ADDR[29]),
	.D(OPB_ADDR[26]),
	.Y(ADC_WE_0_a2_1_9_Z)
);
defparam ADC_WE_0_a2_1_9.INIT=16'h0004;
// @8:213
  CFG4 GANTRY_m2_0_a2_0 (
	.A(OPB_ADDR[4]),
	.B(GANTRY_m1_0_a2_0_Z),
	.C(OPB_RE),
	.D(OPB_ADDR[5]),
	.Y(GANTRY_m2_0_a2_0_Z)
);
defparam GANTRY_m2_0_a2_0.INIT=16'h0040;
// @8:198
  CFG4 LIFT_MOT_IF_RE_0_a2_0 (
	.A(OPB_ADDR[14]),
	.B(OPB_ADDR[18]),
	.C(OPB_ADDR[17]),
	.D(OPB_ADDR[13]),
	.Y(N_1693)
);
defparam LIFT_MOT_IF_RE_0_a2_0.INIT=16'h0001;
// @8:161
  CFG2 SP2_RE_0_a2_0 (
	.A(N_1727),
	.B(N_1708),
	.Y(N_1760)
);
defparam SP2_RE_0_a2_0.INIT=4'h8;
// @8:208
  CFG3 EEP_WE_0_a2_1 (
	.A(N_1687),
	.B(N_1691),
	.C(N_1727),
	.Y(EEP_WE_0_a2_1_Z)
);
defparam EEP_WE_0_a2_1.INIT=8'h80;
// @8:207
  CFG2 EEP_RE_0_a2_0 (
	.A(N_1760),
	.B(N_1687),
	.Y(EEP_RE_0_a2_0_Z)
);
defparam EEP_RE_0_a2_0.INIT=4'h8;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_12[2]  (
	.A(un1_OSC_CT_IN_iv_5_Z[2]),
	.B(un1_OSC_CT_IN_iv_4_Z[2]),
	.C(SP_IN_m_Z[2]),
	.D(un1_OSC_CT_IN_iv_6_Z[2]),
	.Y(un1_OSC_CT_IN_iv_12_Z[2])
);
defparam \un1_OSC_CT_IN_iv_12[2] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_11[2]  (
	.A(un1_OSC_CT_IN_iv_1_Z[2]),
	.B(un1_OSC_CT_IN_iv_0_Z[2]),
	.C(un1_OSC_CT_IN_iv_2_Z[2]),
	.D(un1_OSC_CT_IN_iv_3_Z[2]),
	.Y(un1_OSC_CT_IN_iv_11_Z[2])
);
defparam \un1_OSC_CT_IN_iv_11[2] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_12[6]  (
	.A(un1_OSC_CT_IN_iv_5_Z[6]),
	.B(un1_OSC_CT_IN_iv_4_Z[6]),
	.C(SP_IN_m_Z[6]),
	.D(un1_OSC_CT_IN_iv_6_Z[6]),
	.Y(un1_OSC_CT_IN_iv_12_Z[6])
);
defparam \un1_OSC_CT_IN_iv_12[6] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_11[6]  (
	.A(un1_OSC_CT_IN_iv_1_Z[6]),
	.B(un1_OSC_CT_IN_iv_0_Z[6]),
	.C(un1_OSC_CT_IN_iv_2_Z[6]),
	.D(un1_OSC_CT_IN_iv_3_Z[6]),
	.Y(un1_OSC_CT_IN_iv_11_Z[6])
);
defparam \un1_OSC_CT_IN_iv_11[6] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_12[0]  (
	.A(un1_OSC_CT_IN_iv_5_Z[0]),
	.B(un1_OSC_CT_IN_iv_4_Z[0]),
	.C(SP_IN_m_Z[0]),
	.D(un1_OSC_CT_IN_iv_6_Z[0]),
	.Y(un1_OSC_CT_IN_iv_12_Z[0])
);
defparam \un1_OSC_CT_IN_iv_12[0] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_11[0]  (
	.A(un1_OSC_CT_IN_iv_1_Z[0]),
	.B(un1_OSC_CT_IN_iv_0_Z[0]),
	.C(un1_OSC_CT_IN_iv_2_Z[0]),
	.D(un1_OSC_CT_IN_iv_3_Z[0]),
	.Y(un1_OSC_CT_IN_iv_11_Z[0])
);
defparam \un1_OSC_CT_IN_iv_11[0] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_12[4]  (
	.A(un1_OSC_CT_IN_iv_5_Z[4]),
	.B(un1_OSC_CT_IN_iv_4_Z[4]),
	.C(SP_IN_m_Z[4]),
	.D(un1_OSC_CT_IN_iv_6_Z[4]),
	.Y(un1_OSC_CT_IN_iv_12_Z[4])
);
defparam \un1_OSC_CT_IN_iv_12[4] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_11[4]  (
	.A(un1_OSC_CT_IN_iv_1_Z[4]),
	.B(un1_OSC_CT_IN_iv_0_Z[4]),
	.C(un1_OSC_CT_IN_iv_2_Z[4]),
	.D(un1_OSC_CT_IN_iv_3_Z[4]),
	.Y(un1_OSC_CT_IN_iv_11_Z[4])
);
defparam \un1_OSC_CT_IN_iv_11[4] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_12[5]  (
	.A(un1_OSC_CT_IN_iv_5_Z[5]),
	.B(un1_OSC_CT_IN_iv_4_Z[5]),
	.C(SP_IN_m_Z[5]),
	.D(un1_OSC_CT_IN_iv_6_Z[5]),
	.Y(un1_OSC_CT_IN_iv_12_Z[5])
);
defparam \un1_OSC_CT_IN_iv_12[5] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_11[5]  (
	.A(un1_OSC_CT_IN_iv_1_Z[5]),
	.B(un1_OSC_CT_IN_iv_0_Z[5]),
	.C(un1_OSC_CT_IN_iv_2_Z[5]),
	.D(un1_OSC_CT_IN_iv_3_Z[5]),
	.Y(un1_OSC_CT_IN_iv_11_Z[5])
);
defparam \un1_OSC_CT_IN_iv_11[5] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_12[1]  (
	.A(un1_OSC_CT_IN_iv_5_Z[1]),
	.B(un1_OSC_CT_IN_iv_4_Z[1]),
	.C(SP_IN_m_Z[1]),
	.D(un1_OSC_CT_IN_iv_6_Z[1]),
	.Y(un1_OSC_CT_IN_iv_12_Z[1])
);
defparam \un1_OSC_CT_IN_iv_12[1] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_11[1]  (
	.A(un1_OSC_CT_IN_iv_1_Z[1]),
	.B(un1_OSC_CT_IN_iv_0_Z[1]),
	.C(un1_OSC_CT_IN_iv_2_Z[1]),
	.D(un1_OSC_CT_IN_iv_3_Z[1]),
	.Y(un1_OSC_CT_IN_iv_11_Z[1])
);
defparam \un1_OSC_CT_IN_iv_11[1] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_12[7]  (
	.A(un1_OSC_CT_IN_iv_5_Z[7]),
	.B(un1_OSC_CT_IN_iv_4_Z[7]),
	.C(SP_IN_m_Z[7]),
	.D(un1_OSC_CT_IN_iv_6_Z[7]),
	.Y(un1_OSC_CT_IN_iv_12_Z[7])
);
defparam \un1_OSC_CT_IN_iv_12[7] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_11[7]  (
	.A(un1_OSC_CT_IN_iv_1_Z[7]),
	.B(un1_OSC_CT_IN_iv_0_Z[7]),
	.C(un1_OSC_CT_IN_iv_2_Z[7]),
	.D(un1_OSC_CT_IN_iv_3_Z[7]),
	.Y(un1_OSC_CT_IN_iv_11_Z[7])
);
defparam \un1_OSC_CT_IN_iv_11[7] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_12[3]  (
	.A(un1_OSC_CT_IN_iv_5_Z[3]),
	.B(un1_OSC_CT_IN_iv_4_Z[3]),
	.C(SP_IN_m_Z[3]),
	.D(un1_OSC_CT_IN_iv_6_Z[3]),
	.Y(un1_OSC_CT_IN_iv_12_Z[3])
);
defparam \un1_OSC_CT_IN_iv_12[3] .INIT=16'hFFFE;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv_11[3]  (
	.A(un1_OSC_CT_IN_iv_1_Z[3]),
	.B(un1_OSC_CT_IN_iv_0_Z[3]),
	.C(un1_OSC_CT_IN_iv_2_Z[3]),
	.D(un1_OSC_CT_IN_iv_3_Z[3]),
	.Y(un1_OSC_CT_IN_iv_11_Z[3])
);
defparam \un1_OSC_CT_IN_iv_11[3] .INIT=16'hFFFE;
// @8:219
  CFG4 GANTRY_MOT_IF_RE_0_a2_0_RNINRN3M (
	.A(GANTRY_m4_e_4_2_Z),
	.B(OPB_ADDR[17]),
	.C(N_1677),
	.D(N_1686),
	.Y(GANTRY_m4_e_4)
);
defparam GANTRY_MOT_IF_RE_0_a2_0_RNINRN3M.INIT=16'h2000;
// @8:171
  CFG3 ADC_WE_0_a2_1 (
	.A(ADC_WE_0_a2_1_7_Z),
	.B(ADC_WE_0_a2_1_9_Z),
	.C(ADC_WE_0_a2_1_8_Z),
	.Y(N_5194)
);
defparam ADC_WE_0_a2_1.INIT=8'h80;
// @8:162
  CFG2 SP2_WE_0_a2_2_0 (
	.A(N_1581),
	.B(N_1727),
	.Y(dev_sp14_2)
);
defparam SP2_WE_0_a2_2_0.INIT=4'h4;
// @8:219
  CFG4 ADC_WE_0_a2_1_10_RNIE06NF (
	.A(GANTRY_m1_0_a2_0_Z),
	.B(ADC_WE_0_a2_1_9_Z),
	.C(ADC_WE_0_a2_1_10_Z),
	.D(N_191),
	.Y(GANTRY_m4_e_0)
);
defparam ADC_WE_0_a2_1_10_RNIE06NF.INIT=16'h0080;
// @8:259
  CFG4 un47_DEC_DO (
	.A(un47_DEC_DO_12_Z),
	.B(un47_DEC_DO_11_Z),
	.C(un47_DEC_DO_10_Z),
	.D(un47_DEC_DO_9_Z),
	.Y(un47_DEC_DO_1z)
);
defparam un47_DEC_DO.INIT=16'h8000;
// @8:198
  CFG4 LIFT_MOT_IF_RE_0_a2_2_0 (
	.A(OPB_ADDR[11]),
	.B(ADC_WE_0_a2_1_8_Z),
	.C(ADC_WE_0_a2_1_7_Z),
	.D(ADC_WE_0_a2_1_9_Z),
	.Y(LIFT_MOT_IF_RE_0_a2_2_0_Z)
);
defparam LIFT_MOT_IF_RE_0_a2_2_0.INIT=16'h4000;
// @8:158
  CFG3 SP1_RE_0_a2_2 (
	.A(N_1693),
	.B(N_1687),
	.C(N_1578),
	.Y(SP1_RE_2)
);
defparam SP1_RE_0_a2_2.INIT=8'h08;
// @8:216
  CFG4 ADC_WE_0_a2_1_RNIEVG6D1 (
	.A(N_1719),
	.B(GANTRY_m4_e_4),
	.C(GANTRY_m2_0_a2_0_Z),
	.D(N_5194),
	.Y(GANTRY_96V_IF_RE)
);
defparam ADC_WE_0_a2_1_RNIEVG6D1.INIT=16'h8000;
// @8:213
  CFG4 ADC_WE_0_a2_1_RNI72IIB1 (
	.A(N_1740),
	.B(GANTRY_m4_e_4),
	.C(GANTRY_m2_0_a2_0_Z),
	.D(N_5194),
	.Y(GANTRY_EMOPS_IF_RE)
);
defparam ADC_WE_0_a2_1_RNI72IIB1.INIT=16'h8000;
// @8:198
  CFG4 LIFT_MOT_IF_RE_0_a2_2 (
	.A(OPB_ADDR[8]),
	.B(OPB_ADDR[11]),
	.C(N_5194),
	.D(N_1677),
	.Y(N_1683)
);
defparam LIFT_MOT_IF_RE_0_a2_2.INIT=16'h1000;
// @8:171
  CFG3 ADC_WE_0_a2 (
	.A(N_5194),
	.B(ADC_WE_0_a2_0_2_Z),
	.C(N_1691),
	.Y(ADC_WE_0_a2_1z)
);
defparam ADC_WE_0_a2.INIT=8'h80;
// @8:170
  CFG3 ADC_RE_0_a2 (
	.A(N_5194),
	.B(ADC_WE_0_a2_0_2_Z),
	.C(N_1708),
	.Y(ADC_RE)
);
defparam ADC_RE_0_a2.INIT=8'h80;
// @8:237
  CFG4 SERVICE_PENDANT_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(STAND_IF_RE_0_a2_0_Z),
	.D(N_1709),
	.Y(SERVICE_PENDANT_IF_RE)
);
defparam SERVICE_PENDANT_IF_RE_0_a2.INIT=16'h8000;
// @8:243
  CFG4 EXT_BRAKE_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(STAND_IF_RE_0_a2_0_Z),
	.D(N_1716),
	.Y(EXT_BRAKE_IF_RE)
);
defparam EXT_BRAKE_IF_RE_0_a2.INIT=16'h8000;
// @8:225
  CFG4 LIFT_96V_IF_RE_0_a2_0_s_RNITJQCM1_0 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(LIFT_96V_IF_RE_0_a2_0_out),
	.D(N_1709),
	.Y(SPD_EMOPS_IF_RE)
);
defparam LIFT_96V_IF_RE_0_a2_0_s_RNITJQCM1_0.INIT=16'h8000;
// @8:231
  CFG4 LIFT_96V_IF_RE_0_a2_0_s_RNITJQCM1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(LIFT_96V_IF_RE_0_a2_0_out),
	.D(N_1716),
	.Y(LIFT_96V_IF_RE)
);
defparam LIFT_96V_IF_RE_0_a2_0_s_RNITJQCM1.INIT=16'h8000;
// @8:164
  CFG4 CLOCK_RE_0_a2 (
	.A(SP1_WE_0_a2_0_1_Z),
	.B(CLOCK_RE_0_a2_0),
	.C(N_1760),
	.D(LIFT_MOT_IF_RE_0_a2_2_0_Z),
	.Y(CLOCK_RE)
);
defparam CLOCK_RE_0_a2.INIT=16'h8000;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv[2]  (
	.A(GPIO_IN[2]),
	.B(un1_OSC_CT_IN_iv_12_Z[2]),
	.C(un1_OSC_CT_IN_iv_11_Z[2]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[2])
);
defparam \un1_OSC_CT_IN_iv[2] .INIT=16'hFEFC;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv[3]  (
	.A(GPIO_IN[3]),
	.B(un1_OSC_CT_IN_iv_12_Z[3]),
	.C(un1_OSC_CT_IN_iv_11_Z[3]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[3])
);
defparam \un1_OSC_CT_IN_iv[3] .INIT=16'hFEFC;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv[5]  (
	.A(GPIO_IN[5]),
	.B(un1_OSC_CT_IN_iv_12_Z[5]),
	.C(un1_OSC_CT_IN_iv_11_Z[5]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[5])
);
defparam \un1_OSC_CT_IN_iv[5] .INIT=16'hFEFC;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv[0]  (
	.A(GPIO_IN[0]),
	.B(un1_OSC_CT_IN_iv_12_Z[0]),
	.C(un1_OSC_CT_IN_iv_11_Z[0]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[0])
);
defparam \un1_OSC_CT_IN_iv[0] .INIT=16'hFEFC;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv[1]  (
	.A(GPIO_IN[1]),
	.B(un1_OSC_CT_IN_iv_12_Z[1]),
	.C(un1_OSC_CT_IN_iv_11_Z[1]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[1])
);
defparam \un1_OSC_CT_IN_iv[1] .INIT=16'hFEFC;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv[4]  (
	.A(GPIO_IN[4]),
	.B(un1_OSC_CT_IN_iv_12_Z[4]),
	.C(un1_OSC_CT_IN_iv_11_Z[4]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[4])
);
defparam \un1_OSC_CT_IN_iv[4] .INIT=16'hFEFC;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv[6]  (
	.A(GPIO_IN[6]),
	.B(un1_OSC_CT_IN_iv_12_Z[6]),
	.C(un1_OSC_CT_IN_iv_11_Z[6]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[6])
);
defparam \un1_OSC_CT_IN_iv[6] .INIT=16'hFEFC;
// @8:333
  CFG4 \un1_OSC_CT_IN_iv[7]  (
	.A(GPIO_IN[7]),
	.B(un1_OSC_CT_IN_iv_12_Z[7]),
	.C(un1_OSC_CT_IN_iv_11_Z[7]),
	.D(un47_DEC_DO_1z),
	.Y(un1_OSC_CT_IN[7])
);
defparam \un1_OSC_CT_IN_iv[7] .INIT=16'hFEFC;
// @8:219
  CFG4 GANTRY_BRAKE_IF_RE_0_a2 (
	.A(OPB_RE),
	.B(GANTRY_BRAKE_IF_RE_0_a2_0),
	.C(GANTRY_m4_e_0),
	.D(GANTRY_m4_e_4),
	.Y(GANTRY_BRAKE_IF_RE)
);
defparam GANTRY_BRAKE_IF_RE_0_a2.INIT=16'h8000;
// @8:234
  CFG4 STAND_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(STAND_IF_RE_0_a2_0_Z),
	.D(N_1575),
	.Y(STAND_IF_RE)
);
defparam STAND_IF_RE_0_a2.INIT=16'h0080;
// @8:210
  CFG4 PWR_IF_RE_0_a2 (
	.A(N_1578),
	.B(OPB_RE),
	.C(GANTRY_m4_e_4),
	.D(GANTRY_m4_e_0),
	.Y(PWR_IF_RE)
);
defparam PWR_IF_RE_0_a2.INIT=16'h4000;
// @8:228
  CFG4 LIFT_96V_IF_RE_0_a2_0_s_RNIO0O7H1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(LIFT_96V_IF_RE_0_a2_0_out),
	.D(N_1701),
	.Y(LIFT_MOTOR_SENSOR_IF_RE)
);
defparam LIFT_96V_IF_RE_0_a2_0_s_RNIO0O7H1.INIT=16'h8000;
// @8:240
  CFG4 MAINS_LEVEL_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(STAND_IF_RE_0_a2_0_Z),
	.D(N_1701),
	.Y(MAINS_LEVEL_IF_RE)
);
defparam MAINS_LEVEL_IF_RE_0_a2.INIT=16'h8000;
// @8:222
  CFG4 SPD_DMD_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(LIFT_96V_IF_RE_0_a2_0_out),
	.D(N_1575),
	.Y(SPD_DMD_IF_RE)
);
defparam SPD_DMD_IF_RE_0_a2.INIT=16'h0080;
// @8:174
  CFG4 GANTRY_MOT_IF_WE_0_a2_1 (
	.A(GANTRY_m1_0_a2_0_Z),
	.B(N_191),
	.C(SP1_WE_0_a2_0_1_Z),
	.D(LIFT_MOT_IF_RE_0_a2_2_0_Z),
	.Y(N_1690)
);
defparam GANTRY_MOT_IF_WE_0_a2_1.INIT=16'h2000;
// @8:162
  CFG3 SP2_WE_0_a2_1 (
	.A(LIFT_MOT_IF_RE_0_a2_2_0_Z),
	.B(OPB_ADDR[16]),
	.C(SP1_WE_0_a2_0_1_Z),
	.Y(N_1697)
);
defparam SP2_WE_0_a2_1.INIT=8'h20;
// @8:158
  CFG3 SP1_RE_0_a2_1 (
	.A(LIFT_MOT_IF_RE_0_a2_2_0_Z),
	.B(OPB_RE),
	.C(SP1_WE_0_a2_0_1_Z),
	.Y(SP1_RE_1)
);
defparam SP1_RE_0_a2_1.INIT=8'h80;
// @8:162
  CFG3 SP2_WE_0_a2 (
	.A(N_1697),
	.B(N_1691),
	.C(dev_sp14_2),
	.Y(dev_sp14)
);
defparam SP2_WE_0_a2.INIT=8'h80;
// @8:159
  CFG4 SP1_WE_0_a2 (
	.A(OPB_WE),
	.B(SP1_WE_0_a2_0_1_Z),
	.C(LIFT_MOT_IF_RE_0_a2_2_0_Z),
	.D(SP1_RE_2),
	.Y(SP1_WE)
);
defparam SP1_WE_0_a2.INIT=16'h8000;
// @8:161
  CFG3 SP2_RE_0_a2 (
	.A(N_1697),
	.B(N_1760),
	.C(N_1581),
	.Y(SP2_RE)
);
defparam SP2_RE_0_a2.INIT=8'h08;
// @8:208
  CFG4 EEP_WE_0_a2 (
	.A(OPB_ADDR[19]),
	.B(EEP_WE_0_a2_1_Z),
	.C(N_1683),
	.D(N_1737),
	.Y(EEP_WE)
);
defparam EEP_WE_0_a2.INIT=16'h8000;
// @8:207
  CFG4 EEP_RE_0_a2 (
	.A(OPB_ADDR[19]),
	.B(EEP_RE_0_a2_0_Z),
	.C(N_1683),
	.D(N_1737),
	.Y(EEP_RE)
);
defparam EEP_RE_0_a2.INIT=16'h8000;
// @8:220
  CFG4 GANTRY_BRAKE_IF_WE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(OPB_WE),
	.D(GANTRY_BRAKE_IF_RE_0_a2_0),
	.Y(GANTRY_BRAKE_IF_WE)
);
defparam GANTRY_BRAKE_IF_WE_0_a2.INIT=16'h8000;
// @8:183
  CFG3 GANTRY_BRK3_IF_WE_0_a2_0 (
	.A(GANTRY_BRK3_IF_WE_0_a2_1_1_Z),
	.B(N_1683),
	.C(N_1691),
	.Y(N_1711)
);
defparam GANTRY_BRK3_IF_WE_0_a2_0.INIT=8'h80;
// @8:255
  CFG4 GPIO_FREE_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_RE_0_a2_0_0_Z),
	.D(N_1716),
	.Y(GPIO_FREE_IF_RE)
);
defparam GPIO_FREE_IF_RE_0_a2.INIT=16'h8000;
// @8:253
  CFG4 DEBUG_IF_WE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_WE_0_a2_1_0_Z),
	.D(N_1701),
	.Y(DEBUG_IF_WE)
);
defparam DEBUG_IF_WE_0_a2.INIT=16'h8000;
// @8:252
  CFG4 DEBUG_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_RE_0_a2_0_0_Z),
	.D(N_1701),
	.Y(DEBUG_IF_RE)
);
defparam DEBUG_IF_RE_0_a2.INIT=16'h8000;
// @8:250
  CFG4 ADCSELMUX_IF_WE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_WE_0_a2_1_0_Z),
	.D(N_1709),
	.Y(ADCSELMUX_IF_WE)
);
defparam ADCSELMUX_IF_WE_0_a2.INIT=16'h8000;
// @8:249
  CFG4 ADCSELMUX_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_RE_0_a2_0_0_Z),
	.D(N_1709),
	.Y(ADCSELMUX_IF_RE)
);
defparam ADCSELMUX_IF_RE_0_a2.INIT=16'h8000;
// @8:247
  CFG4 CCHL_IF_WE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_WE_0_a2_1_0_Z),
	.D(N_1575),
	.Y(CCHL_IF_WE)
);
defparam CCHL_IF_WE_0_a2.INIT=16'h0080;
// @8:246
  CFG4 CCHL_IF_RE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_RE_0_a2_0_0_Z),
	.D(N_1575),
	.Y(CCHL_IF_RE)
);
defparam CCHL_IF_RE_0_a2.INIT=16'h0080;
// @8:244
  CFG4 EXT_BRAKE_IF_WE_0_a2 (
	.A(N_1716),
	.B(EXT_BRAKE_IF_WE_0_a2_0_0_Z),
	.C(GANTRY_m4_e_4),
	.D(GANTRY_m4_e_0),
	.Y(EXT_BRAKE_IF_WE)
);
defparam EXT_BRAKE_IF_WE_0_a2.INIT=16'h8000;
// @8:217
  CFG4 GANTRY_96V_IF_WE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(OPB_WE),
	.D(N_1719),
	.Y(GANTRY_96V_IF_WE)
);
defparam GANTRY_96V_IF_WE_0_a2.INIT=16'h8000;
// @8:158
  CFG2 SP1_RE_0_a2 (
	.A(SP1_RE_2),
	.B(SP1_RE_1),
	.Y(SP1_RE)
);
defparam SP1_RE_0_a2.INIT=4'h8;
// @8:214
  CFG4 GANTRY_EMOPS_IF_WE_0_a2 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(OPB_WE),
	.D(N_1740),
	.Y(GANTRY_EMOPS_IF_WE)
);
defparam GANTRY_EMOPS_IF_WE_0_a2.INIT=16'h8000;
// @8:198
  CFG4 LIFT_MOT_IF_RE_0_a2 (
	.A(LIFT_MOT_IF_RE_0_a2_1),
	.B(N_1683),
	.C(OPB_ADDR[19]),
	.D(N_1693),
	.Y(LIFT_MOT_IF_RE)
);
defparam LIFT_MOT_IF_RE_0_a2.INIT=16'h8000;
// @8:173
  CFG3 GANTRY_MOT_IF_RE_0_a2 (
	.A(N_1690),
	.B(N_1686),
	.C(N_1708),
	.Y(GANTRY_MOT_IF_RE)
);
defparam GANTRY_MOT_IF_RE_0_a2.INIT=8'h80;
// @8:176
  CFG4 GANTRY_BRK1_IF_RE_0_a2 (
	.A(GANTRY_BRK3_IF_WE_0_a2_1_1_Z),
	.B(N_1683),
	.C(N_1686),
	.D(N_1708),
	.Y(GANTRY_BRK1_IF_RE)
);
defparam GANTRY_BRK1_IF_RE_0_a2.INIT=16'h8000;
// @8:179
  CFG3 GANTRY_BRK2_IF_RE_0_a2 (
	.A(N_1714),
	.B(N_1708),
	.C(N_1690),
	.Y(GANTRY_BRK2_IF_RE)
);
defparam GANTRY_BRK2_IF_RE_0_a2.INIT=8'h80;
// @8:182
  CFG4 GANTRY_BRK3_IF_RE_0_a2 (
	.A(GANTRY_BRK3_IF_WE_0_a2_1_1_Z),
	.B(N_1683),
	.C(N_1714),
	.D(N_1708),
	.Y(GANTRY_BRK3_IF_RE)
);
defparam GANTRY_BRK3_IF_RE_0_a2.INIT=16'h8000;
// @8:183
  CFG4 GANTRY_BRK3_IF_WE_0_a2 (
	.A(GANTRY_BRK3_IF_WE_0_a2_1_1_Z),
	.B(N_1683),
	.C(N_1714),
	.D(N_1691),
	.Y(GANTRY_BRK3_IF_WE)
);
defparam GANTRY_BRK3_IF_WE_0_a2.INIT=16'h8000;
// @8:186
  CFG3 GANTRY_BRK1_RET_IF_RE_0_a2 (
	.A(N_1708),
	.B(N_1690),
	.C(N_1705),
	.Y(GANTRY_BRK1_RET_IF_RE)
);
defparam GANTRY_BRK1_RET_IF_RE_0_a2.INIT=8'h80;
// @8:190
  CFG4 GANTRY_BRK2_RET_IF_RE_0_a2 (
	.A(GANTRY_BRK3_IF_WE_0_a2_1_1_Z),
	.B(N_1683),
	.C(N_1705),
	.D(N_1708),
	.Y(GANTRY_BRK2_RET_IF_RE)
);
defparam GANTRY_BRK2_RET_IF_RE_0_a2.INIT=16'h8000;
// @8:194
  CFG3 GANTRY_BRK3_RET_IF_RE_0_a2 (
	.A(N_1690),
	.B(N_1576),
	.C(N_1708),
	.Y(GANTRY_BRK3_RET_IF_RE)
);
defparam GANTRY_BRK3_RET_IF_RE_0_a2.INIT=8'h20;
// @8:167
  CFG3 ILIM_DAC_RE_0_a2 (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1),
	.B(N_1697),
	.C(OPB_RE),
	.Y(ILIM_DAC_RE)
);
defparam ILIM_DAC_RE_0_a2.INIT=8'h80;
// @8:155
  CFG3 COUNTER_RE_0_a2 (
	.A(N_1697),
	.B(OPB_RE),
	.C(N_1693),
	.Y(COUNTER_RE)
);
defparam COUNTER_RE_0_a2.INIT=8'h80;
// @15:272
  CFG4 SP1_WE_0_o2_RNIBCV7C1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(OPB_WE),
	.D(N_1578),
	.Y(PWR_IF_WE_i)
);
defparam SP1_WE_0_o2_RNIBCV7C1.INIT=16'hFF7F;
// @15:285
  CFG4 ADC_WE_0_a2_1_10_RNIHNKU71 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(OPB_WE),
	.D(N_1740),
	.Y(GANTRY_EMOPS_IF_WE_i)
);
defparam ADC_WE_0_a2_1_10_RNIHNKU71.INIT=16'h7FFF;
// @15:297
  CFG4 ADC_WE_0_a2_1_10_RNIOKJI91 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(OPB_WE),
	.D(N_1719),
	.Y(GANTRY_96V_IF_WE_i)
);
defparam ADC_WE_0_a2_1_10_RNIOKJI91.INIT=16'h7FFF;
// @15:315
  CFG4 GANTRY_BRAKE_IF_RE_0_a2_0_0_RNI9TED91 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(OPB_WE),
	.D(GANTRY_BRAKE_IF_RE_0_a2_0),
	.Y(GANTRY_BRAKE_IF_WE_i)
);
defparam GANTRY_BRAKE_IF_RE_0_a2_0_0_RNI9TED91.INIT=16'h7FFF;
// @15:392
  CFG4 EXT_BRAKE_IF_WE_0_a2_0_0_RNIL89AB1 (
	.A(N_1575),
	.B(EXT_BRAKE_IF_WE_0_a2_0_0_Z),
	.C(GANTRY_m4_e_4),
	.D(GANTRY_m4_e_0),
	.Y(STAND_IF_WE_i)
);
defparam EXT_BRAKE_IF_WE_0_a2_0_0_RNIL89AB1.INIT=16'hBFFF;
// @15:413
  CFG4 EXT_BRAKE_IF_WE_0_a2_0_0_RNIS2QCE1 (
	.A(N_1701),
	.B(EXT_BRAKE_IF_WE_0_a2_0_0_Z),
	.C(GANTRY_m4_e_4),
	.D(GANTRY_m4_e_0),
	.Y(MAINS_LEVEL_IF_WE_i)
);
defparam EXT_BRAKE_IF_WE_0_a2_0_0_RNIS2QCE1.INIT=16'h7FFF;
// @15:433
  CFG4 GPIO_FREE_IF_WE_0_a2_1_0_RNIHHC9B1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_WE_0_a2_1_0_Z),
	.D(N_1575),
	.Y(CCHL_IF_WE_i)
);
defparam GPIO_FREE_IF_WE_0_a2_1_0_RNIHHC9B1.INIT=16'hFF7F;
// @15:457
  CFG4 GPIO_FREE_IF_WE_0_a2_1_0_RNIOBTBE1 (
	.A(GANTRY_m4_e_0),
	.B(GANTRY_m4_e_4),
	.C(GPIO_FREE_IF_WE_0_a2_1_0_Z),
	.D(N_1701),
	.Y(DEBUG_IF_WE_i)
);
defparam GPIO_FREE_IF_WE_0_a2_1_0_RNIOBTBE1.INIT=16'h7FFF;
// @8:201
  CFG3 MSSB_STN_RE_0_a2 (
	.A(OPB_RE),
	.B(N_1710),
	.C(OPB_ADDR[12]),
	.Y(MSSB_STN_RE)
);
defparam MSSB_STN_RE_0_a2.INIT=8'h08;
// @8:204
  CFG3 MSSB_SRV_RE_0_a2 (
	.A(OPB_RE),
	.B(N_1710),
	.C(OPB_ADDR[12]),
	.Y(MSSB_SRV_RE)
);
defparam MSSB_SRV_RE_0_a2.INIT=8'h80;
// @15:363
  CFG4 ADC_WE_0_a2_1_10_RNIKN0JD1 (
	.A(OPB_WE),
	.B(N_1712),
	.C(N_1701),
	.D(N_1692),
	.Y(LIFT_MOTOR_SENSOR_IF_WE_i)
);
defparam ADC_WE_0_a2_1_10_RNIKN0JD1.INIT=16'h7FFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* AdderDecode */

module CLOCK_DIV_2 (
  N_3737_i,
  N_49,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output N_3737_i ;
input N_49 ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire N_3737_i ;
wire N_49 ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_0;
wire VCC ;
wire un5_cntr_cry_4_S_0 ;
wire GND ;
wire clkout_1_sqmuxa_Z ;
wire un5_cntr_cry_3_S_0 ;
wire un5_cntr_cry_2_S_0 ;
wire un5_cntr_cry_1_S_0 ;
wire clkout_Z ;
wire clkout_4 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_0 ;
wire un5_cntr_cry_14_S_0 ;
wire un5_cntr_cry_13_S_0 ;
wire un5_cntr_cry_12_S_0 ;
wire un5_cntr_cry_11_S_0 ;
wire un5_cntr_cry_10_S_0 ;
wire un5_cntr_cry_9_S_0 ;
wire un5_cntr_cry_8_S_0 ;
wire un5_cntr_cry_7_S_0 ;
wire un5_cntr_cry_6_S_0 ;
wire un5_cntr_cry_5_S_0 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_1 ;
wire un1_cntr_cry_2_Y_1 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_3 ;
wire un1_cntr_cry_3_Y_3 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_3 ;
wire un1_cntr_cry_4_Y_3 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_3 ;
wire un1_cntr_cry_5_Y_3 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_3 ;
wire un1_cntr_cry_6_Y_3 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_3 ;
wire un1_cntr_cry_7_Y_3 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_3 ;
wire un1_cntr_cry_8_Y_3 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_3 ;
wire un1_cntr_cry_9_Y_3 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_3 ;
wire un1_cntr_cry_10_Y_3 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_3 ;
wire un1_cntr_cry_11_Y_3 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_3 ;
wire un1_cntr_cry_12_Y_3 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_3 ;
wire un1_cntr_cry_13_Y_3 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_3 ;
wire un1_cntr_cry_14_Y_3 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_3 ;
wire un1_cntr_cry_15_Y_3 ;
wire un5_cntr_s_1_4646_FCO ;
wire un5_cntr_s_1_4646_S ;
wire un5_cntr_s_1_4646_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_0 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_0 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_0 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_0 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_0 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_0 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_0 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_0 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_0 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_0 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_0 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_0 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_0 ;
wire un5_cntr_s_15_FCO_0 ;
wire un5_cntr_s_15_Y_0 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_0 ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_0[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_Z)
);
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_1),
	.Y(un1_cntr_cry_2_Y_1),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(GND)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_3),
	.Y(un1_cntr_cry_3_Y_3),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_3),
	.Y(un1_cntr_cry_4_Y_3),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_3),
	.Y(un1_cntr_cry_5_Y_3),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_3),
	.Y(un1_cntr_cry_6_Y_3),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_3),
	.Y(un1_cntr_cry_7_Y_3),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_3),
	.Y(un1_cntr_cry_8_Y_3),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_3),
	.Y(un1_cntr_cry_9_Y_3),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_3),
	.Y(un1_cntr_cry_10_Y_3),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_3),
	.Y(un1_cntr_cry_11_Y_3),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_3),
	.Y(un1_cntr_cry_12_Y_3),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_3),
	.Y(un1_cntr_cry_13_Y_3),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_3),
	.Y(un1_cntr_cry_14_Y_3),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_3),
	.Y(un1_cntr_cry_15_Y_3),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @5:48
  ARI1 un5_cntr_s_1_4646 (
	.FCO(un5_cntr_s_1_4646_FCO),
	.S(un5_cntr_s_1_4646_S),
	.Y(un5_cntr_s_1_4646_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4646.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_0),
	.Y(un5_cntr_cry_1_Y_0),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4646_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_0),
	.Y(un5_cntr_cry_2_Y_0),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_0),
	.Y(un5_cntr_cry_3_Y_0),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_0),
	.Y(un5_cntr_cry_4_Y_0),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_0),
	.Y(un5_cntr_cry_5_Y_0),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_0),
	.Y(un5_cntr_cry_6_Y_0),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_0),
	.Y(un5_cntr_cry_7_Y_0),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_0),
	.Y(un5_cntr_cry_8_Y_0),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_0),
	.Y(un5_cntr_cry_9_Y_0),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_0),
	.Y(un5_cntr_cry_10_Y_0),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_0),
	.Y(un5_cntr_cry_11_Y_0),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_0),
	.Y(un5_cntr_cry_12_Y_0),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_0),
	.Y(un5_cntr_cry_13_Y_0),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_0),
	.S(un5_cntr_s_15_S_0),
	.Y(un5_cntr_s_15_Y_0),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_0),
	.Y(un5_cntr_cry_14_Y_0),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(N_49),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(N_49),
	.Y(clkout_1_sqmuxa_Z)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:56
  CFG2 CLK_OUT_i_a2 (
	.A(N_49),
	.B(clkout_Z),
	.Y(clkout_4)
);
defparam CLK_OUT_i_a2.INIT=4'h2;
  CFG3 CLK_OUT_i_a2_RNI8CBS2 (
	.A(clkout_4),
	.B(N_49),
	.C(FPGA_100M_CLK),
	.Y(N_3737_i)
);
defparam CLK_OUT_i_a2_RNI8CBS2.INIT=8'h54;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_2 */

module CLOCK_DIV (
  DBUG_HEADER6_c,
  N_49,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output DBUG_HEADER6_c ;
input N_49 ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire DBUG_HEADER6_c ;
wire N_49 ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_1;
wire VCC ;
wire un5_cntr_cry_3_S_1 ;
wire GND ;
wire clkout_1_sqmuxa_0 ;
wire un5_cntr_cry_2_S_1 ;
wire un5_cntr_cry_1_S_1 ;
wire clkout_Z ;
wire clkout_4 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_1 ;
wire un5_cntr_cry_14_S_1 ;
wire un5_cntr_cry_13_S_1 ;
wire un5_cntr_cry_12_S_1 ;
wire un5_cntr_cry_11_S_1 ;
wire un5_cntr_cry_10_S_1 ;
wire un5_cntr_cry_9_S_1 ;
wire un5_cntr_cry_8_S_1 ;
wire un5_cntr_cry_7_S_1 ;
wire un5_cntr_cry_6_S_1 ;
wire un5_cntr_cry_5_S_1 ;
wire un5_cntr_cry_4_S_1 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_2 ;
wire un1_cntr_cry_3_Y_2 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_2 ;
wire un1_cntr_cry_4_Y_2 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_2 ;
wire un1_cntr_cry_5_Y_2 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_2 ;
wire un1_cntr_cry_6_Y_2 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_2 ;
wire un1_cntr_cry_7_Y_2 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_2 ;
wire un1_cntr_cry_8_Y_2 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_2 ;
wire un1_cntr_cry_9_Y_2 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_2 ;
wire un1_cntr_cry_10_Y_2 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_2 ;
wire un1_cntr_cry_11_Y_2 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_2 ;
wire un1_cntr_cry_12_Y_2 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_2 ;
wire un1_cntr_cry_13_Y_2 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_2 ;
wire un1_cntr_cry_14_Y_2 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_2 ;
wire un1_cntr_cry_15_Y_2 ;
wire un5_cntr_s_1_4647_FCO ;
wire un5_cntr_s_1_4647_S ;
wire un5_cntr_s_1_4647_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_1 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_1 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_1 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_1 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_1 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_1 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_1 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_1 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_1 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_1 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_1 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_1 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_1 ;
wire un5_cntr_s_15_FCO_1 ;
wire un5_cntr_s_15_Y_1 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_1 ;
wire N_3734_i ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_1[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_0)
);
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_2),
	.Y(un1_cntr_cry_3_Y_2),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(GND)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_2),
	.Y(un1_cntr_cry_4_Y_2),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_2),
	.Y(un1_cntr_cry_5_Y_2),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_2),
	.Y(un1_cntr_cry_6_Y_2),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_2),
	.Y(un1_cntr_cry_7_Y_2),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_2),
	.Y(un1_cntr_cry_8_Y_2),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_2),
	.Y(un1_cntr_cry_9_Y_2),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_2),
	.Y(un1_cntr_cry_10_Y_2),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_2),
	.Y(un1_cntr_cry_11_Y_2),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_2),
	.Y(un1_cntr_cry_12_Y_2),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_2),
	.Y(un1_cntr_cry_13_Y_2),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_2),
	.Y(un1_cntr_cry_14_Y_2),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_2),
	.Y(un1_cntr_cry_15_Y_2),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @5:48
  ARI1 un5_cntr_s_1_4647 (
	.FCO(un5_cntr_s_1_4647_FCO),
	.S(un5_cntr_s_1_4647_S),
	.Y(un5_cntr_s_1_4647_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4647.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_1),
	.Y(un5_cntr_cry_1_Y_1),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4647_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_1),
	.Y(un5_cntr_cry_2_Y_1),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_1),
	.Y(un5_cntr_cry_3_Y_1),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_1),
	.Y(un5_cntr_cry_4_Y_1),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_1),
	.Y(un5_cntr_cry_5_Y_1),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_1),
	.Y(un5_cntr_cry_6_Y_1),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_1),
	.Y(un5_cntr_cry_7_Y_1),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_1),
	.Y(un5_cntr_cry_8_Y_1),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_1),
	.Y(un5_cntr_cry_9_Y_1),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_1),
	.Y(un5_cntr_cry_10_Y_1),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_1),
	.Y(un5_cntr_cry_11_Y_1),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_1),
	.Y(un5_cntr_cry_12_Y_1),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_1),
	.Y(un5_cntr_cry_13_Y_1),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_1),
	.S(un5_cntr_s_15_S_1),
	.Y(un5_cntr_s_15_Y_1),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_1),
	.Y(un5_cntr_cry_14_Y_1),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(N_49),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(N_49),
	.Y(clkout_1_sqmuxa_0)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:56
  CFG2 CLK_OUT_i_a2 (
	.A(N_49),
	.B(clkout_Z),
	.Y(clkout_4)
);
defparam CLK_OUT_i_a2.INIT=4'h2;
// @10:93
  CFG3 CLK_OUT_i_a2_RNIOVTL8 (
	.A(clkout_4),
	.B(N_49),
	.C(FPGA_100M_CLK),
	.Y(N_3734_i)
);
defparam CLK_OUT_i_a2_RNIOVTL8.INIT=8'h54;
// @10:93
  CLKINT CLK_OUT_i_a2_RNIOVTL8_0 (
	.Y(DBUG_HEADER6_c),
	.A(N_3734_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV */

module CLOCK_DIV_3 (
  PULSE_100US,
  N_49,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output PULSE_100US ;
input N_49 ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire PULSE_100US ;
wire N_49 ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_2;
wire VCC ;
wire un5_cntr_cry_3_S_2 ;
wire GND ;
wire clkout_1_sqmuxa_1 ;
wire un5_cntr_cry_2_S_2 ;
wire un5_cntr_cry_1_S_2 ;
wire clkout_Z ;
wire clkout_4 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_2 ;
wire un5_cntr_cry_14_S_2 ;
wire un5_cntr_cry_13_S_2 ;
wire un5_cntr_cry_12_S_2 ;
wire un5_cntr_cry_11_S_2 ;
wire un5_cntr_cry_10_S_2 ;
wire un5_cntr_cry_9_S_2 ;
wire un5_cntr_cry_8_S_2 ;
wire un5_cntr_cry_7_S_2 ;
wire un5_cntr_cry_6_S_2 ;
wire un5_cntr_cry_5_S_2 ;
wire un5_cntr_cry_4_S_2 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_1 ;
wire un1_cntr_cry_3_Y_1 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_1 ;
wire un1_cntr_cry_4_Y_1 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_1 ;
wire un1_cntr_cry_5_Y_1 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_1 ;
wire un1_cntr_cry_6_Y_1 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_1 ;
wire un1_cntr_cry_7_Y_1 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_1 ;
wire un1_cntr_cry_8_Y_1 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_1 ;
wire un1_cntr_cry_9_Y_1 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_1 ;
wire un1_cntr_cry_10_Y_1 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_1 ;
wire un1_cntr_cry_11_Y_1 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_1 ;
wire un1_cntr_cry_12_Y_1 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_1 ;
wire un1_cntr_cry_13_Y_1 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_1 ;
wire un1_cntr_cry_14_Y_1 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_1 ;
wire un1_cntr_cry_15_Y_1 ;
wire un5_cntr_s_1_4648_FCO ;
wire un5_cntr_s_1_4648_S ;
wire un5_cntr_s_1_4648_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_2 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_2 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_2 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_2 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_2 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_2 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_2 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_2 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_2 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_2 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_2 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_2 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_2 ;
wire un5_cntr_s_15_FCO_2 ;
wire un5_cntr_s_15_Y_2 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_2 ;
wire N_10_i ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_2[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_1)
);
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_1),
	.Y(un1_cntr_cry_3_Y_1),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(GND)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_1),
	.Y(un1_cntr_cry_4_Y_1),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_1),
	.Y(un1_cntr_cry_5_Y_1),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_1),
	.Y(un1_cntr_cry_6_Y_1),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_1),
	.Y(un1_cntr_cry_7_Y_1),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_1),
	.Y(un1_cntr_cry_8_Y_1),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_1),
	.Y(un1_cntr_cry_9_Y_1),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_1),
	.Y(un1_cntr_cry_10_Y_1),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_1),
	.Y(un1_cntr_cry_11_Y_1),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_1),
	.Y(un1_cntr_cry_12_Y_1),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(N_49),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_1),
	.Y(un1_cntr_cry_13_Y_1),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_1),
	.Y(un1_cntr_cry_14_Y_1),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h45500;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_1),
	.Y(un1_cntr_cry_15_Y_1),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h45500;
// @5:48
  ARI1 un5_cntr_s_1_4648 (
	.FCO(un5_cntr_s_1_4648_FCO),
	.S(un5_cntr_s_1_4648_S),
	.Y(un5_cntr_s_1_4648_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4648.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_2),
	.Y(un5_cntr_cry_1_Y_2),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4648_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_2),
	.Y(un5_cntr_cry_2_Y_2),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_2),
	.Y(un5_cntr_cry_3_Y_2),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_2),
	.Y(un5_cntr_cry_4_Y_2),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_2),
	.Y(un5_cntr_cry_5_Y_2),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_2),
	.Y(un5_cntr_cry_6_Y_2),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_2),
	.Y(un5_cntr_cry_7_Y_2),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_2),
	.Y(un5_cntr_cry_8_Y_2),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_2),
	.Y(un5_cntr_cry_9_Y_2),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_2),
	.Y(un5_cntr_cry_10_Y_2),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_2),
	.Y(un5_cntr_cry_11_Y_2),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_2),
	.Y(un5_cntr_cry_12_Y_2),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_2),
	.Y(un5_cntr_cry_13_Y_2),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_2),
	.S(un5_cntr_s_15_S_2),
	.Y(un5_cntr_s_15_Y_2),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_2),
	.Y(un5_cntr_cry_14_Y_2),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(un1_cntr_cry_15_Z),
	.B(N_49),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(un1_cntr_cry_15_Z),
	.B(N_49),
	.Y(clkout_1_sqmuxa_1)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:56
  CFG2 CLK_OUT_i_a2 (
	.A(N_49),
	.B(clkout_Z),
	.Y(clkout_4)
);
defparam CLK_OUT_i_a2.INIT=4'h2;
// @10:108
  CFG3 CLK_OUT_i_a2_RNI58BI3 (
	.A(clkout_4),
	.B(N_49),
	.C(FPGA_100M_CLK),
	.Y(N_10_i)
);
defparam CLK_OUT_i_a2_RNI58BI3.INIT=8'h54;
// @10:108
  CLKINT CLK_OUT_i_a2_RNI58BI3_0 (
	.Y(PULSE_100US),
	.A(N_10_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_3 */

module ClkGen (
  PULSE_100US,
  DBUG_HEADER6_c,
  N_3737_i,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output PULSE_100US ;
output DBUG_HEADER6_c ;
output N_3737_i ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire PULSE_100US ;
wire DBUG_HEADER6_c ;
wire N_3737_i ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire N_49 ;
wire GND ;
wire VCC ;
wire N_5248 ;
wire N_5247 ;
wire N_5243 ;
wire N_5242 ;
wire N_5241 ;
wire N_5240 ;
wire N_5239 ;
wire N_5238 ;
wire N_5237 ;
wire N_5236 ;
wire N_5235 ;
wire N_5234 ;
wire N_5233 ;
wire N_5232 ;
wire N_5231 ;
wire N_5230 ;
wire N_5229 ;
// @10:152
  SLE \clk16khz_div[3]  (
	.Q(N_49),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GND),
	.EN(GND),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:86
  CLOCK_DIV_2 pulse20khz_div (
	.N_3737_i(N_3737_i),
	.N_49(N_49),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @10:93
  CLOCK_DIV pulse2khz_div (
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.N_49(N_49),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @10:108
  CLOCK_DIV_3 wdclk_div (
	.PULSE_100US(PULSE_100US),
	.N_49(N_49),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClkGen */

module afifo_8s_2s_8s_2s (
  startb,
  FPGA_100M_CLK,
  DBUG_HEADER10,
  RESET_N_arst,
  afifo_rempty_i
)
;
input startb ;
input FPGA_100M_CLK ;
input DBUG_HEADER10 ;
input RESET_N_arst ;
output afifo_rempty_i ;
wire startb ;
wire FPGA_100M_CLK ;
wire DBUG_HEADER10 ;
wire RESET_N_arst ;
wire afifo_rempty_i ;
wire [2:0] rq1_wgray_Z;
wire [1:0] wgray_Z;
wire [2:0] wq1_rgray_Z;
wire [2:0] rbin_Z;
wire [1:0] rgray_Z;
wire [2:0] rq2_wgray_Z;
wire [2:0] wq2_rgray_Z;
wire [1:1] rgraynext_Z;
wire [0:0] wgraynext;
wire [2:2] rbin_RNIBC3R9_Z;
wire [1:1] rbin_RNI6EMO8_Z;
wire [2:0] wbin_Z;
wire afifo_rempty ;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire o_wfull_Z ;
wire N_131 ;
wire N_337_i ;
wire N_327_i ;
wire N_338_i ;
wire N_289_i_i ;
wire N_288_i_i ;
wire N_218_i_i ;
wire N_211 ;
wire wfull_next_NE_i_a2_2_1_Z ;
wire wfull_next_NE_i_0_1_tz_Z ;
wire N_1577 ;
wire wfull_next_NE_i_0_1_Z ;
wire N_8308_tz ;
wire N_325 ;
wire rempty_next_NE_0_Z ;
wire wfull_next_NE_i_0_1_0_RNO_Z ;
wire wfull_next_NE_i_0_1_0_Z ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
  CFG1 o_rempty_RNIVKSJ6 (
	.A(afifo_rempty),
	.Y(afifo_rempty_i)
);
defparam o_rempty_RNIVKSJ6.INIT=2'h1;
// @11:199
  SLE o_rempty (
	.Q(afifo_rempty),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(o_wfull_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_131),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rbin_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rgraynext_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(N_337_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_327_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[2]  (
	.Q(rbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rbin_RNIBC3R9_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[1]  (
	.Q(rbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(rbin_RNI6EMO8_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[0]  (
	.Q(rbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(N_338_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_289_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_288_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_218_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(wbin_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:180
  CFG3 \rgraynext[0]  (
	.A(afifo_rempty),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.Y(N_337_i)
);
defparam \rgraynext[0] .INIT=8'h39;
// @11:120
  CFG2 o_wfull_RNIPHQP8 (
	.A(startb),
	.B(o_wfull_Z),
	.Y(N_211)
);
defparam o_wfull_RNIPHQP8.INIT=4'hD;
// @11:178
  CFG3 \rbin_RNI6EMO8[1]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(afifo_rempty),
	.Y(rbin_RNI6EMO8_Z[1])
);
defparam \rbin_RNI6EMO8[1] .INIT=8'hA6;
// @11:186
  CFG2 \rbin_RNO[0]  (
	.A(afifo_rempty),
	.B(rbin_Z[0]),
	.Y(N_338_i)
);
defparam \rbin_RNO[0] .INIT=4'h9;
// @11:134
  CFG4 wfull_next_NE_i_a2_2_1 (
	.A(wq2_rgray_Z[0]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(N_211),
	.Y(wfull_next_NE_i_a2_2_1_Z)
);
defparam wfull_next_NE_i_a2_2_1.INIT=16'h4004;
// @11:134
  CFG2 \wbin_RNO[0]  (
	.A(N_211),
	.B(wbin_Z[0]),
	.Y(N_218_i_i)
);
defparam \wbin_RNO[0] .INIT=4'h9;
// @11:134
  CFG4 wfull_next_NE_i_0_1_tz (
	.A(wq2_rgray_Z[2]),
	.B(wq2_rgray_Z[1]),
	.C(wq2_rgray_Z[0]),
	.D(wbin_Z[2]),
	.Y(wfull_next_NE_i_0_1_tz_Z)
);
defparam wfull_next_NE_i_0_1_tz.INIT=16'h0801;
// @11:134
  CFG3 wfull_next_NE_i_o2 (
	.A(wq2_rgray_Z[2]),
	.B(wq2_rgray_Z[1]),
	.C(wbin_Z[2]),
	.Y(N_1577)
);
defparam wfull_next_NE_i_o2.INIT=8'h42;
// @11:178
  CFG4 \rbin_RNIBC3R9[2]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.D(afifo_rempty),
	.Y(rbin_RNIBC3R9_Z[2])
);
defparam \rbin_RNIBC3R9[2] .INIT=16'hAA6A;
// @11:134
  CFG4 wfull_next_NE_i_0_1 (
	.A(N_211),
	.B(wfull_next_NE_i_0_1_tz_Z),
	.C(wbin_Z[1]),
	.D(wbin_Z[0]),
	.Y(wfull_next_NE_i_0_1_Z)
);
defparam wfull_next_NE_i_0_1.INIT=16'h4000;
  CFG4 wfull_next_NE_i_0_1_0_RNO_0 (
	.A(wq2_rgray_Z[0]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(N_211),
	.Y(N_8308_tz)
);
defparam wfull_next_NE_i_0_1_0_RNO_0.INIT=16'h2102;
// @11:121
  CFG4 \wgraynext_0_x2[1]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(N_211),
	.Y(N_327_i)
);
defparam \wgraynext_0_x2[1] .INIT=16'h6656;
// @11:134
  CFG3 wfull_next_NE_i_o2_1 (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(N_211),
	.Y(N_325)
);
defparam wfull_next_NE_i_o2_1.INIT=8'h24;
// @11:121
  CFG3 \wgraynext_0[0]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(N_211),
	.Y(wgraynext[0])
);
defparam \wgraynext_0[0] .INIT=8'h65;
// @11:180
  CFG2 \rgraynext[1]  (
	.A(rbin_RNIBC3R9_Z[2]),
	.B(rbin_RNI6EMO8_Z[1]),
	.Y(rgraynext_Z[1])
);
defparam \rgraynext[1] .INIT=4'h6;
// @11:128
  CFG3 \wbin_RNO[1]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(N_211),
	.Y(N_288_i_i)
);
defparam \wbin_RNO[1] .INIT=8'hA6;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[0]),
	.B(rq2_wgray_Z[2]),
	.C(rbin_RNIBC3R9_Z[2]),
	.D(N_337_i),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
  CFG4 wfull_next_NE_i_0_1_0_RNO (
	.A(wq2_rgray_Z[2]),
	.B(wq2_rgray_Z[1]),
	.C(wbin_Z[2]),
	.D(N_8308_tz),
	.Y(wfull_next_NE_i_0_1_0_RNO_Z)
);
defparam wfull_next_NE_i_0_1_0_RNO.INIT=16'h1800;
// @11:128
  CFG4 \wbin_RNO[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(N_211),
	.Y(N_289_i_i)
);
defparam \wbin_RNO[2] .INIT=16'hAA6A;
// @11:134
  CFG4 wfull_next_NE_i_0_1_0 (
	.A(N_1577),
	.B(wq2_rgray_Z[0]),
	.C(wfull_next_NE_i_0_1_0_RNO_Z),
	.D(N_325),
	.Y(wfull_next_NE_i_0_1_0_Z)
);
defparam wfull_next_NE_i_0_1_0.INIT=16'hF8F0;
// @11:134
  CFG4 wfull_next_NE_i_0 (
	.A(wfull_next_NE_i_0_1_Z),
	.B(N_1577),
	.C(wfull_next_NE_i_0_1_0_Z),
	.D(wfull_next_NE_i_a2_2_1_Z),
	.Y(N_131)
);
defparam wfull_next_NE_i_0.INIT=16'hFEFA;
// @11:199
  CFG3 o_rempty_RNO (
	.A(rq2_wgray_Z[1]),
	.B(rgraynext_Z[1]),
	.C(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=8'h09;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_8s_2s_8s_2s */

module OSCILLATOR_COUNTER (
  OPB_ADDR,
  OSC_CT_IN,
  OPB_DO,
  N_1581,
  N_1719,
  COUNTER_RE,
  N_1701,
  N_1709,
  N_1693,
  OPB_WE,
  N_1697,
  N_1574,
  N_191,
  DBUG_HEADER10,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [5:0] OPB_ADDR ;
output [15:0] OSC_CT_IN ;
input [15:0] OPB_DO ;
input N_1581 ;
input N_1719 ;
input COUNTER_RE ;
input N_1701 ;
input N_1709 ;
input N_1693 ;
input OPB_WE ;
input N_1697 ;
output N_1574 ;
output N_191 ;
input DBUG_HEADER10 ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire N_1581 ;
wire N_1719 ;
wire COUNTER_RE ;
wire N_1701 ;
wire N_1709 ;
wire N_1693 ;
wire OPB_WE ;
wire N_1697 ;
wire N_1574 ;
wire N_191 ;
wire DBUG_HEADER10 ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] count_data_Z;
wire [15:15] count_data_s_Z;
wire [14:0] count_data_s;
wire [15:0] sp_Z;
wire [15:0] OSC_CT_DO_4_Z;
wire [0:0] count_data_cry_cy_S;
wire [0:0] count_data_cry_cy_Y;
wire [14:0] count_data_cry_Z;
wire [14:0] count_data_cry_Y;
wire [15:15] count_data_s_FCO;
wire [15:15] count_data_s_Y;
wire VCC ;
wire N_1659_i ;
wire GND ;
wire cntr_trig_Z ;
wire afifo_rempty_i ;
wire sp_1_sqmuxa ;
wire resetb_Z ;
wire resetb_4 ;
wire N_129 ;
wire startb_Z ;
wire startb_4 ;
wire N_137 ;
wire un1_OSC_CT_DO10_0_a2_Z ;
wire count_data_cry_cy ;
wire un1_OSC_CT_DO10_0_a2_0_Z ;
wire N_1601 ;
wire N_1738 ;
// @17:65
  SLE \count_data[15]  (
	.Q(count_data_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s_Z[15]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[14]  (
	.Q(count_data_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[14]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[13]  (
	.Q(count_data_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[13]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[12]  (
	.Q(count_data_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[12]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[11]  (
	.Q(count_data_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[11]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[10]  (
	.Q(count_data_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[10]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[9]  (
	.Q(count_data_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[9]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[8]  (
	.Q(count_data_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[8]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[7]  (
	.Q(count_data_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[7]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[6]  (
	.Q(count_data_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[6]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[5]  (
	.Q(count_data_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[5]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[4]  (
	.Q(count_data_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[4]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[3]  (
	.Q(count_data_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[3]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[2]  (
	.Q(count_data_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[2]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[1]  (
	.Q(count_data_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[1]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  SLE \count_data[0]  (
	.Q(count_data_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(count_data_s[0]),
	.EN(N_1659_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:98
  SLE cntr_trig (
	.Q(cntr_trig_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER10),
	.D(afifo_rempty_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[4]  (
	.Q(sp_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[3]  (
	.Q(sp_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[2]  (
	.Q(sp_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[1]  (
	.Q(sp_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[0]  (
	.Q(sp_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE resetb (
	.Q(resetb_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(resetb_4),
	.EN(N_129),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE startb (
	.Q(startb_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(startb_4),
	.EN(N_137),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[15]  (
	.Q(sp_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[14]  (
	.Q(sp_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[13]  (
	.Q(sp_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[12]  (
	.Q(sp_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[11]  (
	.Q(sp_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[10]  (
	.Q(sp_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[9]  (
	.Q(sp_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[8]  (
	.Q(sp_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[7]  (
	.Q(sp_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[6]  (
	.Q(sp_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:124
  SLE \sp[5]  (
	.Q(sp_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(sp_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[12]  (
	.Q(OSC_CT_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[12]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[11]  (
	.Q(OSC_CT_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[11]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[10]  (
	.Q(OSC_CT_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[10]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[9]  (
	.Q(OSC_CT_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[9]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[8]  (
	.Q(OSC_CT_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[8]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[7]  (
	.Q(OSC_CT_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[7]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[6]  (
	.Q(OSC_CT_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[6]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[5]  (
	.Q(OSC_CT_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[5]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[4]  (
	.Q(OSC_CT_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[4]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[3]  (
	.Q(OSC_CT_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[3]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[2]  (
	.Q(OSC_CT_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[2]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[1]  (
	.Q(OSC_CT_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[1]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[0]  (
	.Q(OSC_CT_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[0]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[15]  (
	.Q(OSC_CT_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[15]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[14]  (
	.Q(OSC_CT_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[14]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:111
  SLE \OSC_CT_DO_1[13]  (
	.Q(OSC_CT_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OSC_CT_DO_4_Z[13]),
	.EN(un1_OSC_CT_DO10_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:65
  ARI1 \count_data_cry_cy[0]  (
	.FCO(count_data_cry_cy),
	.S(count_data_cry_cy_S[0]),
	.Y(count_data_cry_cy_Y[0]),
	.B(resetb_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \count_data_cry_cy[0] .INIT=20'h45500;
// @17:65
  ARI1 \count_data_cry[0]  (
	.FCO(count_data_cry_Z[0]),
	.S(count_data_s[0]),
	.Y(count_data_cry_Y[0]),
	.B(count_data_Z[0]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_cy)
);
defparam \count_data_cry[0] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[1]  (
	.FCO(count_data_cry_Z[1]),
	.S(count_data_s[1]),
	.Y(count_data_cry_Y[1]),
	.B(count_data_Z[1]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[0])
);
defparam \count_data_cry[1] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[2]  (
	.FCO(count_data_cry_Z[2]),
	.S(count_data_s[2]),
	.Y(count_data_cry_Y[2]),
	.B(count_data_Z[2]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[1])
);
defparam \count_data_cry[2] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[3]  (
	.FCO(count_data_cry_Z[3]),
	.S(count_data_s[3]),
	.Y(count_data_cry_Y[3]),
	.B(count_data_Z[3]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[2])
);
defparam \count_data_cry[3] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[4]  (
	.FCO(count_data_cry_Z[4]),
	.S(count_data_s[4]),
	.Y(count_data_cry_Y[4]),
	.B(count_data_Z[4]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[3])
);
defparam \count_data_cry[4] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[5]  (
	.FCO(count_data_cry_Z[5]),
	.S(count_data_s[5]),
	.Y(count_data_cry_Y[5]),
	.B(count_data_Z[5]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[4])
);
defparam \count_data_cry[5] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[6]  (
	.FCO(count_data_cry_Z[6]),
	.S(count_data_s[6]),
	.Y(count_data_cry_Y[6]),
	.B(count_data_Z[6]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[5])
);
defparam \count_data_cry[6] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[7]  (
	.FCO(count_data_cry_Z[7]),
	.S(count_data_s[7]),
	.Y(count_data_cry_Y[7]),
	.B(count_data_Z[7]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[6])
);
defparam \count_data_cry[7] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[8]  (
	.FCO(count_data_cry_Z[8]),
	.S(count_data_s[8]),
	.Y(count_data_cry_Y[8]),
	.B(count_data_Z[8]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[7])
);
defparam \count_data_cry[8] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[9]  (
	.FCO(count_data_cry_Z[9]),
	.S(count_data_s[9]),
	.Y(count_data_cry_Y[9]),
	.B(count_data_Z[9]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[8])
);
defparam \count_data_cry[9] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[10]  (
	.FCO(count_data_cry_Z[10]),
	.S(count_data_s[10]),
	.Y(count_data_cry_Y[10]),
	.B(count_data_Z[10]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[9])
);
defparam \count_data_cry[10] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[11]  (
	.FCO(count_data_cry_Z[11]),
	.S(count_data_s[11]),
	.Y(count_data_cry_Y[11]),
	.B(count_data_Z[11]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[10])
);
defparam \count_data_cry[11] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[12]  (
	.FCO(count_data_cry_Z[12]),
	.S(count_data_s[12]),
	.Y(count_data_cry_Y[12]),
	.B(count_data_Z[12]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[11])
);
defparam \count_data_cry[12] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[13]  (
	.FCO(count_data_cry_Z[13]),
	.S(count_data_s[13]),
	.Y(count_data_cry_Y[13]),
	.B(count_data_Z[13]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[12])
);
defparam \count_data_cry[13] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_s[15]  (
	.FCO(count_data_s_FCO[15]),
	.S(count_data_s_Z[15]),
	.Y(count_data_s_Y[15]),
	.B(count_data_Z[15]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[14])
);
defparam \count_data_s[15] .INIT=20'h42200;
// @17:65
  ARI1 \count_data_cry[14]  (
	.FCO(count_data_cry_Z[14]),
	.S(count_data_s[14]),
	.Y(count_data_cry_Y[14]),
	.B(count_data_Z[14]),
	.C(resetb_Z),
	.D(GND),
	.A(VCC),
	.FCI(count_data_cry_Z[13])
);
defparam \count_data_cry[14] .INIT=20'h42200;
// @17:115
  CFG2 un1_OSC_CT_DO10_0_o2_0 (
	.A(OPB_ADDR[4]),
	.B(OPB_ADDR[5]),
	.Y(N_191)
);
defparam un1_OSC_CT_DO10_0_o2_0.INIT=4'hE;
// @17:115
  CFG2 un1_OSC_CT_DO10_0_o2_1 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[3]),
	.Y(N_1574)
);
defparam un1_OSC_CT_DO10_0_o2_1.INIT=4'hE;
// @17:112
  CFG3 \OSC_CT_DO_4[0]  (
	.A(sp_Z[0]),
	.B(count_data_Z[0]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[0])
);
defparam \OSC_CT_DO_4[0] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[1]  (
	.A(sp_Z[1]),
	.B(count_data_Z[1]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[1])
);
defparam \OSC_CT_DO_4[1] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[2]  (
	.A(sp_Z[2]),
	.B(count_data_Z[2]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[2])
);
defparam \OSC_CT_DO_4[2] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[3]  (
	.A(sp_Z[3]),
	.B(count_data_Z[3]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[3])
);
defparam \OSC_CT_DO_4[3] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[4]  (
	.A(sp_Z[4]),
	.B(count_data_Z[4]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[4])
);
defparam \OSC_CT_DO_4[4] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[5]  (
	.A(sp_Z[5]),
	.B(count_data_Z[5]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[5])
);
defparam \OSC_CT_DO_4[5] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[6]  (
	.A(sp_Z[6]),
	.B(count_data_Z[6]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[6])
);
defparam \OSC_CT_DO_4[6] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[7]  (
	.A(sp_Z[7]),
	.B(count_data_Z[7]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[7])
);
defparam \OSC_CT_DO_4[7] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[8]  (
	.A(sp_Z[8]),
	.B(count_data_Z[8]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[8])
);
defparam \OSC_CT_DO_4[8] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[9]  (
	.A(sp_Z[9]),
	.B(count_data_Z[9]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[9])
);
defparam \OSC_CT_DO_4[9] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[10]  (
	.A(sp_Z[10]),
	.B(count_data_Z[10]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[10])
);
defparam \OSC_CT_DO_4[10] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[11]  (
	.A(sp_Z[11]),
	.B(count_data_Z[11]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[11])
);
defparam \OSC_CT_DO_4[11] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[12]  (
	.A(sp_Z[12]),
	.B(count_data_Z[12]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[12])
);
defparam \OSC_CT_DO_4[12] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[13]  (
	.A(sp_Z[13]),
	.B(count_data_Z[13]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[13])
);
defparam \OSC_CT_DO_4[13] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[14]  (
	.A(sp_Z[14]),
	.B(count_data_Z[14]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[14])
);
defparam \OSC_CT_DO_4[14] .INIT=8'hCA;
// @17:112
  CFG3 \OSC_CT_DO_4[15]  (
	.A(sp_Z[15]),
	.B(count_data_Z[15]),
	.C(OPB_ADDR[0]),
	.Y(OSC_CT_DO_4_Z[15])
);
defparam \OSC_CT_DO_4[15] .INIT=8'hCA;
// @17:115
  CFG2 un1_OSC_CT_DO10_0_a2_0 (
	.A(N_1574),
	.B(N_191),
	.Y(un1_OSC_CT_DO10_0_a2_0_Z)
);
defparam un1_OSC_CT_DO10_0_a2_0.INIT=4'h1;
// @17:65
  CFG2 cntr_trig_RNIJLG59 (
	.A(resetb_Z),
	.B(cntr_trig_Z),
	.Y(N_1659_i)
);
defparam cntr_trig_RNIJLG59.INIT=4'hE;
// @17:125
  CFG3 un1_startb16_i_o2 (
	.A(resetb_Z),
	.B(cntr_trig_Z),
	.C(startb_Z),
	.Y(N_1601)
);
defparam un1_startb16_i_o2.INIT=8'hE2;
// @17:125
  CFG3 un1_startb14_i_a2_1 (
	.A(N_1697),
	.B(OPB_WE),
	.C(N_1693),
	.Y(N_1738)
);
defparam un1_startb14_i_a2_1.INIT=8'h80;
// @17:115
  CFG4 un1_OSC_CT_DO10_0_a2 (
	.A(un1_OSC_CT_DO10_0_a2_0_Z),
	.B(N_1709),
	.C(N_1701),
	.D(COUNTER_RE),
	.Y(un1_OSC_CT_DO10_0_a2_Z)
);
defparam un1_OSC_CT_DO10_0_a2.INIT=16'hA800;
// @17:81
  CFG3 sp_1_sqmuxa_0_a2 (
	.A(N_191),
	.B(N_1719),
	.C(N_1738),
	.Y(sp_1_sqmuxa)
);
defparam sp_1_sqmuxa_0_a2.INIT=8'h40;
// @17:125
  CFG2 startb_4_0_a2 (
	.A(N_1738),
	.B(OPB_DO[0]),
	.Y(startb_4)
);
defparam startb_4_0_a2.INIT=4'h8;
// @17:125
  CFG2 resetb_4_0_a2 (
	.A(N_1738),
	.B(OPB_DO[1]),
	.Y(resetb_4)
);
defparam resetb_4_0_a2.INIT=4'h8;
// @17:125
  CFG3 un1_startb16_i_0 (
	.A(N_1581),
	.B(N_1738),
	.C(N_1601),
	.Y(N_137)
);
defparam un1_startb16_i_0.INIT=8'h74;
// @17:125
  CFG4 un1_startb14_i_0 (
	.A(cntr_trig_Z),
	.B(resetb_Z),
	.C(N_1581),
	.D(N_1738),
	.Y(N_129)
);
defparam un1_startb14_i_0.INIT=16'h0F44;
// @17:81
  afifo_8s_2s_8s_2s opb_fifo_inst (
	.startb(startb_Z),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.DBUG_HEADER10(DBUG_HEADER10),
	.RESET_N_arst(RESET_N_arst),
	.afifo_rempty_i(afifo_rempty_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSCILLATOR_COUNTER */

module SCRATCH_PAD_REGISTER (
  OPB_ADDR,
  SP_IN,
  OPB_DO,
  dev_sp14_2,
  SP1_RE_2,
  SP1_RE_1,
  dev_sp14,
  SP1_WE,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [17:16] OPB_ADDR ;
output [31:0] SP_IN ;
input [31:0] OPB_DO ;
input dev_sp14_2 ;
input SP1_RE_2 ;
input SP1_RE_1 ;
input dev_sp14 ;
input SP1_WE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire dev_sp14_2 ;
wire SP1_RE_2 ;
wire SP1_RE_1 ;
wire dev_sp14 ;
wire SP1_WE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [31:0] dev_sp1_Z;
wire [31:0] dev_sp2_Z;
wire [31:0] SP_DO_4_Z;
wire VCC ;
wire GND ;
wire un1_SP1_RE_0_a2_Z ;
// @18:39
  SLE \dev_sp1[13]  (
	.Q(dev_sp1_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[12]  (
	.Q(dev_sp1_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[11]  (
	.Q(dev_sp1_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[10]  (
	.Q(dev_sp1_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[9]  (
	.Q(dev_sp1_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[8]  (
	.Q(dev_sp1_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[7]  (
	.Q(dev_sp1_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[6]  (
	.Q(dev_sp1_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[5]  (
	.Q(dev_sp1_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[4]  (
	.Q(dev_sp1_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[3]  (
	.Q(dev_sp1_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[2]  (
	.Q(dev_sp1_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[1]  (
	.Q(dev_sp1_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[0]  (
	.Q(dev_sp1_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[28]  (
	.Q(dev_sp1_Z[28]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[27]  (
	.Q(dev_sp1_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[26]  (
	.Q(dev_sp1_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[25]  (
	.Q(dev_sp1_Z[25]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[24]  (
	.Q(dev_sp1_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[23]  (
	.Q(dev_sp1_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[22]  (
	.Q(dev_sp1_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[21]  (
	.Q(dev_sp1_Z[21]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[20]  (
	.Q(dev_sp1_Z[20]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[19]  (
	.Q(dev_sp1_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[18]  (
	.Q(dev_sp1_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[17]  (
	.Q(dev_sp1_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[16]  (
	.Q(dev_sp1_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[15]  (
	.Q(dev_sp1_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[14]  (
	.Q(dev_sp1_Z[14]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[11]  (
	.Q(dev_sp2_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[10]  (
	.Q(dev_sp2_Z[10]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[9]  (
	.Q(dev_sp2_Z[9]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[8]  (
	.Q(dev_sp2_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[7]  (
	.Q(dev_sp2_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[6]  (
	.Q(dev_sp2_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[5]  (
	.Q(dev_sp2_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[4]  (
	.Q(dev_sp2_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[3]  (
	.Q(dev_sp2_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[2]  (
	.Q(dev_sp2_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[1]  (
	.Q(dev_sp2_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[0]  (
	.Q(dev_sp2_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[31]  (
	.Q(dev_sp1_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[30]  (
	.Q(dev_sp1_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp1[29]  (
	.Q(dev_sp1_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(SP1_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[26]  (
	.Q(dev_sp2_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[25]  (
	.Q(dev_sp2_Z[25]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[24]  (
	.Q(dev_sp2_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[23]  (
	.Q(dev_sp2_Z[23]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[22]  (
	.Q(dev_sp2_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[21]  (
	.Q(dev_sp2_Z[21]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[20]  (
	.Q(dev_sp2_Z[20]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[19]  (
	.Q(dev_sp2_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[18]  (
	.Q(dev_sp2_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[17]  (
	.Q(dev_sp2_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[16]  (
	.Q(dev_sp2_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[15]  (
	.Q(dev_sp2_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[14]  (
	.Q(dev_sp2_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[13]  (
	.Q(dev_sp2_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[12]  (
	.Q(dev_sp2_Z[12]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[31]  (
	.Q(dev_sp2_Z[31]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[30]  (
	.Q(dev_sp2_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[29]  (
	.Q(dev_sp2_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[28]  (
	.Q(dev_sp2_Z[28]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:39
  SLE \dev_sp2[27]  (
	.Q(dev_sp2_Z[27]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(dev_sp14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[5]  (
	.Q(SP_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[5]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[4]  (
	.Q(SP_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[4]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[3]  (
	.Q(SP_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[3]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[2]  (
	.Q(SP_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[2]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[1]  (
	.Q(SP_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[1]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[0]  (
	.Q(SP_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[0]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[20]  (
	.Q(SP_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[20]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[19]  (
	.Q(SP_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[19]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[18]  (
	.Q(SP_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[18]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[17]  (
	.Q(SP_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[17]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[16]  (
	.Q(SP_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[16]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[15]  (
	.Q(SP_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[15]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[14]  (
	.Q(SP_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[14]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[13]  (
	.Q(SP_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[13]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[12]  (
	.Q(SP_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[12]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[11]  (
	.Q(SP_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[11]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[10]  (
	.Q(SP_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[10]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[9]  (
	.Q(SP_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[9]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[8]  (
	.Q(SP_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[8]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[7]  (
	.Q(SP_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[7]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[6]  (
	.Q(SP_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[6]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[31]  (
	.Q(SP_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[31]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[30]  (
	.Q(SP_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[30]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[29]  (
	.Q(SP_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[29]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[28]  (
	.Q(SP_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[28]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[27]  (
	.Q(SP_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[27]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[26]  (
	.Q(SP_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[26]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[25]  (
	.Q(SP_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[25]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[24]  (
	.Q(SP_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[24]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[23]  (
	.Q(SP_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[23]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[22]  (
	.Q(SP_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[22]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  SLE \SP_DO[21]  (
	.Q(SP_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(SP_DO_4_Z[21]),
	.EN(un1_SP1_RE_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:53
  CFG4 \SP_DO_4[31]  (
	.A(dev_sp1_Z[31]),
	.B(dev_sp2_Z[31]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[31])
);
defparam \SP_DO_4[31] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[30]  (
	.A(dev_sp1_Z[30]),
	.B(dev_sp2_Z[30]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[30])
);
defparam \SP_DO_4[30] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[29]  (
	.A(dev_sp1_Z[29]),
	.B(dev_sp2_Z[29]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[29])
);
defparam \SP_DO_4[29] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[28]  (
	.A(dev_sp1_Z[28]),
	.B(dev_sp2_Z[28]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[28])
);
defparam \SP_DO_4[28] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[27]  (
	.A(dev_sp1_Z[27]),
	.B(dev_sp2_Z[27]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[27])
);
defparam \SP_DO_4[27] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[26]  (
	.A(dev_sp1_Z[26]),
	.B(dev_sp2_Z[26]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[26])
);
defparam \SP_DO_4[26] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[25]  (
	.A(dev_sp1_Z[25]),
	.B(dev_sp2_Z[25]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[25])
);
defparam \SP_DO_4[25] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[24]  (
	.A(dev_sp1_Z[24]),
	.B(dev_sp2_Z[24]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[24])
);
defparam \SP_DO_4[24] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[23]  (
	.A(dev_sp1_Z[23]),
	.B(dev_sp2_Z[23]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[23])
);
defparam \SP_DO_4[23] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[22]  (
	.A(dev_sp1_Z[22]),
	.B(dev_sp2_Z[22]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[22])
);
defparam \SP_DO_4[22] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[21]  (
	.A(dev_sp1_Z[21]),
	.B(dev_sp2_Z[21]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[21])
);
defparam \SP_DO_4[21] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[20]  (
	.A(dev_sp1_Z[20]),
	.B(dev_sp2_Z[20]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[20])
);
defparam \SP_DO_4[20] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[19]  (
	.A(dev_sp1_Z[19]),
	.B(dev_sp2_Z[19]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[19])
);
defparam \SP_DO_4[19] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[18]  (
	.A(dev_sp1_Z[18]),
	.B(dev_sp2_Z[18]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[18])
);
defparam \SP_DO_4[18] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[17]  (
	.A(dev_sp1_Z[17]),
	.B(dev_sp2_Z[17]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[17])
);
defparam \SP_DO_4[17] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[16]  (
	.A(dev_sp1_Z[16]),
	.B(dev_sp2_Z[16]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[16])
);
defparam \SP_DO_4[16] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[15]  (
	.A(dev_sp1_Z[15]),
	.B(dev_sp2_Z[15]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[15])
);
defparam \SP_DO_4[15] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[14]  (
	.A(dev_sp1_Z[14]),
	.B(dev_sp2_Z[14]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[14])
);
defparam \SP_DO_4[14] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[13]  (
	.A(dev_sp1_Z[13]),
	.B(dev_sp2_Z[13]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[13])
);
defparam \SP_DO_4[13] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[12]  (
	.A(dev_sp1_Z[12]),
	.B(dev_sp2_Z[12]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[12])
);
defparam \SP_DO_4[12] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[11]  (
	.A(dev_sp1_Z[11]),
	.B(dev_sp2_Z[11]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[11])
);
defparam \SP_DO_4[11] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[10]  (
	.A(dev_sp1_Z[10]),
	.B(dev_sp2_Z[10]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[10])
);
defparam \SP_DO_4[10] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[9]  (
	.A(dev_sp1_Z[9]),
	.B(dev_sp2_Z[9]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[9])
);
defparam \SP_DO_4[9] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[8]  (
	.A(dev_sp1_Z[8]),
	.B(dev_sp2_Z[8]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[8])
);
defparam \SP_DO_4[8] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[7]  (
	.A(dev_sp1_Z[7]),
	.B(dev_sp2_Z[7]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[7])
);
defparam \SP_DO_4[7] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[6]  (
	.A(dev_sp1_Z[6]),
	.B(dev_sp2_Z[6]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[6])
);
defparam \SP_DO_4[6] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[5]  (
	.A(dev_sp1_Z[5]),
	.B(dev_sp2_Z[5]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[5])
);
defparam \SP_DO_4[5] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[4]  (
	.A(dev_sp1_Z[4]),
	.B(dev_sp2_Z[4]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[4])
);
defparam \SP_DO_4[4] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[3]  (
	.A(dev_sp1_Z[3]),
	.B(dev_sp2_Z[3]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[3])
);
defparam \SP_DO_4[3] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[2]  (
	.A(dev_sp1_Z[2]),
	.B(dev_sp2_Z[2]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[2])
);
defparam \SP_DO_4[2] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[1]  (
	.A(dev_sp1_Z[1]),
	.B(dev_sp2_Z[1]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[1])
);
defparam \SP_DO_4[1] .INIT=16'hACCC;
// @18:53
  CFG4 \SP_DO_4[0]  (
	.A(dev_sp1_Z[0]),
	.B(dev_sp2_Z[0]),
	.C(SP1_RE_1),
	.D(SP1_RE_2),
	.Y(SP_DO_4_Z[0])
);
defparam \SP_DO_4[0] .INIT=16'hACCC;
// @18:24
  CFG4 un1_SP1_RE_0_a2 (
	.A(OPB_ADDR[17]),
	.B(OPB_ADDR[16]),
	.C(dev_sp14_2),
	.D(SP1_RE_1),
	.Y(un1_SP1_RE_0_a2_Z)
);
defparam un1_SP1_RE_0_a2.INIT=16'h6000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SCRATCH_PAD_REGISTER */

module serial_eeprom_if (
  eeprom_addr,
  eeprom_wrdata,
  eeprom_inst,
  eep_rddata,
  eeprom_start,
  strobe_1us,
  EEP_SO_c,
  EEP_SCK_c,
  EEP_CS_N_c,
  EEP_SI_c,
  eep_done,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] eeprom_addr ;
input [7:0] eeprom_wrdata ;
input [1:0] eeprom_inst ;
output [7:0] eep_rddata ;
input eeprom_start ;
input strobe_1us ;
input EEP_SO_c ;
output EEP_SCK_c ;
output EEP_CS_N_c ;
output EEP_SI_c ;
output eep_done ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire eeprom_start ;
wire strobe_1us ;
wire EEP_SO_c ;
wire EEP_SCK_c ;
wire EEP_CS_N_c ;
wire EEP_SI_c ;
wire eep_done ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [11:0] eeprom_cycle_state_Z;
wire [9:6] eeprom_cycle_state_i;
wire [10:0] eeprom_cycle_state_ns;
wire [3:3] eeprom_cycle_state_ns_i_i_a2_Z;
wire [7:0] TYPE_DATA_Z;
wire [7:0] TYPE_DATA_8;
wire [2:0] sTYPE_DATA_Z;
wire [2:2] sTYPE_DATA_1;
wire [7:7] eeprom_cycle_state_RNI5LBOE_Z;
wire [7:0] eeprom_wrdata_reg_Z;
wire [7:0] eeprom_wrdata_reg_9;
wire [15:0] eeprom_addr_reg_Z;
wire [15:0] eeprom_addr_reg_7;
wire [1:0] eeprom_cycle_type_Z;
wire [3:0] bit_cntr_Z;
wire [3:3] bit_cntr_12;
wire [2:0] bit_cntr_12_0_iv_i_Z;
wire [9:9] eeprom_cycle_state_ns_0_a2_0_0_Z;
wire VCC ;
wire GND ;
wire N_181_i_0 ;
wire N_64_i ;
wire N_175_i ;
wire N_53 ;
wire N_152_i ;
wire N_2170_i ;
wire un1_eeprom_cycle_state_8_0_0_Z ;
wire N_2178 ;
wire N_2168_i ;
wire N_15_0_i ;
wire un1_bit_cntr_0_sqmuxa_1_i_i_a2_Z ;
wire un1_eeprom_cycle_state_10_0_0_Z ;
wire N_431_i ;
wire N_21 ;
wire eeprom_rddata_reg_1_sqmuxa ;
wire un1_SDI_0_sqmuxa_i_i_Z ;
wire N_60 ;
wire N_174_i_0 ;
wire N_63 ;
wire N_2179 ;
wire N_247_i ;
wire N_223_i ;
wire N_66 ;
wire N_2173 ;
wire N_2203 ;
wire un1_eeprom_cycle_state_10_0_0_0_Z ;
wire m30_2 ;
wire N_172 ;
wire N_2205 ;
wire N_2190 ;
wire N_2188_3 ;
wire N_39_mux ;
wire N_224 ;
wire bit_cntr_1_sqmuxa ;
wire N_168_i ;
wire N_160_i ;
wire N_14_0 ;
wire N_65 ;
wire N_23 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
  CFG1 eeprom_cs_n_RNO (
	.A(eeprom_cycle_state_Z[6]),
	.Y(eeprom_cycle_state_i[6])
);
defparam eeprom_cs_n_RNO.INIT=2'h1;
  CFG1 \sTYPE_DATA_RNO[1]  (
	.A(eeprom_cycle_state_Z[9]),
	.Y(eeprom_cycle_state_i[9])
);
defparam \sTYPE_DATA_RNO[1] .INIT=2'h1;
// @35:100
  SLE \eeprom_cycle_state[2]  (
	.Q(eeprom_cycle_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[3]  (
	.Q(eeprom_cycle_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_181_i_0),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[4]  (
	.Q(eeprom_cycle_state_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_175_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[5]  (
	.Q(eeprom_cycle_state_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_53),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[6]  (
	.Q(eeprom_cycle_state_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[7]  (
	.Q(eeprom_cycle_state_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[8]  (
	.Q(eeprom_cycle_state_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns_i_i_a2_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[9]  (
	.Q(eeprom_cycle_state_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[10]  (
	.Q(eeprom_cycle_state_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[11]  (
	.Q(eeprom_cycle_state_Z[11]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE eeprom_done (
	.Q(eep_done),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[0]  (
	.Q(eeprom_cycle_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_152_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_state[1]  (
	.Q(eeprom_cycle_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[2]  (
	.Q(TYPE_DATA_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2170_i),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[1]  (
	.Q(TYPE_DATA_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2178),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[0]  (
	.Q(TYPE_DATA_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[0]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \sTYPE_DATA[2]  (
	.Q(sTYPE_DATA_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(sTYPE_DATA_1[2]),
	.EN(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \sTYPE_DATA[1]  (
	.Q(sTYPE_DATA_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_i[9]),
	.EN(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \sTYPE_DATA[0]  (
	.Q(sTYPE_DATA_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_2168_i),
	.EN(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE SDI (
	.Q(EEP_SI_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_15_0_i),
	.EN(un1_bit_cntr_0_sqmuxa_1_i_i_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE eeprom_cs_n (
	.Q(EEP_CS_N_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_cycle_state_i[6]),
	.EN(un1_eeprom_cycle_state_10_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE sclk (
	.Q(EEP_SCK_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_431_i),
	.EN(N_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[7]  (
	.Q(TYPE_DATA_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[7]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[6]  (
	.Q(TYPE_DATA_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[6]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[5]  (
	.Q(TYPE_DATA_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[5]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[4]  (
	.Q(TYPE_DATA_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[4]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \TYPE_DATA[3]  (
	.Q(TYPE_DATA_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TYPE_DATA_8[3]),
	.EN(un1_eeprom_cycle_state_8_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[0]  (
	.Q(eep_rddata[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(EEP_SO_c),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[7]  (
	.Q(eeprom_wrdata_reg_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[7]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[6]  (
	.Q(eeprom_wrdata_reg_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[6]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[5]  (
	.Q(eeprom_wrdata_reg_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[5]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[4]  (
	.Q(eeprom_wrdata_reg_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[4]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[3]  (
	.Q(eeprom_wrdata_reg_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[3]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[2]  (
	.Q(eeprom_wrdata_reg_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[2]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[1]  (
	.Q(eeprom_wrdata_reg_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[1]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_wrdata_reg[0]  (
	.Q(eeprom_wrdata_reg_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_wrdata_reg_9[0]),
	.EN(un1_SDI_0_sqmuxa_i_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[7]  (
	.Q(eep_rddata[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[6]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[6]  (
	.Q(eep_rddata[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[5]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[5]  (
	.Q(eep_rddata[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[4]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[4]  (
	.Q(eep_rddata[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[3]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[3]  (
	.Q(eep_rddata[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[2]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[2]  (
	.Q(eep_rddata[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[1]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_rddata_reg[1]  (
	.Q(eep_rddata[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[0]),
	.EN(eeprom_rddata_reg_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[6]  (
	.Q(eeprom_addr_reg_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[6]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[5]  (
	.Q(eeprom_addr_reg_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[5]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[4]  (
	.Q(eeprom_addr_reg_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[4]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[3]  (
	.Q(eeprom_addr_reg_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[3]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[2]  (
	.Q(eeprom_addr_reg_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[2]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[1]  (
	.Q(eeprom_addr_reg_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[1]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[0]  (
	.Q(eeprom_addr_reg_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[0]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_type[1]  (
	.Q(eeprom_cycle_type_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_inst[1]),
	.EN(N_174_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_cycle_type[0]  (
	.Q(eeprom_cycle_type_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_inst[0]),
	.EN(N_174_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[15]  (
	.Q(eeprom_addr_reg_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[15]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[14]  (
	.Q(eeprom_addr_reg_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[14]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[13]  (
	.Q(eeprom_addr_reg_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[13]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[12]  (
	.Q(eeprom_addr_reg_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[12]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[11]  (
	.Q(eeprom_addr_reg_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[11]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[10]  (
	.Q(eeprom_addr_reg_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[10]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[9]  (
	.Q(eeprom_addr_reg_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[9]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[8]  (
	.Q(eeprom_addr_reg_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[8]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \eeprom_addr_reg[7]  (
	.Q(eeprom_addr_reg_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eeprom_addr_reg_7[7]),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \bit_cntr[3]  (
	.Q(bit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(bit_cntr_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \bit_cntr[2]  (
	.Q(bit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(bit_cntr_12_0_iv_i_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \bit_cntr[1]  (
	.Q(bit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(bit_cntr_12_0_iv_i_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:100
  SLE \bit_cntr[0]  (
	.Q(bit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(bit_cntr_12_0_iv_i_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:119
  CFG3 \bit_cntr_12_0_iv_RNO[3]  (
	.A(bit_cntr_Z[2]),
	.B(bit_cntr_Z[1]),
	.C(N_63),
	.Y(N_2179)
);
defparam \bit_cntr_12_0_iv_RNO[3] .INIT=8'hFE;
  CFG4 \eeprom_cycle_state_RNI5LBOE[7]  (
	.A(eeprom_cycle_state_Z[7]),
	.B(eeprom_cycle_state_Z[10]),
	.C(eeprom_cycle_state_Z[8]),
	.D(eeprom_cycle_state_Z[9]),
	.Y(eeprom_cycle_state_RNI5LBOE_Z[7])
);
defparam \eeprom_cycle_state_RNI5LBOE[7] .INIT=16'hFFFE;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[0]  (
	.A(EEP_SCK_c),
	.B(eeprom_wrdata[0]),
	.Y(eeprom_wrdata_reg_9[0])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[0] .INIT=4'h4;
// @35:119
  CFG2 \eeprom_cycle_state_RNI9HJTD1[0]  (
	.A(N_247_i),
	.B(N_223_i),
	.Y(N_66)
);
defparam \eeprom_cycle_state_RNI9HJTD1[0] .INIT=4'hE;
// @35:100
  CFG2 \eeprom_cycle_state_ns_0_o2[10]  (
	.A(eeprom_cycle_state_Z[3]),
	.B(eeprom_cycle_state_Z[2]),
	.Y(N_2173)
);
defparam \eeprom_cycle_state_ns_0_o2[10] .INIT=4'hE;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[3]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[2]),
	.Y(TYPE_DATA_8[3])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[3] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[5]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[4]),
	.Y(TYPE_DATA_8[5])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[5] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[6]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[5]),
	.Y(TYPE_DATA_8[6])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[6] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[7]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[6]),
	.Y(TYPE_DATA_8[7])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[7] .INIT=4'h8;
// @35:119
  CFG2 un1_eeprom_cycle_state_10_0_0_a2_1 (
	.A(EEP_SCK_c),
	.B(strobe_1us),
	.Y(N_2203)
);
defparam un1_eeprom_cycle_state_10_0_0_a2_1.INIT=4'h8;
  CFG2 \eeprom_cycle_state_RNI3M77E[11]  (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_start),
	.Y(N_174_i_0)
);
defparam \eeprom_cycle_state_RNI3M77E[11] .INIT=4'h8;
  CFG2 \eeprom_cycle_state_RNIT68Q4[7]  (
	.A(eeprom_cycle_state_Z[8]),
	.B(eeprom_cycle_state_Z[7]),
	.Y(N_2168_i)
);
defparam \eeprom_cycle_state_RNIT68Q4[7] .INIT=4'h1;
// @35:119
  CFG2 \TYPE_DATA_cnst_0_o2[2]  (
	.A(eeprom_cycle_state_Z[9]),
	.B(eeprom_cycle_state_Z[8]),
	.Y(sTYPE_DATA_1[2])
);
defparam \TYPE_DATA_cnst_0_o2[2] .INIT=4'hE;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.TYPE_DATA_8[4]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[3]),
	.Y(TYPE_DATA_8[4])
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8[4] .INIT=4'h8;
// @35:119
  CFG2 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[0]  (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_addr[0]),
	.Y(eeprom_addr_reg_7[0])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[0] .INIT=4'h8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[1]  (
	.A(eeprom_wrdata[1]),
	.B(eeprom_wrdata_reg_Z[0]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[1])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[1] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[2]  (
	.A(eeprom_wrdata[2]),
	.B(eeprom_wrdata_reg_Z[1]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[2])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[2] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[3]  (
	.A(eeprom_wrdata[3]),
	.B(eeprom_wrdata_reg_Z[2]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[3])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[3] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[4]  (
	.A(eeprom_wrdata[4]),
	.B(eeprom_wrdata_reg_Z[3]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[4])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[4] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[5]  (
	.A(eeprom_wrdata[5]),
	.B(eeprom_wrdata_reg_Z[4]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[5])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[5] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[6]  (
	.A(eeprom_wrdata[6]),
	.B(eeprom_wrdata_reg_Z[5]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[6])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[6] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[7]  (
	.A(eeprom_wrdata[7]),
	.B(eeprom_wrdata_reg_Z[6]),
	.C(EEP_SCK_c),
	.Y(eeprom_wrdata_reg_9[7])
);
defparam \proc_EEPROM_CYCLE.eeprom_wrdata_reg_9[7] .INIT=8'hCA;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.TYPE_DATA_8_i_m2[1]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(TYPE_DATA_Z[0]),
	.C(eeprom_cycle_state_Z[9]),
	.Y(N_2178)
);
defparam \proc_EEPROM_CYCLE.TYPE_DATA_8_i_m2[1] .INIT=8'h8D;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[15]  (
	.A(eeprom_addr[15]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[14]),
	.Y(eeprom_addr_reg_7[15])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[15] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[14]  (
	.A(eeprom_addr[14]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[13]),
	.Y(eeprom_addr_reg_7[14])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[14] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[13]  (
	.A(eeprom_addr[13]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[12]),
	.Y(eeprom_addr_reg_7[13])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[13] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[12]  (
	.A(eeprom_addr[12]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[11]),
	.Y(eeprom_addr_reg_7[12])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[12] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[11]  (
	.A(eeprom_addr[11]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[10]),
	.Y(eeprom_addr_reg_7[11])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[11] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[10]  (
	.A(eeprom_addr[10]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[9]),
	.Y(eeprom_addr_reg_7[10])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[10] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[9]  (
	.A(eeprom_addr[9]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[8]),
	.Y(eeprom_addr_reg_7[9])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[9] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[8]  (
	.A(eeprom_addr[8]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[7]),
	.Y(eeprom_addr_reg_7[8])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[8] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[7]  (
	.A(eeprom_addr[7]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[6]),
	.Y(eeprom_addr_reg_7[7])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[7] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[6]  (
	.A(eeprom_addr[6]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[5]),
	.Y(eeprom_addr_reg_7[6])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[6] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[5]  (
	.A(eeprom_addr[5]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[4]),
	.Y(eeprom_addr_reg_7[5])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[5] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[4]  (
	.A(eeprom_addr[4]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[3]),
	.Y(eeprom_addr_reg_7[4])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[4] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[3]  (
	.A(eeprom_addr[3]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[2]),
	.Y(eeprom_addr_reg_7[3])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[3] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[2]  (
	.A(eeprom_addr[2]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[1]),
	.Y(eeprom_addr_reg_7[2])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[2] .INIT=8'hB8;
// @35:119
  CFG3 \proc_EEPROM_CYCLE.eeprom_addr_reg_7[1]  (
	.A(eeprom_addr[1]),
	.B(eeprom_cycle_state_Z[11]),
	.C(eeprom_addr_reg_Z[0]),
	.Y(eeprom_addr_reg_7[1])
);
defparam \proc_EEPROM_CYCLE.eeprom_addr_reg_7[1] .INIT=8'hB8;
// @35:100
  CFG3 \eeprom_cycle_state_ns_0_a2_0_0[9]  (
	.A(eeprom_cycle_type_Z[1]),
	.B(eeprom_cycle_type_Z[0]),
	.C(eeprom_cycle_state_Z[4]),
	.Y(eeprom_cycle_state_ns_0_a2_0_0_Z[9])
);
defparam \eeprom_cycle_state_ns_0_a2_0_0[9] .INIT=8'h10;
// @35:119
  CFG3 un1_eeprom_cycle_state_10_0_0_0 (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_cycle_state_Z[6]),
	.C(strobe_1us),
	.Y(un1_eeprom_cycle_state_10_0_0_0_Z)
);
defparam un1_eeprom_cycle_state_10_0_0_0.INIT=8'hEA;
  CFG3 \eeprom_cycle_state_RNICT3GC[0]  (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_cycle_state_Z[0]),
	.C(strobe_1us),
	.Y(m30_2)
);
defparam \eeprom_cycle_state_RNICT3GC[0] .INIT=8'h10;
// @35:119
  CFG4 un1_SDI_0_sqmuxa_i_o2 (
	.A(bit_cntr_Z[2]),
	.B(bit_cntr_Z[3]),
	.C(bit_cntr_Z[1]),
	.D(bit_cntr_Z[0]),
	.Y(N_172)
);
defparam un1_SDI_0_sqmuxa_i_o2.INIT=16'hFFFE;
// @35:100
  CFG3 \eeprom_cycle_state_ns_i_0_a2[11]  (
	.A(sTYPE_DATA_Z[2]),
	.B(sTYPE_DATA_Z[1]),
	.C(sTYPE_DATA_Z[0]),
	.Y(N_2205)
);
defparam \eeprom_cycle_state_ns_i_0_a2[11] .INIT=8'h08;
// @35:100
  CFG3 \eeprom_cycle_state_ns_a3_0_a2[2]  (
	.A(eeprom_inst[1]),
	.B(eeprom_inst[0]),
	.C(N_174_i_0),
	.Y(eeprom_cycle_state_ns[2])
);
defparam \eeprom_cycle_state_ns_a3_0_a2[2] .INIT=8'h20;
// @35:100
  CFG3 \eeprom_cycle_state_ns_a3_0_a2[1]  (
	.A(eeprom_inst[1]),
	.B(eeprom_inst[0]),
	.C(N_174_i_0),
	.Y(eeprom_cycle_state_ns[1])
);
defparam \eeprom_cycle_state_ns_a3_0_a2[1] .INIT=8'h10;
// @35:258
  CFG3 eeprom_rddata_reg_1_sqmuxa_0_a3_0_a2 (
	.A(strobe_1us),
	.B(EEP_SCK_c),
	.C(eeprom_cycle_state_Z[2]),
	.Y(eeprom_rddata_reg_1_sqmuxa)
);
defparam eeprom_rddata_reg_1_sqmuxa_0_a3_0_a2.INIT=8'h20;
// @35:100
  CFG3 \eeprom_cycle_state_ns_0_a2_0[10]  (
	.A(strobe_1us),
	.B(EEP_SCK_c),
	.C(eeprom_cycle_state_Z[1]),
	.Y(N_2190)
);
defparam \eeprom_cycle_state_ns_0_a2_0[10] .INIT=8'hD0;
// @35:100
  CFG3 \eeprom_cycle_type_RNICSK9C[0]  (
	.A(eeprom_cycle_type_Z[1]),
	.B(eeprom_cycle_type_Z[0]),
	.C(eeprom_cycle_state_Z[4]),
	.Y(N_181_i_0)
);
defparam \eeprom_cycle_type_RNICSK9C[0] .INIT=8'hE0;
  CFG2 \TYPE_DATA_RNO[0]  (
	.A(N_2168_i),
	.B(eeprom_cycle_state_Z[5]),
	.Y(TYPE_DATA_8[0])
);
defparam \TYPE_DATA_RNO[0] .INIT=4'h2;
// @35:100
  CFG2 \eeprom_cycle_state_ns_i_i_a2[3]  (
	.A(N_174_i_0),
	.B(eeprom_inst[0]),
	.Y(eeprom_cycle_state_ns_i_i_a2_Z[3])
);
defparam \eeprom_cycle_state_ns_i_i_a2[3] .INIT=4'h8;
// @35:100
  CFG2 sclk_RNO (
	.A(EEP_SCK_c),
	.B(eeprom_cycle_state_Z[11]),
	.Y(N_431_i)
);
defparam sclk_RNO.INIT=4'hD;
// @35:100
  CFG4 \eeprom_cycle_state_ns_0_a2_1_3[9]  (
	.A(sTYPE_DATA_Z[2]),
	.B(sTYPE_DATA_Z[1]),
	.C(sTYPE_DATA_Z[0]),
	.D(eeprom_cycle_state_Z[5]),
	.Y(N_2188_3)
);
defparam \eeprom_cycle_state_ns_0_a2_1_3[9] .INIT=16'h2000;
// @35:119
  CFG4 un1_eeprom_cycle_type_0_sqmuxa_i_i (
	.A(eeprom_cycle_state_Z[11]),
	.B(eeprom_cycle_state_Z[4]),
	.C(N_2203),
	.D(N_174_i_0),
	.Y(N_60)
);
defparam un1_eeprom_cycle_type_0_sqmuxa_i_i.INIT=16'hFFC8;
  CFG4 \eeprom_cycle_state_ns_0_o2_RNI6MSH8[10]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(N_2173),
	.C(eeprom_cycle_state_Z[4]),
	.D(eeprom_cycle_state_Z[1]),
	.Y(N_39_mux)
);
defparam \eeprom_cycle_state_ns_0_o2_RNI6MSH8[10] .INIT=16'h0001;
  CFG4 \eeprom_cycle_state_RNI633FJ[1]  (
	.A(m30_2),
	.B(EEP_SCK_c),
	.C(eeprom_cycle_state_Z[1]),
	.D(eeprom_cycle_state_Z[6]),
	.Y(N_224)
);
defparam \eeprom_cycle_state_RNI633FJ[1] .INIT=16'h0002;
  CFG3 un1_SDI_0_sqmuxa_i_o2_RNIHE48A (
	.A(strobe_1us),
	.B(N_172),
	.C(EEP_SCK_c),
	.Y(N_64_i)
);
defparam un1_SDI_0_sqmuxa_i_o2_RNIHE48A.INIT=8'h02;
// @35:100
  CFG3 \eeprom_cycle_state_ns_0[5]  (
	.A(strobe_1us),
	.B(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.C(eeprom_cycle_state_Z[6]),
	.Y(eeprom_cycle_state_ns[5])
);
defparam \eeprom_cycle_state_ns_0[5] .INIT=8'hDC;
// @35:119
  CFG4 un1_bit_cntr_0_sqmuxa_1_i_i_a2 (
	.A(eeprom_cycle_state_Z[5]),
	.B(N_2203),
	.C(eeprom_cycle_state_Z[3]),
	.D(eeprom_cycle_state_Z[4]),
	.Y(un1_bit_cntr_0_sqmuxa_1_i_i_a2_Z)
);
defparam un1_bit_cntr_0_sqmuxa_1_i_i_a2.INIT=16'hCCC8;
// @35:119
  CFG3 un1_eeprom_cycle_state_8_0_0 (
	.A(eeprom_cycle_state_Z[5]),
	.B(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.C(N_2203),
	.Y(un1_eeprom_cycle_state_8_0_0_Z)
);
defparam un1_eeprom_cycle_state_8_0_0.INIT=8'hEC;
// @35:100
  CFG4 \eeprom_cycle_state_ns_a3_0_a2[4]  (
	.A(strobe_1us),
	.B(eeprom_cycle_state_Z[1]),
	.C(EEP_SCK_c),
	.D(N_2205),
	.Y(eeprom_cycle_state_ns[4])
);
defparam \eeprom_cycle_state_ns_a3_0_a2[4] .INIT=16'h0800;
// @35:100
  CFG3 \eeprom_cycle_state_ns_a3_1_0_a2[10]  (
	.A(eeprom_cycle_state_Z[5]),
	.B(N_2205),
	.C(N_64_i),
	.Y(bit_cntr_1_sqmuxa)
);
defparam \eeprom_cycle_state_ns_a3_1_0_a2[10] .INIT=8'h80;
  CFG4 \eeprom_cycle_state_RNI3U3TK[0]  (
	.A(eeprom_cycle_state_Z[11]),
	.B(N_39_mux),
	.C(eeprom_cycle_state_Z[0]),
	.D(eeprom_cycle_state_Z[6]),
	.Y(N_223_i)
);
defparam \eeprom_cycle_state_RNI3U3TK[0] .INIT=16'h0004;
// @35:119
  CFG4 un1_eeprom_cycle_state_10_0_0 (
	.A(un1_eeprom_cycle_state_10_0_0_0_Z),
	.B(eeprom_cycle_state_Z[1]),
	.C(N_2203),
	.D(eeprom_cycle_state_RNI5LBOE_Z[7]),
	.Y(un1_eeprom_cycle_state_10_0_0_Z)
);
defparam un1_eeprom_cycle_state_10_0_0.INIT=16'hFFEA;
// @35:119
  CFG2 \bit_cntr_12_0_iv_0_o2[1]  (
	.A(N_224),
	.B(bit_cntr_Z[0]),
	.Y(N_63)
);
defparam \bit_cntr_12_0_iv_0_o2[1] .INIT=4'hD;
  CFG2 un1_SDI_0_sqmuxa_i_o2_RNI6JF0P (
	.A(N_224),
	.B(N_172),
	.Y(N_247_i)
);
defparam un1_SDI_0_sqmuxa_i_o2_RNI6JF0P.INIT=4'h2;
// @35:119
  CFG2 un1_bit_cntr_1_sqmuxa_1_0_o2 (
	.A(N_2188_3),
	.B(eeprom_cycle_state_Z[5]),
	.Y(N_168_i)
);
defparam un1_bit_cntr_1_sqmuxa_1_0_o2.INIT=4'hB;
// @35:193
  CFG3 eeprom_cycle_state_2_sqmuxa_i_0 (
	.A(N_168_i),
	.B(N_64_i),
	.C(N_2205),
	.Y(N_160_i)
);
defparam eeprom_cycle_state_2_sqmuxa_i_0.INIT=8'hFB;
// @35:100
  CFG2 \eeprom_cycle_state_RNO[4]  (
	.A(N_168_i),
	.B(N_2205),
	.Y(N_175_i)
);
defparam \eeprom_cycle_state_RNO[4] .INIT=4'h1;
// @35:100
  CFG3 \TYPE_DATA_RNO[2]  (
	.A(TYPE_DATA_Z[1]),
	.B(eeprom_cycle_state_Z[5]),
	.C(sTYPE_DATA_1[2]),
	.Y(N_2170_i)
);
defparam \TYPE_DATA_RNO[2] .INIT=8'hB8;
  CFG4 SDI_RNO_0 (
	.A(TYPE_DATA_Z[7]),
	.B(eeprom_addr_reg_Z[15]),
	.C(eeprom_cycle_state_Z[5]),
	.D(eeprom_cycle_state_Z[4]),
	.Y(N_14_0)
);
defparam SDI_RNO_0.INIT=16'h135F;
// @35:119
  CFG2 \bit_cntr_12_0_iv_0_o2[2]  (
	.A(N_63),
	.B(bit_cntr_Z[1]),
	.Y(N_65)
);
defparam \bit_cntr_12_0_iv_0_o2[2] .INIT=4'hE;
// @35:119
  CFG4 un1_SDI_0_sqmuxa_i_i (
	.A(eeprom_cycle_state_Z[3]),
	.B(N_181_i_0),
	.C(N_2203),
	.D(N_64_i),
	.Y(un1_SDI_0_sqmuxa_i_i_Z)
);
defparam un1_SDI_0_sqmuxa_i_i.INIT=16'hECA0;
// @35:100
  CFG4 \eeprom_cycle_state_ns_i_i[6]  (
	.A(strobe_1us),
	.B(eeprom_cycle_state_Z[6]),
	.C(N_64_i),
	.D(eeprom_cycle_state_Z[5]),
	.Y(N_53)
);
defparam \eeprom_cycle_state_ns_i_i[6] .INIT=16'h8F88;
// @35:100
  CFG4 \eeprom_cycle_state_RNO[0]  (
	.A(strobe_1us),
	.B(eeprom_cycle_state_Z[1]),
	.C(EEP_SCK_c),
	.D(N_2205),
	.Y(N_152_i)
);
defparam \eeprom_cycle_state_RNO[0] .INIT=16'h0008;
  CFG4 sclk_RNO_0 (
	.A(strobe_1us),
	.B(eeprom_start),
	.C(N_39_mux),
	.D(eeprom_cycle_state_Z[11]),
	.Y(N_21)
);
defparam sclk_RNO_0.INIT=16'hCF0A;
// @35:100
  CFG4 \eeprom_cycle_state_ns_0[10]  (
	.A(N_64_i),
	.B(bit_cntr_1_sqmuxa),
	.C(N_2173),
	.D(N_2190),
	.Y(eeprom_cycle_state_ns[10])
);
defparam \eeprom_cycle_state_ns_0[10] .INIT=16'hFFEC;
// @35:100
  CFG4 \eeprom_cycle_state_ns_0[9]  (
	.A(eeprom_cycle_state_ns_0_a2_0_0_Z[9]),
	.B(eeprom_cycle_state_Z[2]),
	.C(N_64_i),
	.D(N_2188_3),
	.Y(eeprom_cycle_state_ns[9])
);
defparam \eeprom_cycle_state_ns_0[9] .INIT=16'hFCAC;
  CFG4 \eeprom_cycle_state_RNO_0[11]  (
	.A(eeprom_start),
	.B(eeprom_cycle_state_Z[0]),
	.C(N_2168_i),
	.D(N_39_mux),
	.Y(N_23)
);
defparam \eeprom_cycle_state_RNO_0[11] .INIT=16'hD0C0;
// @35:100
  CFG3 SDI_RNO (
	.A(eeprom_wrdata_reg_Z[7]),
	.B(eeprom_cycle_state_Z[3]),
	.C(N_14_0),
	.Y(N_15_0_i)
);
defparam SDI_RNO.INIT=8'h8F;
// @35:100
  CFG4 \bit_cntr_12_0_iv_i[0]  (
	.A(N_66),
	.B(bit_cntr_1_sqmuxa),
	.C(bit_cntr_Z[0]),
	.D(N_224),
	.Y(bit_cntr_12_0_iv_i_Z[0])
);
defparam \bit_cntr_12_0_iv_i[0] .INIT=16'h2332;
  CFG4 \eeprom_cycle_state_RNO[11]  (
	.A(eeprom_cycle_state_Z[10]),
	.B(eeprom_cycle_state_Z[9]),
	.C(eeprom_cycle_state_Z[6]),
	.D(N_23),
	.Y(eeprom_cycle_state_ns[0])
);
defparam \eeprom_cycle_state_RNO[11] .INIT=16'h0100;
// @35:100
  CFG4 \bit_cntr_12_0_iv_i[1]  (
	.A(N_63),
	.B(bit_cntr_Z[1]),
	.C(bit_cntr_1_sqmuxa),
	.D(N_66),
	.Y(bit_cntr_12_0_iv_i_Z[1])
);
defparam \bit_cntr_12_0_iv_i[1] .INIT=16'h0F09;
// @35:119
  CFG4 \bit_cntr_12_0_iv[3]  (
	.A(N_160_i),
	.B(bit_cntr_Z[3]),
	.C(N_2179),
	.D(N_66),
	.Y(bit_cntr_12[3])
);
defparam \bit_cntr_12_0_iv[3] .INIT=16'h55D7;
// @35:100
  CFG4 \bit_cntr_12_0_iv_i[2]  (
	.A(N_65),
	.B(bit_cntr_Z[2]),
	.C(bit_cntr_1_sqmuxa),
	.D(N_66),
	.Y(bit_cntr_12_0_iv_i_Z[2])
);
defparam \bit_cntr_12_0_iv_i[2] .INIT=16'h0F09;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* serial_eeprom_if */

module EEPROM_OPB_IF (
  EEP_IN_31,
  EEP_IN_7,
  EEP_IN_6,
  EEP_IN_5,
  EEP_IN_4,
  EEP_IN_3,
  EEP_IN_2,
  EEP_IN_1,
  EEP_IN_0,
  OPB_DO,
  EEP_SI_c,
  EEP_CS_N_c,
  EEP_SCK_c,
  EEP_SO_c,
  EEP_WE_i,
  EEP_WE,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output EEP_IN_31 ;
output EEP_IN_7 ;
output EEP_IN_6 ;
output EEP_IN_5 ;
output EEP_IN_4 ;
output EEP_IN_3 ;
output EEP_IN_2 ;
output EEP_IN_1 ;
output EEP_IN_0 ;
input [29:0] OPB_DO ;
output EEP_SI_c ;
output EEP_CS_N_c ;
output EEP_SCK_c ;
input EEP_SO_c ;
input EEP_WE_i ;
input EEP_WE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire EEP_IN_31 ;
wire EEP_IN_7 ;
wire EEP_IN_6 ;
wire EEP_IN_5 ;
wire EEP_IN_4 ;
wire EEP_IN_3 ;
wire EEP_IN_2 ;
wire EEP_IN_1 ;
wire EEP_IN_0 ;
wire EEP_SI_c ;
wire EEP_CS_N_c ;
wire EEP_SCK_c ;
wire EEP_SO_c ;
wire EEP_WE_i ;
wire EEP_WE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [7:0] clk_cnt_Z;
wire [0:0] clk_cnt_i;
wire [15:0] eeprom_addr_Z;
wire [7:0] eeprom_wrdata_Z;
wire [6:2] clk_cnt_3_Z;
wire [1:0] eeprom_inst_Z;
wire [7:0] eep_rddata;
wire strobe_1us_Z ;
wire VCC ;
wire clk_cnt8_Z ;
wire GND ;
wire eeprom_start_Z ;
wire un1_EEP_WE_Z ;
wire un3_clk_cnt_cry_3_S ;
wire un3_clk_cnt_cry_1_S ;
wire eep_done ;
wire un3_clk_cnt_s_7_S ;
wire un3_clk_cnt_cry_4_S ;
wire un3_clk_cnt_s_1_4649_FCO ;
wire un3_clk_cnt_s_1_4649_S ;
wire un3_clk_cnt_s_1_4649_Y ;
wire un3_clk_cnt_cry_1_Z ;
wire un3_clk_cnt_cry_1_Y ;
wire un3_clk_cnt_cry_2_Z ;
wire un3_clk_cnt_cry_2_S ;
wire un3_clk_cnt_cry_2_Y ;
wire un3_clk_cnt_cry_3_Z ;
wire un3_clk_cnt_cry_3_Y ;
wire un3_clk_cnt_cry_4_Z ;
wire un3_clk_cnt_cry_4_Y ;
wire un3_clk_cnt_cry_5_Z ;
wire un3_clk_cnt_cry_5_S ;
wire un3_clk_cnt_cry_5_Y ;
wire un3_clk_cnt_s_7_FCO ;
wire un3_clk_cnt_s_7_Y ;
wire un3_clk_cnt_cry_6_Z ;
wire un3_clk_cnt_cry_6_S ;
wire un3_clk_cnt_cry_6_Y ;
wire clk_cnt8_3_Z ;
wire clk_cnt8_4_Z ;
  CFG1 \clk_cnt_RNO[0]  (
	.A(clk_cnt_Z[0]),
	.Y(clk_cnt_i[0])
);
defparam \clk_cnt_RNO[0] .INIT=2'h1;
// @13:48
  SLE strobe_1us (
	.Q(strobe_1us_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt8_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE eeprom_start (
	.Q(eeprom_start_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(EEP_WE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:59
  SLE eep_done_reg (
	.Q(EEP_IN_31),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(EEP_WE_i),
	.EN(un1_EEP_WE_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[9]  (
	.Q(eeprom_addr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[8]  (
	.Q(eeprom_addr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[7]  (
	.Q(eeprom_addr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[6]  (
	.Q(eeprom_addr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[5]  (
	.Q(eeprom_addr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[4]  (
	.Q(eeprom_addr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[3]  (
	.Q(eeprom_addr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[2]  (
	.Q(eeprom_addr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[1]  (
	.Q(eeprom_addr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[0]  (
	.Q(eeprom_addr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[7]  (
	.Q(eeprom_wrdata_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[6]  (
	.Q(eeprom_wrdata_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[5]  (
	.Q(eeprom_wrdata_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[4]  (
	.Q(eeprom_wrdata_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[3]  (
	.Q(eeprom_wrdata_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[2]  (
	.Q(eeprom_wrdata_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[1]  (
	.Q(eeprom_wrdata_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_wrdata[0]  (
	.Q(eeprom_wrdata_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[15]  (
	.Q(eeprom_addr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[14]  (
	.Q(eeprom_addr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[13]  (
	.Q(eeprom_addr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[12]  (
	.Q(eeprom_addr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[11]  (
	.Q(eeprom_addr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_addr[10]  (
	.Q(eeprom_addr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[3]  (
	.Q(clk_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un3_clk_cnt_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[2]  (
	.Q(clk_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[1]  (
	.Q(clk_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un3_clk_cnt_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[0]  (
	.Q(clk_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_inst[1]  (
	.Q(eeprom_inst_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:82
  SLE \eeprom_inst[0]  (
	.Q(eeprom_inst_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(EEP_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[7]  (
	.Q(EEP_IN_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[7]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[6]  (
	.Q(EEP_IN_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[6]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[5]  (
	.Q(EEP_IN_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[5]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[4]  (
	.Q(EEP_IN_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[4]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[3]  (
	.Q(EEP_IN_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[3]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[2]  (
	.Q(EEP_IN_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[2]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[1]  (
	.Q(EEP_IN_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[1]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:70
  SLE \eep_rddata_reg[0]  (
	.Q(EEP_IN_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(eep_rddata[0]),
	.EN(eep_done),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[7]  (
	.Q(clk_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un3_clk_cnt_s_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[6]  (
	.Q(clk_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[5]  (
	.Q(clk_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_cnt_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:37
  SLE \clk_cnt[4]  (
	.Q(clk_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un3_clk_cnt_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:43
  ARI1 un3_clk_cnt_s_1_4649 (
	.FCO(un3_clk_cnt_s_1_4649_FCO),
	.S(un3_clk_cnt_s_1_4649_S),
	.Y(un3_clk_cnt_s_1_4649_Y),
	.B(clk_cnt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un3_clk_cnt_s_1_4649.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_1 (
	.FCO(un3_clk_cnt_cry_1_Z),
	.S(un3_clk_cnt_cry_1_S),
	.Y(un3_clk_cnt_cry_1_Y),
	.B(clk_cnt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_s_1_4649_FCO)
);
defparam un3_clk_cnt_cry_1.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_2 (
	.FCO(un3_clk_cnt_cry_2_Z),
	.S(un3_clk_cnt_cry_2_S),
	.Y(un3_clk_cnt_cry_2_Y),
	.B(clk_cnt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_1_Z)
);
defparam un3_clk_cnt_cry_2.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_3 (
	.FCO(un3_clk_cnt_cry_3_Z),
	.S(un3_clk_cnt_cry_3_S),
	.Y(un3_clk_cnt_cry_3_Y),
	.B(clk_cnt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_2_Z)
);
defparam un3_clk_cnt_cry_3.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_4 (
	.FCO(un3_clk_cnt_cry_4_Z),
	.S(un3_clk_cnt_cry_4_S),
	.Y(un3_clk_cnt_cry_4_Y),
	.B(clk_cnt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_3_Z)
);
defparam un3_clk_cnt_cry_4.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_5 (
	.FCO(un3_clk_cnt_cry_5_Z),
	.S(un3_clk_cnt_cry_5_S),
	.Y(un3_clk_cnt_cry_5_Y),
	.B(clk_cnt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_4_Z)
);
defparam un3_clk_cnt_cry_5.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_s_7 (
	.FCO(un3_clk_cnt_s_7_FCO),
	.S(un3_clk_cnt_s_7_S),
	.Y(un3_clk_cnt_s_7_Y),
	.B(clk_cnt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_6_Z)
);
defparam un3_clk_cnt_s_7.INIT=20'h4AA00;
// @13:43
  ARI1 un3_clk_cnt_cry_6 (
	.FCO(un3_clk_cnt_cry_6_Z),
	.S(un3_clk_cnt_cry_6_S),
	.Y(un3_clk_cnt_cry_6_Y),
	.B(clk_cnt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un3_clk_cnt_cry_5_Z)
);
defparam un3_clk_cnt_cry_6.INIT=20'h4AA00;
// @13:40
  CFG2 clk_cnt8_3 (
	.A(clk_cnt_Z[3]),
	.B(clk_cnt_Z[4]),
	.Y(clk_cnt8_3_Z)
);
defparam clk_cnt8_3.INIT=4'h1;
// @13:40
  CFG4 clk_cnt8_4 (
	.A(clk_cnt_Z[6]),
	.B(clk_cnt_Z[5]),
	.C(clk_cnt_Z[1]),
	.D(clk_cnt_Z[0]),
	.Y(clk_cnt8_4_Z)
);
defparam clk_cnt8_4.INIT=16'h8000;
// @13:40
  CFG4 clk_cnt8 (
	.A(clk_cnt_Z[2]),
	.B(clk_cnt_Z[7]),
	.C(clk_cnt8_4_Z),
	.D(clk_cnt8_3_Z),
	.Y(clk_cnt8_Z)
);
defparam clk_cnt8.INIT=16'h1000;
// @13:38
  CFG2 \clk_cnt_3[6]  (
	.A(clk_cnt8_Z),
	.B(un3_clk_cnt_cry_6_S),
	.Y(clk_cnt_3_Z[6])
);
defparam \clk_cnt_3[6] .INIT=4'h4;
// @13:38
  CFG2 \clk_cnt_3[5]  (
	.A(clk_cnt8_Z),
	.B(un3_clk_cnt_cry_5_S),
	.Y(clk_cnt_3_Z[5])
);
defparam \clk_cnt_3[5] .INIT=4'h4;
// @13:38
  CFG2 \clk_cnt_3[2]  (
	.A(clk_cnt8_Z),
	.B(un3_clk_cnt_cry_2_S),
	.Y(clk_cnt_3_Z[2])
);
defparam \clk_cnt_3[2] .INIT=4'h4;
// @13:9
  CFG2 un1_EEP_WE (
	.A(EEP_WE),
	.B(eep_done),
	.Y(un1_EEP_WE_Z)
);
defparam un1_EEP_WE.INIT=4'hE;
// @13:99
  serial_eeprom_if eeprom_if_0 (
	.eeprom_addr(eeprom_addr_Z[15:0]),
	.eeprom_wrdata(eeprom_wrdata_Z[7:0]),
	.eeprom_inst(eeprom_inst_Z[1:0]),
	.eep_rddata(eep_rddata[7:0]),
	.eeprom_start(eeprom_start_Z),
	.strobe_1us(strobe_1us_Z),
	.EEP_SO_c(EEP_SO_c),
	.EEP_SCK_c(EEP_SCK_c),
	.EEP_CS_N_c(EEP_CS_N_c),
	.EEP_SI_c(EEP_SI_c),
	.eep_done(eep_done),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EEPROM_OPB_IF */

module CLOCK_DIV_2_0 (
  clk_div_aq,
  clk_aq,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] clk_div_aq ;
output clk_aq ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire clk_aq ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_3;
wire VCC ;
wire un5_cntr_cry_4_S_3 ;
wire GND ;
wire clkout_1_sqmuxa_2 ;
wire un5_cntr_cry_3_S_3 ;
wire un5_cntr_cry_2_S_3 ;
wire un5_cntr_cry_1_S_3 ;
wire clkout_Z ;
wire clkout_4_Z ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_3 ;
wire un5_cntr_cry_14_S_3 ;
wire un5_cntr_cry_13_S_3 ;
wire un5_cntr_cry_12_S_3 ;
wire un5_cntr_cry_11_S_3 ;
wire un5_cntr_cry_10_S_3 ;
wire un5_cntr_cry_9_S_3 ;
wire un5_cntr_cry_8_S_3 ;
wire un5_cntr_cry_7_S_3 ;
wire un5_cntr_cry_6_S_3 ;
wire un5_cntr_cry_5_S_3 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S_0 ;
wire un1_cntr_cry_0_Y_0 ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S_0 ;
wire un1_cntr_cry_1_Y_0 ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S_0 ;
wire un1_cntr_cry_2_Y_0 ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S_0 ;
wire un1_cntr_cry_3_Y_0 ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S_0 ;
wire un1_cntr_cry_4_Y_0 ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S_0 ;
wire un1_cntr_cry_5_Y_0 ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S_0 ;
wire un1_cntr_cry_6_Y_0 ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S_0 ;
wire un1_cntr_cry_7_Y_0 ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S_0 ;
wire un1_cntr_cry_8_Y_0 ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S_0 ;
wire un1_cntr_cry_9_Y_0 ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S_0 ;
wire un1_cntr_cry_10_Y_0 ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S_0 ;
wire un1_cntr_cry_11_Y_0 ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S_0 ;
wire un1_cntr_cry_12_Y_0 ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S_0 ;
wire un1_cntr_cry_13_Y_0 ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S_0 ;
wire un1_cntr_cry_14_Y_0 ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S_0 ;
wire un1_cntr_cry_15_Y_0 ;
wire un5_cntr_s_1_4650_FCO ;
wire un5_cntr_s_1_4650_S ;
wire un5_cntr_s_1_4650_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_3 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_3 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_3 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_3 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_3 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_3 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_3 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_3 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_3 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_3 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_3 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_3 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_3 ;
wire un5_cntr_s_15_FCO_3 ;
wire un5_cntr_s_15_Y_3 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_3 ;
wire N_6 ;
wire cntr21lto15_i_a2_11_Z ;
wire cntr21lto15_i_a2_10_Z ;
wire cntr21lto15_i_a2_9_Z ;
wire cntr21lto15_i_a2_8_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_3[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4_Z),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_2)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S_0),
	.Y(un1_cntr_cry_0_Y_0),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S_0),
	.Y(un1_cntr_cry_1_Y_0),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S_0),
	.Y(un1_cntr_cry_2_Y_0),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S_0),
	.Y(un1_cntr_cry_3_Y_0),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S_0),
	.Y(un1_cntr_cry_4_Y_0),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S_0),
	.Y(un1_cntr_cry_5_Y_0),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S_0),
	.Y(un1_cntr_cry_6_Y_0),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S_0),
	.Y(un1_cntr_cry_7_Y_0),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S_0),
	.Y(un1_cntr_cry_8_Y_0),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S_0),
	.Y(un1_cntr_cry_9_Y_0),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S_0),
	.Y(un1_cntr_cry_10_Y_0),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S_0),
	.Y(un1_cntr_cry_11_Y_0),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S_0),
	.Y(un1_cntr_cry_12_Y_0),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S_0),
	.Y(un1_cntr_cry_13_Y_0),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S_0),
	.Y(un1_cntr_cry_14_Y_0),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S_0),
	.Y(un1_cntr_cry_15_Y_0),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(clk_div_aq[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_4650 (
	.FCO(un5_cntr_s_1_4650_FCO),
	.S(un5_cntr_s_1_4650_S),
	.Y(un5_cntr_s_1_4650_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4650.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_3),
	.Y(un5_cntr_cry_1_Y_3),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4650_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_3),
	.Y(un5_cntr_cry_2_Y_3),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_3),
	.Y(un5_cntr_cry_3_Y_3),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_3),
	.Y(un5_cntr_cry_4_Y_3),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_3),
	.Y(un5_cntr_cry_5_Y_3),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_3),
	.Y(un5_cntr_cry_6_Y_3),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_3),
	.Y(un5_cntr_cry_7_Y_3),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_3),
	.Y(un5_cntr_cry_8_Y_3),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_3),
	.Y(un5_cntr_cry_9_Y_3),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_3),
	.Y(un5_cntr_cry_10_Y_3),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_3),
	.Y(un5_cntr_cry_11_Y_3),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_3),
	.Y(un5_cntr_cry_12_Y_3),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_3),
	.Y(un5_cntr_cry_13_Y_3),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_3),
	.S(un5_cntr_s_15_S_3),
	.Y(un5_cntr_s_15_Y_3),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_3),
	.Y(un5_cntr_cry_14_Y_3),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(N_6),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'hB;
// @5:42
  CFG4 cntr21lto15_i_a2_11 (
	.A(clk_div_aq[3]),
	.B(clk_div_aq[2]),
	.C(clk_div_aq[1]),
	.D(clk_div_aq[0]),
	.Y(cntr21lto15_i_a2_11_Z)
);
defparam cntr21lto15_i_a2_11.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_10 (
	.A(clk_div_aq[7]),
	.B(clk_div_aq[6]),
	.C(clk_div_aq[5]),
	.D(clk_div_aq[4]),
	.Y(cntr21lto15_i_a2_10_Z)
);
defparam cntr21lto15_i_a2_10.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_9 (
	.A(clk_div_aq[15]),
	.B(clk_div_aq[14]),
	.C(clk_div_aq[13]),
	.D(clk_div_aq[12]),
	.Y(cntr21lto15_i_a2_9_Z)
);
defparam cntr21lto15_i_a2_9.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2_8 (
	.A(clk_div_aq[11]),
	.B(clk_div_aq[10]),
	.C(clk_div_aq[9]),
	.D(clk_div_aq[8]),
	.Y(cntr21lto15_i_a2_8_Z)
);
defparam cntr21lto15_i_a2_8.INIT=16'h0001;
// @5:42
  CFG4 cntr21lto15_i_a2 (
	.A(cntr21lto15_i_a2_11_Z),
	.B(cntr21lto15_i_a2_10_Z),
	.C(cntr21lto15_i_a2_9_Z),
	.D(cntr21lto15_i_a2_8_Z),
	.Y(N_6)
);
defparam cntr21lto15_i_a2.INIT=16'h8000;
// @5:38
  CFG2 clkout_4 (
	.A(N_6),
	.B(clkout_Z),
	.Y(clkout_4_Z)
);
defparam clkout_4.INIT=4'h1;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(N_6),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_2)
);
defparam clkout_1_sqmuxa.INIT=4'h4;
// @5:56
  CFG3 CLK_OUT (
	.A(N_6),
	.B(FPGA_100M_CLK),
	.C(clkout_Z),
	.Y(clk_aq)
);
defparam CLK_OUT.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_2_0 */

module CLOCK_DIV_4 (
  clk_div_sd,
  clk_sd,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [15:0] clk_div_sd ;
output clk_sd ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire clk_sd ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_4;
wire VCC ;
wire un5_cntr_cry_3_S_4 ;
wire GND ;
wire clkout_1_sqmuxa_3 ;
wire un5_cntr_cry_2_S_4 ;
wire un5_cntr_cry_1_S_4 ;
wire clkout_Z ;
wire clkout_4 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_4 ;
wire un5_cntr_cry_14_S_4 ;
wire un5_cntr_cry_13_S_4 ;
wire un5_cntr_cry_12_S_4 ;
wire un5_cntr_cry_11_S_4 ;
wire un5_cntr_cry_10_S_4 ;
wire un5_cntr_cry_9_S_4 ;
wire un5_cntr_cry_8_S_4 ;
wire un5_cntr_cry_7_S_4 ;
wire un5_cntr_cry_6_S_4 ;
wire un5_cntr_cry_5_S_4 ;
wire un5_cntr_cry_4_S_4 ;
wire un1_cntr_cry_0_Z ;
wire un1_cntr_cry_0_S ;
wire un1_cntr_cry_0_Y ;
wire un1_cntr_cry_1_Z ;
wire un1_cntr_cry_1_S ;
wire un1_cntr_cry_1_Y ;
wire un1_cntr_cry_2_Z ;
wire un1_cntr_cry_2_S ;
wire un1_cntr_cry_2_Y ;
wire un1_cntr_cry_3_Z ;
wire un1_cntr_cry_3_S ;
wire un1_cntr_cry_3_Y ;
wire un1_cntr_cry_4_Z ;
wire un1_cntr_cry_4_S ;
wire un1_cntr_cry_4_Y ;
wire un1_cntr_cry_5_Z ;
wire un1_cntr_cry_5_S ;
wire un1_cntr_cry_5_Y ;
wire un1_cntr_cry_6_Z ;
wire un1_cntr_cry_6_S ;
wire un1_cntr_cry_6_Y ;
wire un1_cntr_cry_7_Z ;
wire un1_cntr_cry_7_S ;
wire un1_cntr_cry_7_Y ;
wire un1_cntr_cry_8_Z ;
wire un1_cntr_cry_8_S ;
wire un1_cntr_cry_8_Y ;
wire un1_cntr_cry_9_Z ;
wire un1_cntr_cry_9_S ;
wire un1_cntr_cry_9_Y ;
wire un1_cntr_cry_10_Z ;
wire un1_cntr_cry_10_S ;
wire un1_cntr_cry_10_Y ;
wire un1_cntr_cry_11_Z ;
wire un1_cntr_cry_11_S ;
wire un1_cntr_cry_11_Y ;
wire un1_cntr_cry_12_Z ;
wire un1_cntr_cry_12_S ;
wire un1_cntr_cry_12_Y ;
wire un1_cntr_cry_13_Z ;
wire un1_cntr_cry_13_S ;
wire un1_cntr_cry_13_Y ;
wire un1_cntr_cry_14_Z ;
wire un1_cntr_cry_14_S ;
wire un1_cntr_cry_14_Y ;
wire un1_cntr_cry_15_Z ;
wire un1_cntr_cry_15_S ;
wire un1_cntr_cry_15_Y ;
wire un5_cntr_s_1_4651_FCO ;
wire un5_cntr_s_1_4651_S ;
wire un5_cntr_s_1_4651_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_4 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_4 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_4 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_4 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_4 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_4 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_4 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_4 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_4 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_4 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_4 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_4 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_4 ;
wire un5_cntr_s_15_FCO_4 ;
wire un5_cntr_s_15_Y_4 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_4 ;
wire N_1595 ;
wire N_7_i_i_o2_11_Z ;
wire N_7_i_i_o2_10_Z ;
wire N_7_i_i_o2_9_Z ;
wire N_7_i_i_o2_8_Z ;
wire CLK_OUT_i_m2_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_4[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE clkout (
	.Q(clkout_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clkout_4),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(clkout_1_sqmuxa_3)
);
// @5:43
  ARI1 un1_cntr_cry_0 (
	.FCO(un1_cntr_cry_0_Z),
	.S(un1_cntr_cry_0_S),
	.Y(un1_cntr_cry_0_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[0]),
	.FCI(GND)
);
defparam un1_cntr_cry_0.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_1 (
	.FCO(un1_cntr_cry_1_Z),
	.S(un1_cntr_cry_1_S),
	.Y(un1_cntr_cry_1_Y),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[1]),
	.FCI(un1_cntr_cry_0_Z)
);
defparam un1_cntr_cry_1.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_2 (
	.FCO(un1_cntr_cry_2_Z),
	.S(un1_cntr_cry_2_S),
	.Y(un1_cntr_cry_2_Y),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[2]),
	.FCI(un1_cntr_cry_1_Z)
);
defparam un1_cntr_cry_2.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_3 (
	.FCO(un1_cntr_cry_3_Z),
	.S(un1_cntr_cry_3_S),
	.Y(un1_cntr_cry_3_Y),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[3]),
	.FCI(un1_cntr_cry_2_Z)
);
defparam un1_cntr_cry_3.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_4 (
	.FCO(un1_cntr_cry_4_Z),
	.S(un1_cntr_cry_4_S),
	.Y(un1_cntr_cry_4_Y),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[4]),
	.FCI(un1_cntr_cry_3_Z)
);
defparam un1_cntr_cry_4.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_5 (
	.FCO(un1_cntr_cry_5_Z),
	.S(un1_cntr_cry_5_S),
	.Y(un1_cntr_cry_5_Y),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[5]),
	.FCI(un1_cntr_cry_4_Z)
);
defparam un1_cntr_cry_5.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_6 (
	.FCO(un1_cntr_cry_6_Z),
	.S(un1_cntr_cry_6_S),
	.Y(un1_cntr_cry_6_Y),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[6]),
	.FCI(un1_cntr_cry_5_Z)
);
defparam un1_cntr_cry_6.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_7 (
	.FCO(un1_cntr_cry_7_Z),
	.S(un1_cntr_cry_7_S),
	.Y(un1_cntr_cry_7_Y),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[7]),
	.FCI(un1_cntr_cry_6_Z)
);
defparam un1_cntr_cry_7.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_8 (
	.FCO(un1_cntr_cry_8_Z),
	.S(un1_cntr_cry_8_S),
	.Y(un1_cntr_cry_8_Y),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[8]),
	.FCI(un1_cntr_cry_7_Z)
);
defparam un1_cntr_cry_8.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_9 (
	.FCO(un1_cntr_cry_9_Z),
	.S(un1_cntr_cry_9_S),
	.Y(un1_cntr_cry_9_Y),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[9]),
	.FCI(un1_cntr_cry_8_Z)
);
defparam un1_cntr_cry_9.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_10 (
	.FCO(un1_cntr_cry_10_Z),
	.S(un1_cntr_cry_10_S),
	.Y(un1_cntr_cry_10_Y),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[10]),
	.FCI(un1_cntr_cry_9_Z)
);
defparam un1_cntr_cry_10.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_11 (
	.FCO(un1_cntr_cry_11_Z),
	.S(un1_cntr_cry_11_S),
	.Y(un1_cntr_cry_11_Y),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[11]),
	.FCI(un1_cntr_cry_10_Z)
);
defparam un1_cntr_cry_11.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_12 (
	.FCO(un1_cntr_cry_12_Z),
	.S(un1_cntr_cry_12_S),
	.Y(un1_cntr_cry_12_Y),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[12]),
	.FCI(un1_cntr_cry_11_Z)
);
defparam un1_cntr_cry_12.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_13 (
	.FCO(un1_cntr_cry_13_Z),
	.S(un1_cntr_cry_13_S),
	.Y(un1_cntr_cry_13_Y),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[13]),
	.FCI(un1_cntr_cry_12_Z)
);
defparam un1_cntr_cry_13.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_14 (
	.FCO(un1_cntr_cry_14_Z),
	.S(un1_cntr_cry_14_S),
	.Y(un1_cntr_cry_14_Y),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[14]),
	.FCI(un1_cntr_cry_13_Z)
);
defparam un1_cntr_cry_14.INIT=20'h5AA55;
// @5:43
  ARI1 un1_cntr_cry_15 (
	.FCO(un1_cntr_cry_15_Z),
	.S(un1_cntr_cry_15_S),
	.Y(un1_cntr_cry_15_Y),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(clk_div_sd[15]),
	.FCI(un1_cntr_cry_14_Z)
);
defparam un1_cntr_cry_15.INIT=20'h5AA55;
// @5:48
  ARI1 un5_cntr_s_1_4651 (
	.FCO(un5_cntr_s_1_4651_FCO),
	.S(un5_cntr_s_1_4651_S),
	.Y(un5_cntr_s_1_4651_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4651.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_4),
	.Y(un5_cntr_cry_1_Y_4),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4651_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_4),
	.Y(un5_cntr_cry_2_Y_4),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_4),
	.Y(un5_cntr_cry_3_Y_4),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_4),
	.Y(un5_cntr_cry_4_Y_4),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_4),
	.Y(un5_cntr_cry_5_Y_4),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_4),
	.Y(un5_cntr_cry_6_Y_4),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_4),
	.Y(un5_cntr_cry_7_Y_4),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_4),
	.Y(un5_cntr_cry_8_Y_4),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_4),
	.Y(un5_cntr_cry_9_Y_4),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_4),
	.Y(un5_cntr_cry_10_Y_4),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_4),
	.Y(un5_cntr_cry_11_Y_4),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_4),
	.Y(un5_cntr_cry_12_Y_4),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_4),
	.Y(un5_cntr_cry_13_Y_4),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_4),
	.S(un5_cntr_s_15_S_4),
	.Y(un5_cntr_s_15_Y_4),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_4),
	.Y(un5_cntr_cry_14_Y_4),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG2 clkout_1_sqmuxa_i_0 (
	.A(N_1595),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam clkout_1_sqmuxa_i_0.INIT=4'h7;
// @5:38
  CFG4 N_7_i_i_o2_11 (
	.A(clk_div_sd[5]),
	.B(clk_div_sd[3]),
	.C(clk_div_sd[2]),
	.D(clk_div_sd[0]),
	.Y(N_7_i_i_o2_11_Z)
);
defparam N_7_i_i_o2_11.INIT=16'hFFFE;
// @5:38
  CFG4 N_7_i_i_o2_10 (
	.A(clk_div_sd[9]),
	.B(clk_div_sd[7]),
	.C(clk_div_sd[6]),
	.D(clk_div_sd[4]),
	.Y(N_7_i_i_o2_10_Z)
);
defparam N_7_i_i_o2_10.INIT=16'hFFFE;
// @5:38
  CFG4 N_7_i_i_o2_9 (
	.A(clk_div_sd[12]),
	.B(clk_div_sd[11]),
	.C(clk_div_sd[10]),
	.D(clk_div_sd[8]),
	.Y(N_7_i_i_o2_9_Z)
);
defparam N_7_i_i_o2_9.INIT=16'hFFFE;
// @5:38
  CFG4 N_7_i_i_o2_8 (
	.A(clk_div_sd[15]),
	.B(clk_div_sd[14]),
	.C(clk_div_sd[13]),
	.D(clk_div_sd[1]),
	.Y(N_7_i_i_o2_8_Z)
);
defparam N_7_i_i_o2_8.INIT=16'hFFFE;
// @5:38
  CFG4 N_7_i_i_o2 (
	.A(N_7_i_i_o2_11_Z),
	.B(N_7_i_i_o2_10_Z),
	.C(N_7_i_i_o2_9_Z),
	.D(N_7_i_i_o2_8_Z),
	.Y(N_1595)
);
defparam N_7_i_i_o2.INIT=16'hFFFE;
// @5:43
  CFG2 clkout_1_sqmuxa (
	.A(N_1595),
	.B(un1_cntr_cry_15_Z),
	.Y(clkout_1_sqmuxa_3)
);
defparam clkout_1_sqmuxa.INIT=4'h8;
// @5:38
  CFG2 clkout_4_0_a2 (
	.A(N_1595),
	.B(clkout_Z),
	.Y(clkout_4)
);
defparam clkout_4_0_a2.INIT=4'h2;
// @5:56
  CFG3 CLK_OUT_i_m2 (
	.A(clkout_Z),
	.B(N_1595),
	.C(FPGA_100M_CLK),
	.Y(CLK_OUT_i_m2_Z)
);
defparam CLK_OUT_i_m2.INIT=8'hB8;
// @7:106
  CLKINT CLK_OUT_i_m2_RNINRAU5 (
	.Y(clk_sd),
	.A(CLK_OUT_i_m2_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_4 */

module DP_RAM_2R_1W_16s_10s (
  sdout_buf,
  ram_wr_pt,
  ram_opb_do,
  OPB_ADDR,
  ram_wr_clk,
  FPGA_100M_CLK
)
;
input [15:0] sdout_buf ;
input [9:0] ram_wr_pt ;
output [15:0] ram_opb_do ;
input [9:0] OPB_ADDR ;
input ram_wr_clk ;
input FPGA_100M_CLK ;
wire ram_wr_clk ;
wire FPGA_100M_CLK ;
wire [19:16] ram_ram_0_0_A_DOUT;
wire [19:0] ram_ram_0_0_B_DOUT;
wire GND ;
wire VCC ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
// @6:53
  RAM1K20 ram_ram_0_0 (
	.A_ADDR({OPB_ADDR[9:0], GND, GND, GND, GND}),
	.A_BLK_EN({VCC, VCC, VCC}),
	.A_CLK(FPGA_100M_CLK),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_DOUT({ram_ram_0_0_A_DOUT[19:16], ram_opb_do[15:0]}),
	.A_WEN({GND, GND}),
	.A_REN(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE({GND, VCC}),
	.A_BYPASS(VCC),
	.A_DOUT_EN(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.B_ADDR({ram_wr_pt[9:0], GND, GND, GND, GND}),
	.B_BLK_EN({VCC, VCC, VCC}),
	.B_CLK(ram_wr_clk),
	.B_DIN({GND, GND, GND, GND, sdout_buf[15:0]}),
	.B_DOUT(ram_ram_0_0_B_DOUT[19:0]),
	.B_WEN({VCC, VCC}),
	.B_REN(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE({GND, VCC}),
	.B_BYPASS(VCC),
	.B_DOUT_EN(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.ECC_EN(GND),
	.ECC_BYPASS(VCC),
	.SB_CORRECT(NC0),
	.DB_DETECT(NC1),
	.BUSY_FB(GND),
	.ACCESS_BUSY(NC2)
);
defparam ram_ram_0_0.RAMINDEX="ram[15:0]%1024-1024%16-16%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DP_RAM_2R_1W_16s_10s */

module ADC_ADS8864_IF (
  OPB_ADDR,
  ADC_IN_31,
  ADC_IN_10,
  ADC_IN_9,
  ADC_IN_8,
  ADC_IN_7,
  ADC_IN_6,
  ADC_IN_5,
  ADC_IN_4,
  ADC_IN_3,
  ADC_IN_2,
  ADC_IN_1,
  ADC_IN_0,
  ADC_IN_15,
  ADC_IN_14,
  ADC_IN_13,
  ADC_IN_12,
  ADC_IN_11,
  control_4,
  OPB_DO,
  ADC_RE,
  ADC_WE_0_a2,
  N_1581,
  N_191,
  N_1574,
  N_1719,
  N_1677,
  ST_ADC_CLK_c,
  N_1575,
  N_1712,
  N_1701,
  ADC_SDOUT_c,
  FPGA_100M_CLK,
  ADC_CNVST_c,
  RESET_N_arst
)
;
input [11:0] OPB_ADDR ;
output ADC_IN_31 ;
output ADC_IN_10 ;
output ADC_IN_9 ;
output ADC_IN_8 ;
output ADC_IN_7 ;
output ADC_IN_6 ;
output ADC_IN_5 ;
output ADC_IN_4 ;
output ADC_IN_3 ;
output ADC_IN_2 ;
output ADC_IN_1 ;
output ADC_IN_0 ;
output ADC_IN_15 ;
output ADC_IN_14 ;
output ADC_IN_13 ;
output ADC_IN_12 ;
output ADC_IN_11 ;
input [2:0] control_4 ;
input [15:0] OPB_DO ;
input ADC_RE ;
input ADC_WE_0_a2 ;
output N_1581 ;
input N_191 ;
input N_1574 ;
output N_1719 ;
output N_1677 ;
output ST_ADC_CLK_c ;
output N_1575 ;
output N_1712 ;
output N_1701 ;
input ADC_SDOUT_c ;
input FPGA_100M_CLK ;
output ADC_CNVST_c ;
input RESET_N_arst ;
wire ADC_IN_31 ;
wire ADC_IN_10 ;
wire ADC_IN_9 ;
wire ADC_IN_8 ;
wire ADC_IN_7 ;
wire ADC_IN_6 ;
wire ADC_IN_5 ;
wire ADC_IN_4 ;
wire ADC_IN_3 ;
wire ADC_IN_2 ;
wire ADC_IN_1 ;
wire ADC_IN_0 ;
wire ADC_IN_15 ;
wire ADC_IN_14 ;
wire ADC_IN_13 ;
wire ADC_IN_12 ;
wire ADC_IN_11 ;
wire ADC_RE ;
wire ADC_WE_0_a2 ;
wire N_1581 ;
wire N_191 ;
wire N_1574 ;
wire N_1719 ;
wire N_1677 ;
wire ST_ADC_CLK_c ;
wire N_1575 ;
wire N_1712 ;
wire N_1701 ;
wire ADC_SDOUT_c ;
wire FPGA_100M_CLK ;
wire ADC_CNVST_c ;
wire RESET_N_arst ;
wire [22:0] state_Z;
wire [2:2] state_i;
wire [2:0] control_Z;
wire [2:2] control_i;
wire [5:0] conv_count_Z;
wire [5:5] conv_count_s_Z;
wire [4:0] conv_count_s;
wire [10:0] data_count_Z;
wire [10:0] data_count_s;
wire [22:2] state_ns;
wire [5:0] status_Z;
wire [4:1] status_ns;
wire [15:0] clk_div_aq_Z;
wire [11:0] data_length_Z;
wire [15:0] clk_div_sd_Z;
wire [8:0] sp_Z;
wire [2:2] sp;
wire [15:0] sdout_buf_Z;
wire [15:1] OPB_DO_10;
wire [9:0] ram_wr_pt_Z;
wire [7:7] ram_wr_pt_RNI7NQ661_S;
wire [6:6] ram_wr_pt_RNI8CNI31_S;
wire [5:5] ram_wr_pt_RNIA2KU01_S;
wire [4:4] ram_wr_pt_RNIDPGAU_S;
wire [3:3] ram_wr_pt_RNIHHDMR_S;
wire [2:2] ram_wr_pt_RNIMAA2P_S;
wire [1:1] ram_wr_pt_RNIS47EM_S;
wire [0:0] ram_wr_pt_RNI304QJ_S;
wire [1:0] clk_aq_low_Z;
wire [1:0] clk_aq_low_6_Z;
wire [1:0] clk_aq_high_Z;
wire [1:0] clk_aq_high_6_Z;
wire [9:9] ram_wr_pt_RNO_S;
wire [8:8] ram_wr_pt_RNI73UQ81_S;
wire [20:20] state_RNIBS06H_S;
wire [20:20] state_RNIBS06H_Y;
wire [0:0] ram_wr_pt_RNI304QJ_Y;
wire [1:1] ram_wr_pt_RNIS47EM_Y;
wire [2:2] ram_wr_pt_RNIMAA2P_Y;
wire [3:3] ram_wr_pt_RNIHHDMR_Y;
wire [4:4] ram_wr_pt_RNIDPGAU_Y;
wire [5:5] ram_wr_pt_RNIA2KU01_Y;
wire [6:6] ram_wr_pt_RNI8CNI31_Y;
wire [7:7] ram_wr_pt_RNI7NQ661_Y;
wire [9:9] ram_wr_pt_RNO_FCO;
wire [9:9] ram_wr_pt_RNO_Y;
wire [8:8] ram_wr_pt_RNI73UQ81_Y;
wire [0:0] un34_i_a2_RNI3536E_S;
wire [0:0] un34_i_a2_RNI3536E_Y;
wire [9:0] data_count_cry;
wire [0:0] data_count_RNIUVCAJ_Y;
wire [1:1] data_count_RNIQRMEO_Y;
wire [2:2] data_count_RNINO0JT_Y;
wire [3:3] data_count_RNILMAN21_Y;
wire [4:4] data_count_RNIKLKR71_Y;
wire [5:5] data_count_RNIKLUVC1_Y;
wire [6:6] data_count_RNILM84I1_Y;
wire [7:7] data_count_RNINOI8N1_Y;
wire [8:8] data_count_RNIQRSCS1_Y;
wire [10:10] data_count_RNO_FCO;
wire [10:10] data_count_RNO_Y;
wire [9:9] data_count_RNIUV6H12_Y;
wire [4:0] conv_count_cry_Z;
wire [4:0] conv_count_cry_Y;
wire [5:5] conv_count_s_FCO;
wire [5:5] conv_count_s_Y;
wire [1:0] un36_i_a2_0_Z;
wire [4:0] un36_li;
wire [13:13] clk_div_aq_m;
wire [2:1] OPB_DO_10_iv_4_Z;
wire [2:1] OPB_DO_10_iv_3_Z;
wire [15:0] ram_opb_do;
wire [2:1] OPB_DO_10_iv_0_Z;
wire [0:0] OPB_DO_10_iv_i_a2_4_Z;
wire [0:0] OPB_DO_10_iv_i_a2_3;
wire [0:0] OPB_DO_10_iv_i_a2_0;
wire [9:4] OPB_DO_10_0_iv_0_2_Z;
wire [15:5] OPB_DO_10_0_iv_0_0_Z;
wire [3:3] OPB_DO_10_0_iv_1_Z;
wire [13:3] OPB_DO_10_0_iv_0_Z;
wire [2:2] status_ns_i_a3_0_1_Z;
wire [0:0] un36_i_a2_4_Z;
wire [4:3] un36_i_a2_1_Z;
wire [1:1] un36_i_a2_3_Z;
wire [2:2] un36_i_a2_0;
wire [2:1] un34_m;
wire [2:1] OPB_DO_10_iv_1_Z;
wire [4:4] OPB_DO_10_0_iv_0_1_Z;
wire [0:0] OPB_DO_10_iv_i_a2_2;
wire un1_control_4_Z ;
wire N_682_i ;
wire VCC ;
wire clk_sd ;
wire GND ;
wire data_counte ;
wire N_5228_mux ;
wire N_10_i ;
wire N_874_i ;
wire N_871_i ;
wire N_869_i ;
wire N_866_i ;
wire ADC_SCLK_en_Z ;
wire ADC_SCLK_en_2 ;
wire N_660_i ;
wire ADC_CNVSTce_Z ;
wire ram_wr_clk_Z ;
wire N_1041 ;
wire un1_control_16_i ;
wire clk_div_aq_1_sqmuxa_Z ;
wire data_length_1_sqmuxa_Z ;
wire N_1053_i ;
wire un1_OPB_ADDR_7_i ;
wire clk_div_sd_1_sqmuxa_Z ;
wire un1_control_7_i ;
wire un1_control_9_i ;
wire N_684_i ;
wire N_1642_i ;
wire un1_control14_i ;
wire un1_ram_wr_pt_cry_0_cy ;
wire N_675 ;
wire un1_ram_wr_pt_cry_0 ;
wire un1_ram_wr_pt_cry_1 ;
wire un1_ram_wr_pt_cry_2 ;
wire un1_ram_wr_pt_cry_3 ;
wire un1_ram_wr_pt_cry_4 ;
wire un1_ram_wr_pt_cry_5 ;
wire un1_ram_wr_pt_cry_6 ;
wire un1_ram_wr_pt_cry_7 ;
wire un1_ram_wr_pt_cry_8 ;
wire data_count_cry_cy ;
wire status31 ;
wire un1_data_count_cry_0_Z ;
wire un1_data_count_cry_0_S ;
wire un1_data_count_cry_0_Y ;
wire un1_data_count_cry_1_Z ;
wire un1_data_count_cry_1_S ;
wire un1_data_count_cry_1_Y ;
wire un1_data_count_cry_2_Z ;
wire un1_data_count_cry_2_S ;
wire un1_data_count_cry_2_Y ;
wire un1_data_count_cry_3_Z ;
wire un1_data_count_cry_3_S ;
wire un1_data_count_cry_3_Y ;
wire un1_data_count_cry_4_Z ;
wire un1_data_count_cry_4_S ;
wire un1_data_count_cry_4_Y ;
wire un1_data_count_cry_5_Z ;
wire un1_data_count_cry_5_S ;
wire un1_data_count_cry_5_Y ;
wire un1_data_count_cry_6_Z ;
wire un1_data_count_cry_6_S ;
wire un1_data_count_cry_6_Y ;
wire un1_data_count_cry_7_Z ;
wire un1_data_count_cry_7_S ;
wire un1_data_count_cry_7_Y ;
wire un1_data_count_cry_8_Z ;
wire un1_data_count_cry_8_S ;
wire un1_data_count_cry_8_Y ;
wire un1_data_count_cry_9_Z ;
wire un1_data_count_cry_9_S ;
wire un1_data_count_cry_9_Y ;
wire un1_data_count_cry_10_Z ;
wire un1_data_count_cry_10_S ;
wire un1_data_count_cry_10_Y ;
wire un1_data_count_i_0 ;
wire un1_data_count_cry_11_S ;
wire un1_data_count_cry_11_Y ;
wire conv_count_s_4644_FCO ;
wire conv_count_s_4644_S ;
wire conv_count_s_4644_Y ;
wire state_1_sqmuxa_Z ;
wire N_901 ;
wire N_98_mux ;
wire N_8 ;
wire state8_Z ;
wire N_126 ;
wire N_6 ;
wire m90_1 ;
wire N_99_mux ;
wire N_5228 ;
wire m22_1 ;
wire un1_conv_count ;
wire m92_0 ;
wire un1_state_2_i_a2_0_Z ;
wire un1_OPB_ADDR_4_i ;
wire control6 ;
wire N_1641 ;
wire N_1637 ;
wire control5 ;
wire N_1631 ;
wire N_1630 ;
wire N_1604 ;
wire un1_OPB_ADDR_3_i ;
wire N_1603 ;
wire N_875 ;
wire N_880 ;
wire un1_clk_aq_low_Z ;
wire control7 ;
wire un1_OPB_ADDR_1_i ;
wire control4 ;
wire un1_OPB_ADDR_7_tz_1_Z ;
wire un1_conv_countlto4_1_Z ;
wire N_517 ;
wire N_516 ;
wire N_506_1 ;
wire un1_OPB_ADDR_2_i ;
wire N_879 ;
wire un1_OPB_ADDR_7_tz_5_Z ;
wire un1_control_12_1_Z ;
wire un51_0_Z ;
wire N_1736 ;
wire un1_control_8_Z ;
wire N_876 ;
wire N_894 ;
wire N_891 ;
wire N_130_mux ;
wire clk_aq ;
wire un1_control_12_Z ;
wire un1_control_13_Z ;
wire N_523 ;
wire N_522 ;
wire N_521 ;
wire N_520 ;
wire N_519 ;
wire N_518 ;
wire N_119 ;
wire N_118 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_113 ;
wire N_112 ;
wire N_111 ;
wire N_110 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire N_102 ;
wire N_101 ;
wire N_100 ;
wire N_99 ;
wire N_98 ;
wire N_97 ;
  CFG1 ADC_CNVST_RNO (
	.A(state_Z[2]),
	.Y(state_i[2])
);
defparam ADC_CNVST_RNO.INIT=2'h1;
  CFG1 \control_RNIGRDH2[2]  (
	.A(control_Z[2]),
	.Y(control_i[2])
);
defparam \control_RNIGRDH2[2] .INIT=2'h1;
  CFG1 un1_control_4_RNIC0831 (
	.A(un1_control_4_Z),
	.Y(N_682_i)
);
defparam un1_control_4_RNIC0831.INIT=2'h1;
// @7:130
  SLE \conv_count[5]  (
	.Q(conv_count_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[4]  (
	.Q(conv_count_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[3]  (
	.Q(conv_count_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[2]  (
	.Q(conv_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[1]  (
	.Q(conv_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:130
  SLE \conv_count[0]  (
	.Q(conv_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(conv_count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[10]  (
	.Q(data_count_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[10]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[9]  (
	.Q(data_count_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[9]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[8]  (
	.Q(data_count_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[8]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[7]  (
	.Q(data_count_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[7]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[6]  (
	.Q(data_count_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[6]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[5]  (
	.Q(data_count_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[5]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[4]  (
	.Q(data_count_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[4]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[3]  (
	.Q(data_count_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[3]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[2]  (
	.Q(data_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[2]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[1]  (
	.Q(data_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[1]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \data_count[0]  (
	.Q(data_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(data_count_s[0]),
	.EN(data_counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[8]  (
	.Q(state_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[7]  (
	.Q(state_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_5228_mux),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_10_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[22]  (
	.Q(state_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[21]  (
	.Q(state_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[20]  (
	.Q(state_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[19]  (
	.Q(state_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[18]  (
	.Q(state_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[17]  (
	.Q(state_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[16]  (
	.Q(state_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[15]  (
	.Q(state_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[14]  (
	.Q(state_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[13]  (
	.Q(state_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[12]  (
	.Q(state_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[11]  (
	.Q(state_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[10]  (
	.Q(state_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \state[9]  (
	.Q(state_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[5]  (
	.Q(status_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_874_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[4]  (
	.Q(status_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(status_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[3]  (
	.Q(status_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_871_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[2]  (
	.Q(status_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_869_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[1]  (
	.Q(status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(status_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \status[0]  (
	.Q(status_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_866_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE ADC_SCLK_en (
	.Q(ADC_SCLK_en_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ADC_SCLK_en_2),
	.EN(N_660_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE ADC_CNVST (
	.Q(ADC_CNVST_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_i[2]),
	.EN(ADC_CNVSTce_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE ram_wr_clk (
	.Q(ram_wr_clk_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_1041),
	.EN(un1_control_16_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[1]  (
	.Q(clk_div_aq_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[0]  (
	.Q(clk_div_aq_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[11]  (
	.Q(data_length_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[10]  (
	.Q(data_length_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[9]  (
	.Q(data_length_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[8]  (
	.Q(data_length_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[7]  (
	.Q(data_length_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[6]  (
	.Q(data_length_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[5]  (
	.Q(data_length_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[4]  (
	.Q(data_length_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[3]  (
	.Q(data_length_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[2]  (
	.Q(data_length_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[1]  (
	.Q(data_length_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \data_length[0]  (
	.Q(data_length_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(data_length_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[31]  (
	.Q(ADC_IN_31),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1053_i),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[2]  (
	.Q(clk_div_sd_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[15]  (
	.Q(clk_div_aq_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[14]  (
	.Q(clk_div_aq_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[13]  (
	.Q(clk_div_aq_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[12]  (
	.Q(clk_div_aq_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[11]  (
	.Q(clk_div_aq_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[10]  (
	.Q(clk_div_aq_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[9]  (
	.Q(clk_div_aq_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[8]  (
	.Q(clk_div_aq_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[7]  (
	.Q(clk_div_aq_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[6]  (
	.Q(clk_div_aq_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[5]  (
	.Q(clk_div_aq_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[4]  (
	.Q(clk_div_aq_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[3]  (
	.Q(clk_div_aq_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_aq[2]  (
	.Q(clk_div_aq_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(clk_div_aq_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[1]  (
	.Q(sp_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(control_i[2]),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[0]  (
	.Q(sp_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(control_i[2]),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[15]  (
	.Q(clk_div_sd_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[14]  (
	.Q(clk_div_sd_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[13]  (
	.Q(clk_div_sd_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[12]  (
	.Q(clk_div_sd_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[11]  (
	.Q(clk_div_sd_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[10]  (
	.Q(clk_div_sd_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[9]  (
	.Q(clk_div_sd_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[8]  (
	.Q(clk_div_sd_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[7]  (
	.Q(clk_div_sd_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[6]  (
	.Q(clk_div_sd_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[5]  (
	.Q(clk_div_sd_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[4]  (
	.Q(clk_div_sd_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[3]  (
	.Q(clk_div_sd_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[13]  (
	.Q(sp[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(control_Z[2]),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[8]  (
	.Q(sp_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(control_Z[2]),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sp[5]  (
	.Q(sp_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(GND),
	.EN(un1_control_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[1]  (
	.Q(clk_div_sd_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \clk_div_sd[0]  (
	.Q(clk_div_sd_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(clk_div_sd_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \sdout_buf[12]  (
	.Q(sdout_buf_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[11]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[11]  (
	.Q(sdout_buf_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[10]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[10]  (
	.Q(sdout_buf_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[9]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[9]  (
	.Q(sdout_buf_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[8]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[8]  (
	.Q(sdout_buf_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[7]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[7]  (
	.Q(sdout_buf_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[6]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[6]  (
	.Q(sdout_buf_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[5]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[5]  (
	.Q(sdout_buf_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[4]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[4]  (
	.Q(sdout_buf_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[3]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[3]  (
	.Q(sdout_buf_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[2]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[2]  (
	.Q(sdout_buf_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[1]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[1]  (
	.Q(sdout_buf_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[0]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[0]  (
	.Q(sdout_buf_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ADC_SDOUT_c),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[15]  (
	.Q(sdout_buf_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[14]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[14]  (
	.Q(sdout_buf_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[13]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:147
  SLE \sdout_buf[13]  (
	.Q(sdout_buf_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(sdout_buf_Z[12]),
	.EN(un1_control_9_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_684_i)
);
// @7:336
  SLE \OPB_DO_1[10]  (
	.Q(ADC_IN_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[10]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[9]  (
	.Q(ADC_IN_9),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[9]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[8]  (
	.Q(ADC_IN_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[8]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[7]  (
	.Q(ADC_IN_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[7]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[6]  (
	.Q(ADC_IN_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[6]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[5]  (
	.Q(ADC_IN_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[5]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[4]  (
	.Q(ADC_IN_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[4]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[3]  (
	.Q(ADC_IN_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[3]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[2]  (
	.Q(ADC_IN_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[2]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[1]  (
	.Q(ADC_IN_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[1]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[0]  (
	.Q(ADC_IN_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1642_i),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \control[2]  (
	.Q(control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(control_4[2]),
	.EN(un1_control14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \control[1]  (
	.Q(control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(control_4[1]),
	.EN(un1_control14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:370
  SLE \control[0]  (
	.Q(control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(control_4[0]),
	.EN(un1_control14_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[15]  (
	.Q(ADC_IN_15),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[15]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[14]  (
	.Q(ADC_IN_14),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[14]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[13]  (
	.Q(ADC_IN_13),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[13]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[12]  (
	.Q(ADC_IN_12),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[12]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:336
  SLE \OPB_DO_1[11]  (
	.Q(ADC_IN_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10[11]),
	.EN(un1_OPB_ADDR_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \ram_wr_pt[7]  (
	.Q(ram_wr_pt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI7NQ661_S[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[6]  (
	.Q(ram_wr_pt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI8CNI31_S[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[5]  (
	.Q(ram_wr_pt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIA2KU01_S[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[4]  (
	.Q(ram_wr_pt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIDPGAU_S[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[3]  (
	.Q(ram_wr_pt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIHHDMR_S[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[2]  (
	.Q(ram_wr_pt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIMAA2P_S[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[1]  (
	.Q(ram_wr_pt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNIS47EM_S[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[0]  (
	.Q(ram_wr_pt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI304QJ_S[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \clk_aq_low[1]  (
	.Q(clk_aq_low_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(clk_aq_low_6_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \clk_aq_low[0]  (
	.Q(clk_aq_low_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(clk_aq_low_6_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \clk_aq_high[1]  (
	.Q(clk_aq_high_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(clk_aq_high_6_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \clk_aq_high[0]  (
	.Q(clk_aq_high_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(clk_aq_high_6_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:147
  SLE \ram_wr_pt[9]  (
	.Q(ram_wr_pt_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNO_S[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:147
  SLE \ram_wr_pt[8]  (
	.Q(ram_wr_pt_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(ram_wr_pt_RNI73UQ81_S[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_682_i)
);
// @7:174
  ARI1 \state_RNIBS06H[20]  (
	.FCO(un1_ram_wr_pt_cry_0_cy),
	.S(state_RNIBS06H_S[20]),
	.Y(state_RNIBS06H_Y[20]),
	.B(N_675),
	.C(control_Z[2]),
	.D(state_Z[20]),
	.A(VCC),
	.FCI(VCC)
);
defparam \state_RNIBS06H[20] .INIT=20'h41000;
// @7:174
  ARI1 \ram_wr_pt_RNI304QJ[0]  (
	.FCO(un1_ram_wr_pt_cry_0),
	.S(ram_wr_pt_RNI304QJ_S[0]),
	.Y(ram_wr_pt_RNI304QJ_Y[0]),
	.B(ram_wr_pt_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_0_cy)
);
defparam \ram_wr_pt_RNI304QJ[0] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIS47EM[1]  (
	.FCO(un1_ram_wr_pt_cry_1),
	.S(ram_wr_pt_RNIS47EM_S[1]),
	.Y(ram_wr_pt_RNIS47EM_Y[1]),
	.B(ram_wr_pt_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_0)
);
defparam \ram_wr_pt_RNIS47EM[1] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIMAA2P[2]  (
	.FCO(un1_ram_wr_pt_cry_2),
	.S(ram_wr_pt_RNIMAA2P_S[2]),
	.Y(ram_wr_pt_RNIMAA2P_Y[2]),
	.B(ram_wr_pt_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_1)
);
defparam \ram_wr_pt_RNIMAA2P[2] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIHHDMR[3]  (
	.FCO(un1_ram_wr_pt_cry_3),
	.S(ram_wr_pt_RNIHHDMR_S[3]),
	.Y(ram_wr_pt_RNIHHDMR_Y[3]),
	.B(ram_wr_pt_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_2)
);
defparam \ram_wr_pt_RNIHHDMR[3] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIDPGAU[4]  (
	.FCO(un1_ram_wr_pt_cry_4),
	.S(ram_wr_pt_RNIDPGAU_S[4]),
	.Y(ram_wr_pt_RNIDPGAU_Y[4]),
	.B(ram_wr_pt_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_3)
);
defparam \ram_wr_pt_RNIDPGAU[4] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNIA2KU01[5]  (
	.FCO(un1_ram_wr_pt_cry_5),
	.S(ram_wr_pt_RNIA2KU01_S[5]),
	.Y(ram_wr_pt_RNIA2KU01_Y[5]),
	.B(ram_wr_pt_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_4)
);
defparam \ram_wr_pt_RNIA2KU01[5] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNI8CNI31[6]  (
	.FCO(un1_ram_wr_pt_cry_6),
	.S(ram_wr_pt_RNI8CNI31_S[6]),
	.Y(ram_wr_pt_RNI8CNI31_Y[6]),
	.B(ram_wr_pt_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_5)
);
defparam \ram_wr_pt_RNI8CNI31[6] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNI7NQ661[7]  (
	.FCO(un1_ram_wr_pt_cry_7),
	.S(ram_wr_pt_RNI7NQ661_S[7]),
	.Y(ram_wr_pt_RNI7NQ661_Y[7]),
	.B(ram_wr_pt_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_6)
);
defparam \ram_wr_pt_RNI7NQ661[7] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNO[9]  (
	.FCO(ram_wr_pt_RNO_FCO[9]),
	.S(ram_wr_pt_RNO_S[9]),
	.Y(ram_wr_pt_RNO_Y[9]),
	.B(ram_wr_pt_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_8)
);
defparam \ram_wr_pt_RNO[9] .INIT=20'h4AA00;
// @7:174
  ARI1 \ram_wr_pt_RNI73UQ81[8]  (
	.FCO(un1_ram_wr_pt_cry_8),
	.S(ram_wr_pt_RNI73UQ81_S[8]),
	.Y(ram_wr_pt_RNI73UQ81_Y[8]),
	.B(ram_wr_pt_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ram_wr_pt_cry_7)
);
defparam \ram_wr_pt_RNI73UQ81[8] .INIT=20'h4AA00;
// @7:148
  ARI1 \un34_i_a2_RNI3536E[0]  (
	.FCO(data_count_cry_cy),
	.S(un34_i_a2_RNI3536E_S[0]),
	.Y(un34_i_a2_RNI3536E_Y[0]),
	.B(control_Z[2]),
	.C(state_Z[22]),
	.D(status31),
	.A(VCC),
	.FCI(VCC)
);
defparam \un34_i_a2_RNI3536E[0] .INIT=20'h45100;
// @7:148
  ARI1 \data_count_RNIUVCAJ[0]  (
	.FCO(data_count_cry[0]),
	.S(data_count_s[0]),
	.Y(data_count_RNIUVCAJ_Y[0]),
	.B(data_count_Z[0]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry_cy)
);
defparam \data_count_RNIUVCAJ[0] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIQRMEO[1]  (
	.FCO(data_count_cry[1]),
	.S(data_count_s[1]),
	.Y(data_count_RNIQRMEO_Y[1]),
	.B(data_count_Z[1]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[0])
);
defparam \data_count_RNIQRMEO[1] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNINO0JT[2]  (
	.FCO(data_count_cry[2]),
	.S(data_count_s[2]),
	.Y(data_count_RNINO0JT_Y[2]),
	.B(data_count_Z[2]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[1])
);
defparam \data_count_RNINO0JT[2] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNILMAN21[3]  (
	.FCO(data_count_cry[3]),
	.S(data_count_s[3]),
	.Y(data_count_RNILMAN21_Y[3]),
	.B(data_count_Z[3]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[2])
);
defparam \data_count_RNILMAN21[3] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIKLKR71[4]  (
	.FCO(data_count_cry[4]),
	.S(data_count_s[4]),
	.Y(data_count_RNIKLKR71_Y[4]),
	.B(data_count_Z[4]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[3])
);
defparam \data_count_RNIKLKR71[4] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIKLUVC1[5]  (
	.FCO(data_count_cry[5]),
	.S(data_count_s[5]),
	.Y(data_count_RNIKLUVC1_Y[5]),
	.B(data_count_Z[5]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[4])
);
defparam \data_count_RNIKLUVC1[5] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNILM84I1[6]  (
	.FCO(data_count_cry[6]),
	.S(data_count_s[6]),
	.Y(data_count_RNILM84I1_Y[6]),
	.B(data_count_Z[6]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[5])
);
defparam \data_count_RNILM84I1[6] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNINOI8N1[7]  (
	.FCO(data_count_cry[7]),
	.S(data_count_s[7]),
	.Y(data_count_RNINOI8N1_Y[7]),
	.B(data_count_Z[7]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[6])
);
defparam \data_count_RNINOI8N1[7] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIQRSCS1[8]  (
	.FCO(data_count_cry[8]),
	.S(data_count_s[8]),
	.Y(data_count_RNIQRSCS1_Y[8]),
	.B(data_count_Z[8]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[7])
);
defparam \data_count_RNIQRSCS1[8] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNO[10]  (
	.FCO(data_count_RNO_FCO[10]),
	.S(data_count_s[10]),
	.Y(data_count_RNO_Y[10]),
	.B(data_count_Z[10]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[9])
);
defparam \data_count_RNO[10] .INIT=20'h42200;
// @7:148
  ARI1 \data_count_RNIUV6H12[9]  (
	.FCO(data_count_cry[9]),
	.S(data_count_s[9]),
	.Y(data_count_RNIUV6H12_Y[9]),
	.B(data_count_Z[9]),
	.C(un1_control_4_Z),
	.D(GND),
	.A(VCC),
	.FCI(data_count_cry[8])
);
defparam \data_count_RNIUV6H12[9] .INIT=20'h42200;
// @7:303
  ARI1 un1_data_count_cry_0 (
	.FCO(un1_data_count_cry_0_Z),
	.S(un1_data_count_cry_0_S),
	.Y(un1_data_count_cry_0_Y),
	.B(data_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[0]),
	.FCI(GND)
);
defparam un1_data_count_cry_0.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_1 (
	.FCO(un1_data_count_cry_1_Z),
	.S(un1_data_count_cry_1_S),
	.Y(un1_data_count_cry_1_Y),
	.B(data_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[1]),
	.FCI(un1_data_count_cry_0_Z)
);
defparam un1_data_count_cry_1.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_2 (
	.FCO(un1_data_count_cry_2_Z),
	.S(un1_data_count_cry_2_S),
	.Y(un1_data_count_cry_2_Y),
	.B(data_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[2]),
	.FCI(un1_data_count_cry_1_Z)
);
defparam un1_data_count_cry_2.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_3 (
	.FCO(un1_data_count_cry_3_Z),
	.S(un1_data_count_cry_3_S),
	.Y(un1_data_count_cry_3_Y),
	.B(data_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[3]),
	.FCI(un1_data_count_cry_2_Z)
);
defparam un1_data_count_cry_3.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_4 (
	.FCO(un1_data_count_cry_4_Z),
	.S(un1_data_count_cry_4_S),
	.Y(un1_data_count_cry_4_Y),
	.B(data_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[4]),
	.FCI(un1_data_count_cry_3_Z)
);
defparam un1_data_count_cry_4.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_5 (
	.FCO(un1_data_count_cry_5_Z),
	.S(un1_data_count_cry_5_S),
	.Y(un1_data_count_cry_5_Y),
	.B(data_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[5]),
	.FCI(un1_data_count_cry_4_Z)
);
defparam un1_data_count_cry_5.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_6 (
	.FCO(un1_data_count_cry_6_Z),
	.S(un1_data_count_cry_6_S),
	.Y(un1_data_count_cry_6_Y),
	.B(data_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[6]),
	.FCI(un1_data_count_cry_5_Z)
);
defparam un1_data_count_cry_6.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_7 (
	.FCO(un1_data_count_cry_7_Z),
	.S(un1_data_count_cry_7_S),
	.Y(un1_data_count_cry_7_Y),
	.B(data_count_Z[7]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[7]),
	.FCI(un1_data_count_cry_6_Z)
);
defparam un1_data_count_cry_7.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_8 (
	.FCO(un1_data_count_cry_8_Z),
	.S(un1_data_count_cry_8_S),
	.Y(un1_data_count_cry_8_Y),
	.B(data_count_Z[8]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[8]),
	.FCI(un1_data_count_cry_7_Z)
);
defparam un1_data_count_cry_8.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_9 (
	.FCO(un1_data_count_cry_9_Z),
	.S(un1_data_count_cry_9_S),
	.Y(un1_data_count_cry_9_Y),
	.B(data_count_Z[9]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[9]),
	.FCI(un1_data_count_cry_8_Z)
);
defparam un1_data_count_cry_9.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_10 (
	.FCO(un1_data_count_cry_10_Z),
	.S(un1_data_count_cry_10_S),
	.Y(un1_data_count_cry_10_Y),
	.B(data_count_Z[10]),
	.C(GND),
	.D(GND),
	.A(data_length_Z[10]),
	.FCI(un1_data_count_cry_9_Z)
);
defparam un1_data_count_cry_10.INIT=20'h5AA55;
// @7:303
  ARI1 un1_data_count_cry_11 (
	.FCO(un1_data_count_i_0),
	.S(un1_data_count_cry_11_S),
	.Y(un1_data_count_cry_11_Y),
	.B(data_length_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_data_count_cry_10_Z)
);
defparam un1_data_count_cry_11.INIT=20'h65500;
// @7:130
  ARI1 conv_count_s_4644 (
	.FCO(conv_count_s_4644_FCO),
	.S(conv_count_s_4644_S),
	.Y(conv_count_s_4644_Y),
	.B(state_1_sqmuxa_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam conv_count_s_4644.INIT=20'h4AA00;
// @7:130
  ARI1 \conv_count_cry[0]  (
	.FCO(conv_count_cry_Z[0]),
	.S(conv_count_s[0]),
	.Y(conv_count_cry_Y[0]),
	.B(state_1_sqmuxa_Z),
	.C(conv_count_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_s_4644_FCO)
);
defparam \conv_count_cry[0] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_cry[1]  (
	.FCO(conv_count_cry_Z[1]),
	.S(conv_count_s[1]),
	.Y(conv_count_cry_Y[1]),
	.B(state_1_sqmuxa_Z),
	.C(conv_count_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[0])
);
defparam \conv_count_cry[1] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_cry[2]  (
	.FCO(conv_count_cry_Z[2]),
	.S(conv_count_s[2]),
	.Y(conv_count_cry_Y[2]),
	.B(state_1_sqmuxa_Z),
	.C(conv_count_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[1])
);
defparam \conv_count_cry[2] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_cry[3]  (
	.FCO(conv_count_cry_Z[3]),
	.S(conv_count_s[3]),
	.Y(conv_count_cry_Y[3]),
	.B(state_1_sqmuxa_Z),
	.C(conv_count_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[2])
);
defparam \conv_count_cry[3] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_s[5]  (
	.FCO(conv_count_s_FCO[5]),
	.S(conv_count_s_Z[5]),
	.Y(conv_count_s_Y[5]),
	.B(state_1_sqmuxa_Z),
	.C(conv_count_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[4])
);
defparam \conv_count_s[5] .INIT=20'h48800;
// @7:130
  ARI1 \conv_count_cry[4]  (
	.FCO(conv_count_cry_Z[4]),
	.S(conv_count_s[4]),
	.Y(conv_count_cry_Y[4]),
	.B(state_1_sqmuxa_Z),
	.C(conv_count_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(conv_count_cry_Z[3])
);
defparam \conv_count_cry[4] .INIT=20'h48800;
// @7:147
  CFG3 \status_RNO[3]  (
	.A(status_Z[3]),
	.B(control_Z[2]),
	.C(N_901),
	.Y(N_871_i)
);
defparam \status_RNO[3] .INIT=8'h02;
// @7:147
  CFG3 \state_ns_22_0_.m7  (
	.A(control_Z[2]),
	.B(N_98_mux),
	.C(control_Z[0]),
	.Y(N_8)
);
defparam \state_ns_22_0_.m7 .INIT=8'h51;
// @7:173
  CFG3 un37_0_i_a2 (
	.A(status_Z[4]),
	.B(status_Z[1]),
	.C(control_Z[1]),
	.Y(N_675)
);
defparam un37_0_i_a2.INIT=8'h01;
// @7:177
  CFG4 state8 (
	.A(clk_aq_high_Z[1]),
	.B(clk_aq_low_Z[1]),
	.C(clk_aq_high_Z[0]),
	.D(clk_aq_low_Z[0]),
	.Y(state8_Z)
);
defparam state8.INIT=16'h8000;
// @7:147
  CFG4 \state_ns_22_0_.m90  (
	.A(state_Z[21]),
	.B(N_126),
	.C(N_6),
	.D(m90_1),
	.Y(state_ns[21])
);
defparam \state_ns_22_0_.m90 .INIT=16'h40EA;
// @7:147
  CFG4 \state_ns_22_0_.m90_1  (
	.A(N_8),
	.B(N_99_mux),
	.C(N_126),
	.D(state8_Z),
	.Y(m90_1)
);
defparam \state_ns_22_0_.m90_1 .INIT=16'h1355;
  CFG4 \state_ns_22_0_.m22  (
	.A(N_5228),
	.B(state_Z[1]),
	.C(m22_1),
	.D(N_6),
	.Y(N_5228_mux)
);
defparam \state_ns_22_0_.m22 .INIT=16'h2E0C;
  CFG4 \state_ns_22_0_.m22_1  (
	.A(N_8),
	.B(N_99_mux),
	.C(un1_conv_count),
	.D(N_5228),
	.Y(m22_1)
);
defparam \state_ns_22_0_.m22_1 .INIT=16'h5153;
// @7:147
  CFG2 \state_ns_22_0_.m92_0  (
	.A(un1_data_count_i_0),
	.B(state_Z[20]),
	.Y(m92_0)
);
defparam \state_ns_22_0_.m92_0 .INIT=4'h4;
// @7:147
  CFG2 \un36_i_a2_0_1[0]  (
	.A(state_Z[20]),
	.B(state_Z[18]),
	.Y(un36_i_a2_0_Z[0])
);
defparam \un36_i_a2_0_1[0] .INIT=4'h1;
// @7:147
  CFG2 \un36_i_a2_0_1[1]  (
	.A(state_Z[11]),
	.B(state_Z[12]),
	.Y(un36_i_a2_0_Z[1])
);
defparam \un36_i_a2_0_1[1] .INIT=4'h1;
// @7:174
  CFG2 un1_state_2_i_a2_0 (
	.A(state_Z[1]),
	.B(state_Z[2]),
	.Y(un1_state_2_i_a2_0_Z)
);
defparam un1_state_2_i_a2_0.INIT=4'h1;
// @7:380
  CFG2 control5_0_a2_0_0 (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR[1]),
	.Y(N_1701)
);
defparam control5_0_a2_0_0.INIT=4'h4;
// @7:94
  CFG2 un1_OPB_ADDR_4lto11_0_a2 (
	.A(OPB_ADDR[11]),
	.B(OPB_ADDR[10]),
	.Y(un1_OPB_ADDR_4_i)
);
defparam un1_OPB_ADDR_4lto11_0_a2.INIT=4'h1;
// @7:382
  CFG2 control7_0_a2_0 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[3]),
	.Y(N_1712)
);
defparam control7_0_a2_0.INIT=4'h2;
// @7:355
  CFG2 un1_OPB_ADDR_2_0_o2 (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR[1]),
	.Y(N_1575)
);
defparam un1_OPB_ADDR_2_0_o2.INIT=4'hE;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2_2[10]  (
	.A(control6),
	.B(clk_div_sd_Z[10]),
	.Y(N_1641)
);
defparam \OPB_DO_10_0_iv_0_a2_2[10] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2_2[11]  (
	.A(control6),
	.B(clk_div_sd_Z[11]),
	.Y(N_1637)
);
defparam \OPB_DO_10_0_iv_0_a2_2[11] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2[12]  (
	.A(control5),
	.B(clk_div_aq_Z[12]),
	.Y(N_1631)
);
defparam \OPB_DO_10_0_iv_0_a2[12] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2_2[7]  (
	.A(control6),
	.B(clk_div_sd_Z[7]),
	.Y(N_1630)
);
defparam \OPB_DO_10_0_iv_0_a2_2[7] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2_0[4]  (
	.A(control5),
	.B(clk_div_aq_Z[4]),
	.Y(N_1604)
);
defparam \OPB_DO_10_0_iv_0_a2_0[4] .INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_0_a2[4]  (
	.A(un1_OPB_ADDR_3_i),
	.B(sp_Z[0]),
	.Y(N_1603)
);
defparam \OPB_DO_10_0_iv_0_a2[4] .INIT=4'h8;
// @7:147
  CFG2 \un34_i_a2[0]  (
	.A(status_Z[4]),
	.B(status_Z[1]),
	.Y(status31)
);
defparam \un34_i_a2[0] .INIT=4'h1;
// @7:148
  CFG2 un1_control_2 (
	.A(control_Z[2]),
	.B(state_Z[0]),
	.Y(N_684_i)
);
defparam un1_control_2.INIT=4'h1;
// @7:147
  CFG2 ram_wr_clk_RNO (
	.A(control_Z[2]),
	.B(state_Z[19]),
	.Y(N_1041)
);
defparam ram_wr_clk_RNO.INIT=4'h4;
// @7:96
  CFG2 ADC_SCLK (
	.A(ADC_SCLK_en_Z),
	.B(clk_sd),
	.Y(ST_ADC_CLK_c)
);
defparam ADC_SCLK.INIT=4'h8;
// @7:147
  CFG2 \state_ns_22_0_.m90_e  (
	.A(un1_data_count_i_0),
	.B(state_Z[20]),
	.Y(N_126)
);
defparam \state_ns_22_0_.m90_e .INIT=4'h8;
// @7:147
  CFG2 \status_ns_0_o3_1[1]  (
	.A(un36_li[1]),
	.B(un36_li[2]),
	.Y(N_875)
);
defparam \status_ns_0_o3_1[1] .INIT=4'h7;
// @7:147
  CFG2 \status_ns_0_o2[4]  (
	.A(status_Z[5]),
	.B(status_Z[3]),
	.Y(N_880)
);
defparam \status_ns_0_o2[4] .INIT=4'hE;
// @7:313
  CFG2 un1_clk_aq_low (
	.A(clk_aq_low_Z[0]),
	.B(clk_aq_low_Z[1]),
	.Y(un1_clk_aq_low_Z)
);
defparam un1_clk_aq_low.INIT=4'h8;
// @7:337
  CFG2 \OPB_DO_10_0_iv_RNO[13]  (
	.A(control5),
	.B(clk_div_aq_Z[13]),
	.Y(clk_div_aq_m[13])
);
defparam \OPB_DO_10_0_iv_RNO[13] .INIT=4'h8;
// @7:337
  CFG4 \OPB_DO_10_iv_4[1]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[1]),
	.D(clk_div_sd_Z[1]),
	.Y(OPB_DO_10_iv_4_Z[1])
);
defparam \OPB_DO_10_iv_4[1] .INIT=16'hECA0;
// @7:337
  CFG4 \OPB_DO_10_iv_3[1]  (
	.A(un1_OPB_ADDR_1_i),
	.B(control5),
	.C(clk_div_aq_Z[1]),
	.D(un36_li[1]),
	.Y(OPB_DO_10_iv_3_Z[1])
);
defparam \OPB_DO_10_iv_3[1] .INIT=16'hC0EA;
// @7:337
  CFG4 \OPB_DO_10_iv_0[1]  (
	.A(un1_OPB_ADDR_4_i),
	.B(control_Z[1]),
	.C(control4),
	.D(ram_opb_do[1]),
	.Y(OPB_DO_10_iv_0_Z[1])
);
defparam \OPB_DO_10_iv_0[1] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_iv_4[2]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[2]),
	.D(clk_div_sd_Z[2]),
	.Y(OPB_DO_10_iv_4_Z[2])
);
defparam \OPB_DO_10_iv_4[2] .INIT=16'hECA0;
// @7:337
  CFG4 \OPB_DO_10_iv_3[2]  (
	.A(un1_OPB_ADDR_1_i),
	.B(control5),
	.C(clk_div_aq_Z[2]),
	.D(un36_li[2]),
	.Y(OPB_DO_10_iv_3_Z[2])
);
defparam \OPB_DO_10_iv_3[2] .INIT=16'hC0EA;
// @7:337
  CFG4 \OPB_DO_10_iv_0[2]  (
	.A(un1_OPB_ADDR_4_i),
	.B(control_Z[2]),
	.C(control4),
	.D(ram_opb_do[2]),
	.Y(OPB_DO_10_iv_0_Z[2])
);
defparam \OPB_DO_10_iv_0[2] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_iv_i_a2_4[0]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[0]),
	.D(clk_div_sd_Z[0]),
	.Y(OPB_DO_10_iv_i_a2_4_Z[0])
);
defparam \OPB_DO_10_iv_i_a2_4[0] .INIT=16'h135F;
// @7:337
  CFG4 \OPB_DO_10_iv_i_a2_3_0[0]  (
	.A(un1_OPB_ADDR_1_i),
	.B(control5),
	.C(clk_div_aq_Z[0]),
	.D(un36_li[0]),
	.Y(OPB_DO_10_iv_i_a2_3[0])
);
defparam \OPB_DO_10_iv_i_a2_3_0[0] .INIT=16'h3F15;
// @7:337
  CFG4 \OPB_DO_10_iv_i_a2_0_0[0]  (
	.A(un1_OPB_ADDR_4_i),
	.B(control_Z[0]),
	.C(control4),
	.D(ram_opb_do[0]),
	.Y(OPB_DO_10_iv_i_a2_0[0])
);
defparam \OPB_DO_10_iv_i_a2_0_0[0] .INIT=16'h153F;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_2[4]  (
	.A(un36_li[4]),
	.B(data_length_Z[4]),
	.C(control7),
	.D(un1_OPB_ADDR_1_i),
	.Y(OPB_DO_10_0_iv_0_2_Z[4])
);
defparam \OPB_DO_10_0_iv_0_2[4] .INIT=16'hD5C0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_2[9]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[9]),
	.D(clk_div_sd_Z[9]),
	.Y(OPB_DO_10_0_iv_0_2_Z[9])
);
defparam \OPB_DO_10_0_iv_0_2[9] .INIT=16'hECA0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[9]  (
	.A(sp[2]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[9]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[9])
);
defparam \OPB_DO_10_0_iv_0_0[9] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_2[6]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[6]),
	.D(clk_div_sd_Z[6]),
	.Y(OPB_DO_10_0_iv_0_2_Z[6])
);
defparam \OPB_DO_10_0_iv_0_2[6] .INIT=16'hECA0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[6]  (
	.A(sp[2]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[6]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[6])
);
defparam \OPB_DO_10_0_iv_0_0[6] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_2[5]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[5]),
	.D(clk_div_sd_Z[5]),
	.Y(OPB_DO_10_0_iv_0_2_Z[5])
);
defparam \OPB_DO_10_0_iv_0_2[5] .INIT=16'hECA0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[5]  (
	.A(sp_Z[5]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[5]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[5])
);
defparam \OPB_DO_10_0_iv_0_0[5] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_2[8]  (
	.A(control7),
	.B(control6),
	.C(data_length_Z[8]),
	.D(clk_div_sd_Z[8]),
	.Y(OPB_DO_10_0_iv_0_2_Z[8])
);
defparam \OPB_DO_10_0_iv_0_2[8] .INIT=16'hECA0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[8]  (
	.A(sp_Z[8]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[8]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[8])
);
defparam \OPB_DO_10_0_iv_0_0[8] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_1[3]  (
	.A(un36_li[3]),
	.B(data_length_Z[3]),
	.C(control7),
	.D(un1_OPB_ADDR_1_i),
	.Y(OPB_DO_10_0_iv_1_Z[3])
);
defparam \OPB_DO_10_0_iv_1[3] .INIT=16'hD5C0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[3]  (
	.A(ram_opb_do[3]),
	.B(control5),
	.C(clk_div_aq_Z[3]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_Z[3])
);
defparam \OPB_DO_10_0_iv_0[3] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[10]  (
	.A(ram_opb_do[10]),
	.B(control5),
	.C(clk_div_aq_Z[10]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[10])
);
defparam \OPB_DO_10_0_iv_0_0[10] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[11]  (
	.A(ram_opb_do[11]),
	.B(control5),
	.C(clk_div_aq_Z[11]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[11])
);
defparam \OPB_DO_10_0_iv_0_0[11] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[7]  (
	.A(ram_opb_do[7]),
	.B(control5),
	.C(clk_div_aq_Z[7]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[7])
);
defparam \OPB_DO_10_0_iv_0_0[7] .INIT=16'hEAC0;
// @7:92
  CFG3 un1_OPB_ADDR_7_tz_1 (
	.A(un1_OPB_ADDR_3_i),
	.B(un1_OPB_ADDR_4_i),
	.C(control4),
	.Y(un1_OPB_ADDR_7_tz_1_Z)
);
defparam un1_OPB_ADDR_7_tz_1.INIT=8'h01;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[13]  (
	.A(sp[2]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[13]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_Z[13])
);
defparam \OPB_DO_10_0_iv_0[13] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[14]  (
	.A(ram_opb_do[14]),
	.B(control5),
	.C(clk_div_aq_Z[14]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[14])
);
defparam \OPB_DO_10_0_iv_0_0[14] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[15]  (
	.A(ram_opb_do[15]),
	.B(control5),
	.C(clk_div_aq_Z[15]),
	.D(un1_OPB_ADDR_4_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[15])
);
defparam \OPB_DO_10_0_iv_0_0[15] .INIT=16'hEAC0;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_0[12]  (
	.A(sp_Z[8]),
	.B(un1_OPB_ADDR_4_i),
	.C(ram_opb_do[12]),
	.D(un1_OPB_ADDR_3_i),
	.Y(OPB_DO_10_0_iv_0_0_Z[12])
);
defparam \OPB_DO_10_0_iv_0_0[12] .INIT=16'hEAC0;
// @7:147
  CFG3 \status_ns_i_a3_0_1[2]  (
	.A(control_Z[1]),
	.B(state8_Z),
	.C(un36_li[3]),
	.Y(status_ns_i_a3_0_1_Z[2])
);
defparam \status_ns_i_a3_0_1[2] .INIT=8'h80;
// @7:147
  CFG4 \un36_i_a2_4[0]  (
	.A(state_Z[4]),
	.B(state_Z[14]),
	.C(state_Z[22]),
	.D(state_Z[16]),
	.Y(un36_i_a2_4_Z[0])
);
defparam \un36_i_a2_4[0] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_1[3]  (
	.A(state_Z[5]),
	.B(state_Z[9]),
	.C(state_Z[7]),
	.D(state_Z[11]),
	.Y(un36_i_a2_1_Z[3])
);
defparam \un36_i_a2_1[3] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_1[4]  (
	.A(state_Z[13]),
	.B(state_Z[17]),
	.C(state_Z[14]),
	.D(state_Z[18]),
	.Y(un36_i_a2_1_Z[4])
);
defparam \un36_i_a2_1[4] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_3[1]  (
	.A(state_Z[7]),
	.B(state_Z[16]),
	.C(state_Z[15]),
	.D(state_Z[8]),
	.Y(un36_i_a2_3_Z[1])
);
defparam \un36_i_a2_3[1] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_0_0[2]  (
	.A(state_Z[17]),
	.B(state_Z[10]),
	.C(state_Z[18]),
	.D(state_Z[12]),
	.Y(un36_i_a2_0[2])
);
defparam \un36_i_a2_0_0[2] .INIT=16'h0001;
// @7:135
  CFG3 un1_conv_countlto4_1 (
	.A(conv_count_Z[3]),
	.B(conv_count_Z[1]),
	.C(conv_count_Z[0]),
	.Y(un1_conv_countlto4_1_Z)
);
defparam un1_conv_countlto4_1.INIT=8'h15;
// @7:361
  CFG4 un1_OPB_ADDR_3_0_a2_0 (
	.A(OPB_ADDR[10]),
	.B(OPB_ADDR[9]),
	.C(OPB_ADDR[7]),
	.D(OPB_ADDR[6]),
	.Y(N_1677)
);
defparam un1_OPB_ADDR_3_0_a2_0.INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_0[0]  (
	.A(state_Z[6]),
	.B(state_Z[10]),
	.C(state_Z[8]),
	.D(state_Z[12]),
	.Y(N_517)
);
defparam \un36_i_a2_0[0] .INIT=16'h0001;
// @7:147
  CFG4 \un36_i_a2_0[1]  (
	.A(state_Z[4]),
	.B(state_Z[3]),
	.C(state_Z[20]),
	.D(state_Z[19]),
	.Y(N_516)
);
defparam \un36_i_a2_0[1] .INIT=16'h0001;
// @7:380
  CFG4 control5_0_a2_0 (
	.A(OPB_ADDR[3]),
	.B(OPB_ADDR[2]),
	.C(OPB_ADDR[1]),
	.D(OPB_ADDR[0]),
	.Y(N_1719)
);
defparam control5_0_a2_0.INIT=16'h0010;
// @7:174
  CFG3 ADC_SCLK_en_2_f0 (
	.A(ADC_SCLK_en_Z),
	.B(state_Z[3]),
	.C(state_Z[19]),
	.Y(ADC_SCLK_en_2)
);
defparam ADC_SCLK_en_2_f0.INIT=8'h0E;
  CFG3 \state_ns_22_0_.m22_e_0  (
	.A(state_Z[21]),
	.B(state8_Z),
	.C(state_Z[0]),
	.Y(N_5228)
);
defparam \state_ns_22_0_.m22_e_0 .INIT=8'hC8;
// @7:174
  CFG4 un1_state_2_i_a2_1 (
	.A(state_Z[19]),
	.B(state_Z[22]),
	.C(state_Z[21]),
	.D(state_Z[20]),
	.Y(N_506_1)
);
defparam un1_state_2_i_a2_1.INIT=16'h0001;
// @7:337
  CFG3 \OPB_DO_10_iv_RNO[1]  (
	.A(status_Z[2]),
	.B(un1_OPB_ADDR_2_i),
	.C(status_Z[5]),
	.Y(un34_m[1])
);
defparam \OPB_DO_10_iv_RNO[1] .INIT=8'hC8;
// @7:336
  CFG2 \OPB_DO_1_RNO[31]  (
	.A(un1_OPB_ADDR_2_i),
	.B(ADC_SDOUT_c),
	.Y(N_1053_i)
);
defparam \OPB_DO_1_RNO[31] .INIT=4'h8;
// @7:337
  CFG3 \OPB_DO_10_iv_1[1]  (
	.A(un1_OPB_ADDR_3_i),
	.B(OPB_DO_10_iv_0_Z[1]),
	.C(sp_Z[1]),
	.Y(OPB_DO_10_iv_1_Z[1])
);
defparam \OPB_DO_10_iv_1[1] .INIT=8'hEC;
// @7:337
  CFG3 \OPB_DO_10_iv_1[2]  (
	.A(un1_OPB_ADDR_3_i),
	.B(OPB_DO_10_iv_0_Z[2]),
	.C(sp[2]),
	.Y(OPB_DO_10_iv_1_Z[2])
);
defparam \OPB_DO_10_iv_1[2] .INIT=8'hEC;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0_1[4]  (
	.A(un1_OPB_ADDR_4_i),
	.B(ram_opb_do[4]),
	.C(N_1604),
	.D(N_1603),
	.Y(OPB_DO_10_0_iv_0_1_Z[4])
);
defparam \OPB_DO_10_0_iv_0_1[4] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[7]  (
	.A(control7),
	.B(data_length_Z[7]),
	.C(OPB_DO_10_0_iv_0_0_Z[7]),
	.D(N_1630),
	.Y(OPB_DO_10[7])
);
defparam \OPB_DO_10_0_iv_0[7] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[11]  (
	.A(control7),
	.B(data_length_Z[11]),
	.C(OPB_DO_10_0_iv_0_0_Z[11]),
	.D(N_1637),
	.Y(OPB_DO_10[11])
);
defparam \OPB_DO_10_0_iv_0[11] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[10]  (
	.A(control7),
	.B(data_length_Z[10]),
	.C(OPB_DO_10_0_iv_0_0_Z[10]),
	.D(N_1641),
	.Y(OPB_DO_10[10])
);
defparam \OPB_DO_10_0_iv_0[10] .INIT=16'hFFF8;
// @7:337
  CFG3 \OPB_DO_10_0_iv_0[14]  (
	.A(control6),
	.B(OPB_DO_10_0_iv_0_0_Z[14]),
	.C(clk_div_sd_Z[14]),
	.Y(OPB_DO_10[14])
);
defparam \OPB_DO_10_0_iv_0[14] .INIT=8'hEC;
// @7:337
  CFG3 \OPB_DO_10_0_iv_0[15]  (
	.A(control6),
	.B(OPB_DO_10_0_iv_0_0_Z[15]),
	.C(clk_div_sd_Z[15]),
	.Y(OPB_DO_10[15])
);
defparam \OPB_DO_10_0_iv_0[15] .INIT=8'hEC;
// @7:147
  CFG4 \status_ns_0_o2[1]  (
	.A(un36_li[3]),
	.B(un36_li[0]),
	.C(un36_li[4]),
	.D(N_875),
	.Y(N_879)
);
defparam \status_ns_0_o2[1] .INIT=16'hFFFE;
// @7:379
  CFG4 control4_0_o2 (
	.A(OPB_ADDR[0]),
	.B(OPB_ADDR[1]),
	.C(N_1574),
	.D(N_191),
	.Y(N_1581)
);
defparam control4_0_o2.INIT=16'hFFFE;
// @7:337
  CFG4 \OPB_DO_10_iv_RNO[2]  (
	.A(status_Z[3]),
	.B(status_Z[5]),
	.C(status_Z[4]),
	.D(un1_OPB_ADDR_2_i),
	.Y(un34_m[2])
);
defparam \OPB_DO_10_iv_RNO[2] .INIT=16'hFE00;
// @7:148
  CFG3 un1_control_4 (
	.A(control_Z[2]),
	.B(status31),
	.C(state_Z[22]),
	.Y(un1_control_4_Z)
);
defparam un1_control_4.INIT=8'hBA;
// @7:147
  CFG4 ADC_CNVSTce (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(control_Z[2]),
	.D(N_675),
	.Y(ADC_CNVSTce_Z)
);
defparam ADC_CNVSTce.INIT=16'h000E;
// @7:147
  CFG2 ADC_SCLK_en_RNO (
	.A(N_675),
	.B(control_Z[2]),
	.Y(N_660_i)
);
defparam ADC_SCLK_en_RNO.INIT=4'h1;
// @7:337
  CFG4 \OPB_DO_10_iv_i_a2_2_0[0]  (
	.A(status31),
	.B(un1_OPB_ADDR_2_i),
	.C(N_1603),
	.D(OPB_DO_10_iv_i_a2_0[0]),
	.Y(OPB_DO_10_iv_i_a2_2[0])
);
defparam \OPB_DO_10_iv_i_a2_2_0[0] .INIT=16'h0B00;
// @7:92
  CFG4 un1_OPB_ADDR_7_tz_5 (
	.A(control5),
	.B(un1_OPB_ADDR_7_tz_1_Z),
	.C(un1_OPB_ADDR_2_i),
	.D(un1_OPB_ADDR_1_i),
	.Y(un1_OPB_ADDR_7_tz_5_Z)
);
defparam un1_OPB_ADDR_7_tz_5.INIT=16'h0004;
// @7:361
  CFG4 un1_OPB_ADDR_3_0_a2 (
	.A(OPB_ADDR[11]),
	.B(OPB_ADDR[8]),
	.C(N_1677),
	.D(N_1581),
	.Y(un1_OPB_ADDR_3_i)
);
defparam un1_OPB_ADDR_3_0_a2.INIT=16'h0080;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[8]  (
	.A(control5),
	.B(clk_div_aq_Z[8]),
	.C(OPB_DO_10_0_iv_0_0_Z[8]),
	.D(OPB_DO_10_0_iv_0_2_Z[8]),
	.Y(OPB_DO_10[8])
);
defparam \OPB_DO_10_0_iv_0[8] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[12]  (
	.A(clk_div_sd_Z[12]),
	.B(control6),
	.C(N_1631),
	.D(OPB_DO_10_0_iv_0_0_Z[12]),
	.Y(OPB_DO_10[12])
);
defparam \OPB_DO_10_0_iv_0[12] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[9]  (
	.A(control5),
	.B(clk_div_aq_Z[9]),
	.C(OPB_DO_10_0_iv_0_0_Z[9]),
	.D(OPB_DO_10_0_iv_0_2_Z[9]),
	.Y(OPB_DO_10[9])
);
defparam \OPB_DO_10_0_iv_0[9] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[6]  (
	.A(control5),
	.B(clk_div_aq_Z[6]),
	.C(OPB_DO_10_0_iv_0_0_Z[6]),
	.D(OPB_DO_10_0_iv_0_2_Z[6]),
	.Y(OPB_DO_10[6])
);
defparam \OPB_DO_10_0_iv_0[6] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[5]  (
	.A(control5),
	.B(clk_div_aq_Z[5]),
	.C(OPB_DO_10_0_iv_0_0_Z[5]),
	.D(OPB_DO_10_0_iv_0_2_Z[5]),
	.Y(OPB_DO_10[5])
);
defparam \OPB_DO_10_0_iv_0[5] .INIT=16'hFFF8;
// @7:147
  CFG4 \status_ns_i_a3_0[2]  (
	.A(un36_li[0]),
	.B(status_ns_i_a3_0_1_Z[2]),
	.C(un36_li[4]),
	.D(N_875),
	.Y(N_901)
);
defparam \status_ns_i_a3_0[2] .INIT=16'h0080;
// @7:147
  CFG4 \un36_i_a2[3]  (
	.A(un36_i_a2_1_Z[3]),
	.B(N_517),
	.C(state_Z[21]),
	.D(state_Z[22]),
	.Y(un36_li[3])
);
defparam \un36_i_a2[3] .INIT=16'h0008;
// @7:147
  CFG4 \un36_i_a2[2]  (
	.A(un36_i_a2_0[2]),
	.B(N_516),
	.C(state_Z[9]),
	.D(state_Z[11]),
	.Y(un36_li[2])
);
defparam \un36_i_a2[2] .INIT=16'h0008;
// @7:147
  CFG4 \un36_i_a2[1]  (
	.A(un36_i_a2_3_Z[1]),
	.B(N_516),
	.C(state_Z[2]),
	.D(un36_i_a2_0_Z[1]),
	.Y(un36_li[1])
);
defparam \un36_i_a2[1] .INIT=16'h0800;
// @7:147
  CFG4 \un36_i_a2[4]  (
	.A(un36_i_a2_1_Z[4]),
	.B(N_506_1),
	.C(state_Z[15]),
	.D(state_Z[16]),
	.Y(un36_li[4])
);
defparam \un36_i_a2[4] .INIT=16'h0008;
// @7:147
  CFG4 \un36_i_a2[0]  (
	.A(un36_i_a2_4_Z[0]),
	.B(N_517),
	.C(state_Z[1]),
	.D(un36_i_a2_0_Z[0]),
	.Y(un36_li[0])
);
defparam \un36_i_a2[0] .INIT=16'h0800;
// @7:337
  CFG4 \OPB_DO_10_0_iv[3]  (
	.A(clk_div_sd_Z[3]),
	.B(control6),
	.C(OPB_DO_10_0_iv_0_Z[3]),
	.D(OPB_DO_10_0_iv_1_Z[3]),
	.Y(OPB_DO_10[3])
);
defparam \OPB_DO_10_0_iv[3] .INIT=16'hFFF8;
// @7:337
  CFG4 \OPB_DO_10_0_iv[13]  (
	.A(control6),
	.B(clk_div_sd_Z[13]),
	.C(OPB_DO_10_0_iv_0_Z[13]),
	.D(clk_div_aq_m[13]),
	.Y(OPB_DO_10[13])
);
defparam \OPB_DO_10_0_iv[13] .INIT=16'hFFF8;
// @25:568
  CFG3 \state_RNIF8QNF[19]  (
	.A(N_675),
	.B(un1_control_4_Z),
	.C(state_Z[19]),
	.Y(data_counte)
);
defparam \state_RNIF8QNF[19] .INIT=8'hDC;
// @7:135
  CFG4 un1_conv_countlto5 (
	.A(conv_count_Z[2]),
	.B(un1_conv_countlto4_1_Z),
	.C(conv_count_Z[5]),
	.D(conv_count_Z[4]),
	.Y(un1_conv_count)
);
defparam un1_conv_countlto5.INIT=16'h0F4F;
// @7:148
  CFG4 un1_control_12_1 (
	.A(state_Z[21]),
	.B(state_Z[0]),
	.C(N_675),
	.D(control_Z[2]),
	.Y(un1_control_12_1_Z)
);
defparam un1_control_12_1.INIT=16'h11F1;
// @7:147
  CFG4 \state_ns_22_0_.m4  (
	.A(status_Z[2]),
	.B(status_Z[0]),
	.C(N_880),
	.D(control_Z[1]),
	.Y(N_98_mux)
);
defparam \state_ns_22_0_.m4 .INIT=16'h00FE;
// @7:174
  CFG4 un51_0 (
	.A(status31),
	.B(state_Z[22]),
	.C(N_516),
	.D(N_517),
	.Y(un51_0_Z)
);
defparam un51_0.INIT=16'hB888;
// @7:337
  CFG4 \OPB_DO_10_0_iv_0[4]  (
	.A(control6),
	.B(clk_div_sd_Z[4]),
	.C(OPB_DO_10_0_iv_0_1_Z[4]),
	.D(OPB_DO_10_0_iv_0_2_Z[4]),
	.Y(OPB_DO_10[4])
);
defparam \OPB_DO_10_0_iv_0[4] .INIT=16'hFFF8;
// @7:379
  CFG4 control4_0_a2 (
	.A(OPB_ADDR[11]),
	.B(OPB_ADDR[8]),
	.C(N_1677),
	.D(N_1581),
	.Y(control4)
);
defparam control4_0_a2.INIT=16'h0020;
// @7:355
  CFG4 un1_OPB_ADDR_2_0_a2_1 (
	.A(OPB_ADDR[8]),
	.B(OPB_ADDR[11]),
	.C(N_1677),
	.D(N_191),
	.Y(N_1736)
);
defparam un1_OPB_ADDR_2_0_a2_1.INIT=16'h0040;
// @7:148
  CFG3 un1_control_8 (
	.A(state_Z[1]),
	.B(control_Z[2]),
	.C(N_675),
	.Y(un1_control_8_Z)
);
defparam un1_control_8.INIT=8'hCE;
// @7:193
  CFG2 state_1_sqmuxa (
	.A(un1_conv_count),
	.B(state_Z[1]),
	.Y(state_1_sqmuxa_Z)
);
defparam state_1_sqmuxa.INIT=4'h8;
// @7:147
  CFG2 \status_ns_i_o3[2]  (
	.A(N_901),
	.B(control_Z[2]),
	.Y(N_876)
);
defparam \status_ns_i_o3[2] .INIT=4'hE;
// @7:147
  CFG3 \state_RNIG006H[16]  (
	.A(state_Z[16]),
	.B(control_Z[2]),
	.C(N_675),
	.Y(un1_control_7_i)
);
defparam \state_RNIG006H[16] .INIT=8'hCE;
// @7:147
  CFG3 \state_ns_22_0_.m11  (
	.A(control_Z[0]),
	.B(control_Z[2]),
	.C(N_98_mux),
	.Y(N_99_mux)
);
defparam \state_ns_22_0_.m11 .INIT=8'h20;
// @7:147
  CFG2 \state_ns_22_0_.m5  (
	.A(N_98_mux),
	.B(control_Z[2]),
	.Y(N_6)
);
defparam \state_ns_22_0_.m5 .INIT=4'h1;
// @7:381
  CFG3 control6_0_a2 (
	.A(N_1575),
	.B(N_1736),
	.C(N_1712),
	.Y(control6)
);
defparam control6_0_a2.INIT=8'h40;
// @7:382
  CFG3 control7_0_a2 (
	.A(N_1701),
	.B(N_1736),
	.C(N_1712),
	.Y(control7)
);
defparam control7_0_a2.INIT=8'h80;
// @7:352
  CFG4 un1_OPB_ADDR_1_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[3]),
	.C(N_1736),
	.D(N_1701),
	.Y(un1_OPB_ADDR_1_i)
);
defparam un1_OPB_ADDR_1_0_a2.INIT=16'h4000;
// @7:355
  CFG4 un1_OPB_ADDR_2_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[3]),
	.C(N_1736),
	.D(N_1575),
	.Y(un1_OPB_ADDR_2_i)
);
defparam un1_OPB_ADDR_2_0_a2.INIT=16'h0040;
// @7:337
  CFG4 \OPB_DO_10_iv[2]  (
	.A(un34_m[2]),
	.B(OPB_DO_10_iv_1_Z[2]),
	.C(OPB_DO_10_iv_3_Z[2]),
	.D(OPB_DO_10_iv_4_Z[2]),
	.Y(OPB_DO_10[2])
);
defparam \OPB_DO_10_iv[2] .INIT=16'hFFFE;
// @7:337
  CFG4 \OPB_DO_10_iv[1]  (
	.A(un34_m[1]),
	.B(OPB_DO_10_iv_3_Z[1]),
	.C(OPB_DO_10_iv_4_Z[1]),
	.D(OPB_DO_10_iv_1_Z[1]),
	.Y(OPB_DO_10[1])
);
defparam \OPB_DO_10_iv[1] .INIT=16'hFFFE;
// @7:380
  CFG2 control5_0_a2 (
	.A(N_1736),
	.B(N_1719),
	.Y(control5)
);
defparam control5_0_a2.INIT=4'h8;
// @7:147
  CFG3 \status_ns_0_a3[4]  (
	.A(N_901),
	.B(N_880),
	.C(control_Z[2]),
	.Y(N_894)
);
defparam \status_ns_0_a3[4] .INIT=8'h08;
// @7:147
  CFG4 \status_ns_0_a3[1]  (
	.A(status_Z[2]),
	.B(status_Z[0]),
	.C(N_901),
	.D(control_Z[2]),
	.Y(N_891)
);
defparam \status_ns_0_a3[1] .INIT=16'h00E0;
// @7:147
  CFG4 un1_state_2_i_a2_0_RNIISQUM (
	.A(control_Z[2]),
	.B(un1_state_2_i_a2_0_Z),
	.C(N_506_1),
	.D(N_675),
	.Y(un1_control_9_i)
);
defparam un1_state_2_i_a2_0_RNIISQUM.INIT=16'hAAEA;
// @7:147
  CFG3 \state_ns_22_0_.m30  (
	.A(N_6),
	.B(state_Z[2]),
	.C(un1_conv_count),
	.Y(N_130_mux)
);
defparam \state_ns_22_0_.m30 .INIT=8'h02;
// @7:148
  CFG3 un1_control_12 (
	.A(clk_aq),
	.B(un1_clk_aq_low_Z),
	.C(un1_control_12_1_Z),
	.Y(un1_control_12_Z)
);
defparam un1_control_12.INIT=8'hFE;
// @7:148
  CFG4 un1_control_13 (
	.A(clk_aq),
	.B(un1_clk_aq_low_Z),
	.C(state8_Z),
	.D(un1_control_12_1_Z),
	.Y(un1_control_13_Z)
);
defparam un1_control_13.INIT=16'hFFF7;
// @7:116
  CFG2 clk_div_aq_1_sqmuxa (
	.A(control5),
	.B(ADC_WE_0_a2),
	.Y(clk_div_aq_1_sqmuxa_Z)
);
defparam clk_div_aq_1_sqmuxa.INIT=4'h8;
// @7:116
  CFG2 clk_div_sd_1_sqmuxa (
	.A(control6),
	.B(ADC_WE_0_a2),
	.Y(clk_div_sd_1_sqmuxa_Z)
);
defparam clk_div_sd_1_sqmuxa.INIT=4'h8;
// @7:116
  CFG2 data_length_1_sqmuxa (
	.A(control7),
	.B(ADC_WE_0_a2),
	.Y(data_length_1_sqmuxa_Z)
);
defparam data_length_1_sqmuxa.INIT=4'h8;
// @7:147
  CFG4 \status_ns_0[1]  (
	.A(control_Z[2]),
	.B(status_Z[1]),
	.C(N_891),
	.D(N_879),
	.Y(status_ns[1])
);
defparam \status_ns_0[1] .INIT=16'hF4F0;
// @7:147
  CFG4 \status_ns_0[4]  (
	.A(control_Z[2]),
	.B(status_Z[4]),
	.C(N_894),
	.D(N_879),
	.Y(status_ns[4])
);
defparam \status_ns_0[4] .INIT=16'hF4F0;
// @7:147
  CFG4 \status_RNO[5]  (
	.A(status_Z[5]),
	.B(status_Z[4]),
	.C(N_879),
	.D(N_876),
	.Y(N_874_i)
);
defparam \status_RNO[5] .INIT=16'h00AE;
// @7:147
  CFG4 \status_RNO[2]  (
	.A(status_Z[2]),
	.B(status_Z[1]),
	.C(N_879),
	.D(N_876),
	.Y(N_869_i)
);
defparam \status_RNO[2] .INIT=16'h00AE;
// @7:147
  CFG3 \status_RNO[0]  (
	.A(status_Z[0]),
	.B(control_Z[2]),
	.C(N_901),
	.Y(N_866_i)
);
defparam \status_RNO[0] .INIT=8'hCE;
// @7:336
  CFG3 \OPB_DO_1_RNO[0]  (
	.A(OPB_DO_10_iv_i_a2_4_Z[0]),
	.B(OPB_DO_10_iv_i_a2_2[0]),
	.C(OPB_DO_10_iv_i_a2_3[0]),
	.Y(N_1642_i)
);
defparam \OPB_DO_1_RNO[0] .INIT=8'h7F;
// @7:147
  CFG4 \state_ns_22_0_.m31  (
	.A(state_Z[1]),
	.B(state_Z[2]),
	.C(N_130_mux),
	.D(N_99_mux),
	.Y(state_ns[2])
);
defparam \state_ns_22_0_.m31 .INIT=16'hE4A0;
// @7:147
  CFG4 \state_ns_22_0_.m85  (
	.A(state_Z[19]),
	.B(state_Z[20]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[20])
);
defparam \state_ns_22_0_.m85 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m82  (
	.A(state_Z[18]),
	.B(state_Z[19]),
	.C(N_6),
	.D(N_99_mux),
	.Y(state_ns[19])
);
defparam \state_ns_22_0_.m82 .INIT=16'h6420;
// @7:147
  CFG4 \state_ns_22_0_.m79  (
	.A(state_Z[17]),
	.B(state_Z[18]),
	.C(N_6),
	.D(N_99_mux),
	.Y(state_ns[18])
);
defparam \state_ns_22_0_.m79 .INIT=16'h6420;
// @7:147
  CFG4 \state_ns_22_0_.m76  (
	.A(state_Z[16]),
	.B(state_Z[17]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[17])
);
defparam \state_ns_22_0_.m76 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m73  (
	.A(state_Z[15]),
	.B(state_Z[16]),
	.C(N_6),
	.D(N_99_mux),
	.Y(state_ns[16])
);
defparam \state_ns_22_0_.m73 .INIT=16'h6420;
// @7:147
  CFG4 \state_ns_22_0_.m70  (
	.A(state_Z[14]),
	.B(state_Z[15]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[15])
);
defparam \state_ns_22_0_.m70 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m67  (
	.A(state_Z[13]),
	.B(state_Z[14]),
	.C(N_6),
	.D(N_99_mux),
	.Y(state_ns[14])
);
defparam \state_ns_22_0_.m67 .INIT=16'h6420;
// @7:147
  CFG4 \state_ns_22_0_.m64  (
	.A(state_Z[12]),
	.B(state_Z[13]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[13])
);
defparam \state_ns_22_0_.m64 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m61  (
	.A(state_Z[11]),
	.B(state_Z[12]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[12])
);
defparam \state_ns_22_0_.m61 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m58  (
	.A(state_Z[10]),
	.B(state_Z[11]),
	.C(N_6),
	.D(N_99_mux),
	.Y(state_ns[11])
);
defparam \state_ns_22_0_.m58 .INIT=16'h6420;
// @7:147
  CFG4 \state_ns_22_0_.m55  (
	.A(state_Z[9]),
	.B(state_Z[10]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[10])
);
defparam \state_ns_22_0_.m55 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m52  (
	.A(state_Z[8]),
	.B(state_Z[9]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[9])
);
defparam \state_ns_22_0_.m52 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m49  (
	.A(state_Z[7]),
	.B(state_Z[8]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[8])
);
defparam \state_ns_22_0_.m49 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m46  (
	.A(state_Z[6]),
	.B(state_Z[7]),
	.C(N_6),
	.D(N_99_mux),
	.Y(state_ns[7])
);
defparam \state_ns_22_0_.m46 .INIT=16'h6420;
// @7:147
  CFG4 \state_ns_22_0_.m43  (
	.A(state_Z[5]),
	.B(state_Z[6]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[6])
);
defparam \state_ns_22_0_.m43 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m40  (
	.A(state_Z[4]),
	.B(state_Z[5]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[5])
);
defparam \state_ns_22_0_.m40 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m37  (
	.A(state_Z[3]),
	.B(state_Z[4]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[4])
);
defparam \state_ns_22_0_.m37 .INIT=16'h6240;
// @7:147
  CFG4 \state_ns_22_0_.m34  (
	.A(state_Z[2]),
	.B(state_Z[3]),
	.C(N_99_mux),
	.D(N_6),
	.Y(state_ns[3])
);
defparam \state_ns_22_0_.m34 .INIT=16'h6240;
// @7:336
  CFG4 un1_OPB_ADDR_7_tz_5_RNI4D66E (
	.A(ADC_RE),
	.B(control7),
	.C(control6),
	.D(un1_OPB_ADDR_7_tz_5_Z),
	.Y(un1_OPB_ADDR_7_i)
);
defparam un1_OPB_ADDR_7_tz_5_RNI4D66E.INIT=16'hA8AA;
// @7:147
  CFG4 \state_ns_22_0_.m93  (
	.A(N_8),
	.B(N_6),
	.C(state_Z[22]),
	.D(m92_0),
	.Y(state_ns[22])
);
defparam \state_ns_22_0_.m93 .INIT=16'hACA0;
// @7:148
  CFG3 \clk_aq_low_6[0]  (
	.A(un1_control_12_Z),
	.B(un1_control_8_Z),
	.C(clk_aq_low_Z[0]),
	.Y(clk_aq_low_6_Z[0])
);
defparam \clk_aq_low_6[0] .INIT=8'h21;
// @7:148
  CFG3 \clk_aq_high_6[0]  (
	.A(un1_control_13_Z),
	.B(un1_control_8_Z),
	.C(clk_aq_high_Z[0]),
	.Y(clk_aq_high_6_Z[0])
);
defparam \clk_aq_high_6[0] .INIT=8'h21;
// @7:147
  CFG4 ram_wr_clk_RNO_0 (
	.A(N_675),
	.B(control_Z[2]),
	.C(un51_0_Z),
	.D(un36_li[4]),
	.Y(un1_control_16_i)
);
defparam ram_wr_clk_RNO_0.INIT=16'hCCCD;
// @7:370
  CFG3 control4_0_a2_RNI1QRQD (
	.A(control4),
	.B(state_Z[22]),
	.C(ADC_WE_0_a2),
	.Y(un1_control14_i)
);
defparam control4_0_a2_RNI1QRQD.INIT=8'hAC;
// @7:148
  CFG4 \clk_aq_low_6[1]  (
	.A(un1_control_12_Z),
	.B(un1_control_8_Z),
	.C(clk_aq_low_Z[1]),
	.D(clk_aq_low_Z[0]),
	.Y(clk_aq_low_6_Z[1])
);
defparam \clk_aq_low_6[1] .INIT=16'h2130;
// @7:148
  CFG4 \clk_aq_high_6[1]  (
	.A(un1_control_13_Z),
	.B(un1_control_8_Z),
	.C(clk_aq_high_Z[1]),
	.D(clk_aq_high_Z[0]),
	.Y(clk_aq_high_6_Z[1])
);
defparam \clk_aq_high_6[1] .INIT=16'h2130;
// @7:147
  CFG4 \state_ns_22_0_.N_10_i  (
	.A(state_Z[0]),
	.B(state8_Z),
	.C(N_8),
	.D(N_6),
	.Y(N_10_i)
);
defparam \state_ns_22_0_.N_10_i .INIT=16'h27AF;
//@25:568
// @7:99
  CLOCK_DIV_2_0 aqclkdiv (
	.clk_div_aq(clk_div_aq_Z[15:0]),
	.clk_aq(clk_aq),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @7:106
  CLOCK_DIV_4 sclk (
	.clk_div_sd(clk_div_sd_Z[15:0]),
	.clk_sd(clk_sd),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @7:116
  DP_RAM_2R_1W_16s_10s data_in_ram (
	.sdout_buf(sdout_buf_Z[15:0]),
	.ram_wr_pt(ram_wr_pt_Z[9:0]),
	.ram_opb_do(ram_opb_do[15:0]),
	.OPB_ADDR(OPB_ADDR[9:0]),
	.ram_wr_clk(ram_wr_clk_Z),
	.FPGA_100M_CLK(FPGA_100M_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ADC_ADS8864_IF */

module CLOCK_DIV_9 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_sd_i,
  clk_sd
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_sd_i ;
output clk_sd ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_sd_i ;
wire clk_sd ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_5;
wire VCC ;
wire un5_cntr_cry_5_S_5 ;
wire GND ;
wire un1_cntrlto15_3 ;
wire un5_cntr_cry_4_S_5 ;
wire un5_cntr_cry_3_S_5 ;
wire un5_cntr_cry_2_S_5 ;
wire un5_cntr_cry_1_S_5 ;
wire N_17_2 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_5 ;
wire un5_cntr_cry_14_S_5 ;
wire un5_cntr_cry_13_S_5 ;
wire un5_cntr_cry_12_S_5 ;
wire un5_cntr_cry_11_S_5 ;
wire un5_cntr_cry_10_S_5 ;
wire un5_cntr_cry_9_S_5 ;
wire un5_cntr_cry_8_S_5 ;
wire un5_cntr_cry_7_S_5 ;
wire un5_cntr_cry_6_S_5 ;
wire un5_cntr_s_1_4652_FCO ;
wire un5_cntr_s_1_4652_S ;
wire un5_cntr_s_1_4652_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_5 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_5 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_5 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_5 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_5 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_5 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_5 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_5 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_5 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_5 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_5 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_5 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_5 ;
wire un5_cntr_s_15_FCO_5 ;
wire un5_cntr_s_15_Y_5 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_5 ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_6_Z ;
wire un1_cntrlto15_9_Z ;
  CFG1 N_17_inferred_clock_RNIE7TP2_0 (
	.A(clk_sd),
	.Y(clk_sd_i)
);
defparam N_17_inferred_clock_RNIE7TP2_0.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_5[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE clkout (
	.Q(N_17_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_sd_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_3)
);
// @5:48
  ARI1 un5_cntr_s_1_4652 (
	.FCO(un5_cntr_s_1_4652_FCO),
	.S(un5_cntr_s_1_4652_S),
	.Y(un5_cntr_s_1_4652_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4652.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_5),
	.Y(un5_cntr_cry_1_Y_5),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4652_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_5),
	.Y(un5_cntr_cry_2_Y_5),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_5),
	.Y(un5_cntr_cry_3_Y_5),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_5),
	.Y(un5_cntr_cry_4_Y_5),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_5),
	.Y(un5_cntr_cry_5_Y_5),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_5),
	.Y(un5_cntr_cry_6_Y_5),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_5),
	.Y(un5_cntr_cry_7_Y_5),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_5),
	.Y(un5_cntr_cry_8_Y_5),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_5),
	.Y(un5_cntr_cry_9_Y_5),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_5),
	.Y(un5_cntr_cry_10_Y_5),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_5),
	.Y(un5_cntr_cry_11_Y_5),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_5),
	.Y(un5_cntr_cry_12_Y_5),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_5),
	.Y(un5_cntr_cry_13_Y_5),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_5),
	.S(un5_cntr_s_15_S_5),
	.Y(un5_cntr_s_15_Y_5),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_5),
	.Y(un5_cntr_cry_14_Y_5),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_8_Z),
	.B(un1_cntrlto15_7_Z),
	.C(un1_cntrlto15_6_Z),
	.D(un1_cntrlto15_9_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG2 un1_cntrlto15_6 (
	.A(cntr_Z[6]),
	.B(cntr_Z[7]),
	.Y(un1_cntrlto15_6_Z)
);
defparam un1_cntrlto15_6.INIT=4'h1;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[13]),
	.B(cntr_Z[12]),
	.C(cntr_Z[11]),
	.D(cntr_Z[10]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_7 (
	.A(cntr_Z[5]),
	.B(cntr_Z[4]),
	.C(cntr_Z[3]),
	.D(cntr_Z[2]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_8_Z),
	.B(un1_cntrlto15_7_Z),
	.C(un1_cntrlto15_6_Z),
	.D(un1_cntrlto15_9_Z),
	.Y(un1_cntrlto15_3)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@12:69
// @12:69
  CLKINT N_17_inferred_clock_RNIE7TP2 (
	.Y(clk_sd),
	.A(N_17_2)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_9 */

module DP_RAM_2R_1W_24s_4s (
  ILIM_DAC_IN,
  data_in,
  OPB_ADDR,
  FPGA_100M_CLK,
  ram_dac_we,
  clk_sd
)
;
output [23:0] ILIM_DAC_IN ;
input [23:0] data_in ;
input [3:0] OPB_ADDR ;
input FPGA_100M_CLK ;
input ram_dac_we ;
input clk_sd ;
wire FPGA_100M_CLK ;
wire ram_dac_we ;
wire clk_sd ;
wire GND ;
wire VCC ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
// @6:53
  RAM64x12 ram_ram_0_0 (
	.BUSY_FB(GND),
	.W_CLK(clk_sd),
	.W_ADDR({GND, GND, data_in[19:16]}),
	.W_EN(ram_dac_we),
	.W_DATA(data_in[11:0]),
	.BLK_EN(VCC),
	.R_CLK(FPGA_100M_CLK),
	.R_ADDR({GND, GND, OPB_ADDR[3:0]}),
	.R_DATA(ILIM_DAC_IN[11:0]),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam ram_ram_0_0.RAMINDEX="ram[23:0]%16%24%SPEED%0%0%MICRO_RAM";
// @6:53
  RAM64x12 ram_ram_0_1 (
	.BUSY_FB(GND),
	.W_CLK(clk_sd),
	.W_ADDR({GND, GND, data_in[19:16]}),
	.W_EN(ram_dac_we),
	.W_DATA(data_in[23:12]),
	.BLK_EN(VCC),
	.R_CLK(FPGA_100M_CLK),
	.R_ADDR({GND, GND, OPB_ADDR[3:0]}),
	.R_DATA(ILIM_DAC_IN[23:12]),
	.R_ADDR_BYPASS(GND),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC1)
);
defparam ram_ram_0_1.RAMINDEX="ram[23:0]%16%24%SPEED%0%1%MICRO_RAM";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DP_RAM_2R_1W_24s_4s */

module afifo_24s_4s_24s_4s (
  OPB_DO_15,
  OPB_DO_9,
  OPB_DO_8,
  OPB_DO_1,
  OPB_DO_0,
  state,
  opb_fifo_rdata,
  opb_fifo_wdata_1,
  N_1697,
  un2_opb_fifo_wdata_i_0_a2_0_1,
  N_17_0,
  N_32_mux,
  opb_fifo_wr_i_a2_0_0,
  N_94_1,
  ILIM_DAC_RE_d1,
  un1_opb_fifo_wdata_0_a2,
  opb_dummy_re_RNI185151,
  FPGA_100M_CLK,
  clk_sd,
  RESET_N_arst,
  opb_fifo_empty
)
;
input OPB_DO_15 ;
input OPB_DO_9 ;
input OPB_DO_8 ;
input OPB_DO_1 ;
input OPB_DO_0 ;
input [1:0] state ;
output [23:0] opb_fifo_rdata ;
input [19:2] opb_fifo_wdata_1 ;
input N_1697 ;
input un2_opb_fifo_wdata_i_0_a2_0_1 ;
output N_17_0 ;
input N_32_mux ;
output opb_fifo_wr_i_a2_0_0 ;
input N_94_1 ;
input ILIM_DAC_RE_d1 ;
input un1_opb_fifo_wdata_0_a2 ;
input opb_dummy_re_RNI185151 ;
input FPGA_100M_CLK ;
input clk_sd ;
input RESET_N_arst ;
output opb_fifo_empty ;
wire OPB_DO_15 ;
wire OPB_DO_9 ;
wire OPB_DO_8 ;
wire OPB_DO_1 ;
wire OPB_DO_0 ;
wire N_1697 ;
wire un2_opb_fifo_wdata_i_0_a2_0_1 ;
wire N_17_0 ;
wire N_32_mux ;
wire opb_fifo_wr_i_a2_0_0 ;
wire N_94_1 ;
wire ILIM_DAC_RE_d1 ;
wire un1_opb_fifo_wdata_0_a2 ;
wire opb_dummy_re_RNI185151 ;
wire FPGA_100M_CLK ;
wire clk_sd ;
wire RESET_N_arst ;
wire opb_fifo_empty ;
wire [4:0] wq1_rgray_Z;
wire [4:0] rbin_Z;
wire [3:0] rgray_Z;
wire [4:0] rq2_wgray_Z;
wire [4:0] rq1_wgray_Z;
wire [4:0] wq2_rgray_Z;
wire [3:3] rgraynext_2_i_o3_Z;
wire [3:1] rgraynext_1_i_o3_Z;
wire [1:1] rgraynext_0_a2_0_Z;
wire [0:0] rbin_RNI77C3A_Z;
wire [4:0] wbin_Z;
wire [3:3] wgraynext_2_i_o3_Z;
wire [3:0] wgraynext_1_i_o3_Z;
wire [3:0] wgray_Z;
wire [3:0] rgraynext;
wire [3:0] wgraynext;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire o_wfull_Z ;
wire wfull_next_NE_i ;
wire N_114_i ;
wire N_112_i ;
wire N_110_i ;
wire N_108_i ;
wire N_106_i ;
wire CO1 ;
wire CO0_0 ;
wire rempty_next_NE_i_1 ;
wire rempty_next_NE_0_Z ;
wire CO1_out ;
wire wfull_next_3_0_a3_0_Z ;
wire m5_out ;
wire wfull_next_2_0_a3_0_Z ;
wire CO0 ;
wire wfull_next_3_0_a3_1_Z ;
wire CO3 ;
wire wfull_next_2 ;
wire wfull_next_NE_0_Z ;
wire wfull_next_1 ;
wire wfull_next_NE_1_Z ;
wire NC0 ;
wire NC1 ;
// @11:199
  SLE o_rempty (
	.Q(opb_fifo_empty),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(o_wfull_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[4]  (
	.Q(wq1_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[3]  (
	.Q(wq1_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[4]  (
	.Q(rq2_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[3]  (
	.Q(rq2_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[4]  (
	.Q(wq2_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[3]  (
	.Q(wq2_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[4]  (
	.Q(rbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext_2_i_o3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[3]  (
	.Q(rbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext_1_i_o3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[2]  (
	.Q(rbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext_0_a2_0_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[1]  (
	.Q(rbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext_1_i_o3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[0]  (
	.Q(rbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rbin_RNI77C3A_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[4]  (
	.Q(wbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext_2_i_o3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[3]  (
	.Q(wbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext_1_i_o3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext_1_i_o3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext_1_i_o3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext_1_i_o3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[4]  (
	.Q(rq1_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[3]  (
	.Q(rq1_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[3]  (
	.Q(rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[2]  (
	.Q(rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(rgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[3]  (
	.Q(wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[2]  (
	.Q(wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:149
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(FPGA_100M_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(opb_dummy_re_RNI185151),
	.W_DATA({opb_fifo_wdata_1[11:10], N_108_i, N_110_i, opb_fifo_wdata_1[7:2], N_112_i, N_114_i}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin_Z[3:0]}),
	.R_DATA(opb_fifo_rdata[11:0]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[23:0]%16%24%SPEED%0%0%MICRO_RAM";
defparam mem_mem_0_0.INIT0=64'h0000000000000000;
defparam mem_mem_0_0.INIT1=64'h0000000000000000;
defparam mem_mem_0_0.INIT2=64'h0000000000000000;
defparam mem_mem_0_0.INIT3=64'h0000000000000000;
defparam mem_mem_0_0.INIT4=64'h0000000000000000;
defparam mem_mem_0_0.INIT5=64'h0000000000000000;
defparam mem_mem_0_0.INIT6=64'h0000000000000000;
defparam mem_mem_0_0.INIT7=64'h0000000000000000;
defparam mem_mem_0_0.INIT8=64'h0000000000000000;
defparam mem_mem_0_0.INIT9=64'h0000000000000000;
defparam mem_mem_0_0.INIT10=64'h0000000000000000;
defparam mem_mem_0_0.INIT11=64'h0000000000000000;
// @11:149
  RAM64x12 mem_mem_0_1 (
	.BUSY_FB(GND),
	.W_CLK(FPGA_100M_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(opb_dummy_re_RNI185151),
	.W_DATA({un1_opb_fifo_wdata_0_a2, GND, GND, GND, opb_fifo_wdata_1[19:16], N_106_i, opb_fifo_wdata_1[14:12]}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin_Z[3:0]}),
	.R_DATA(opb_fifo_rdata[23:12]),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC1)
);
defparam mem_mem_0_1.RAMINDEX="mem[23:0]%16%24%SPEED%0%1%MICRO_RAM";
defparam mem_mem_0_1.INIT0=64'h0000000000000000;
defparam mem_mem_0_1.INIT1=64'h0000000000000000;
defparam mem_mem_0_1.INIT2=64'h0000000000000000;
defparam mem_mem_0_1.INIT3=64'h0000000000000000;
defparam mem_mem_0_1.INIT4=64'h0000000000000000;
defparam mem_mem_0_1.INIT5=64'h0000000000000000;
defparam mem_mem_0_1.INIT6=64'h0000000000000000;
defparam mem_mem_0_1.INIT7=64'h0000000000000000;
defparam mem_mem_0_1.INIT8=64'h0000000000000000;
defparam mem_mem_0_1.INIT9=64'h0000000000000000;
defparam mem_mem_0_1.INIT10=64'h0000000000000000;
defparam mem_mem_0_1.INIT11=64'h0000000000000000;
// @11:180
  CFG3 \rgraynext_0_a2[1]  (
	.A(CO1),
	.B(rbin_Z[2]),
	.C(rgraynext_1_i_o3_Z[1]),
	.Y(rgraynext[1])
);
defparam \rgraynext_0_a2[1] .INIT=8'h96;
// @11:180
  CFG4 \rgraynext_0_a2[2]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[3]),
	.C(CO1),
	.D(rgraynext_0_a2_0_Z[1]),
	.Y(rgraynext[2])
);
defparam \rgraynext_0_a2[2] .INIT=16'h936C;
// @11:120
  CFG4 \un12_wbinnext_1.CO0_0  (
	.A(o_wfull_Z),
	.B(wbin_Z[0]),
	.C(ILIM_DAC_RE_d1),
	.D(N_94_1),
	.Y(CO0_0)
);
defparam \un12_wbinnext_1.CO0_0 .INIT=16'h4440;
// @11:199
  CFG4 o_rempty_RNO (
	.A(rgraynext[3]),
	.B(rempty_next_NE_i_1),
	.C(rq2_wgray_Z[3]),
	.D(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=16'h0021;
// @11:199
  CFG4 o_rempty_RNO_0 (
	.A(rq2_wgray_Z[4]),
	.B(rq2_wgray_Z[2]),
	.C(rgraynext[2]),
	.D(rgraynext_2_i_o3_Z[3]),
	.Y(rempty_next_NE_i_1)
);
defparam o_rempty_RNO_0.INIT=16'h7DBE;
// @11:121
  CFG3 \wgraynext_0_a2[0]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(opb_dummy_re_RNI185151),
	.Y(wgraynext[0])
);
defparam \wgraynext_0_a2[0] .INIT=8'h56;
// @11:121
  CFG3 \wgraynext_0_a2[1]  (
	.A(wbin_Z[2]),
	.B(CO1_out),
	.C(wgraynext_1_i_o3_Z[1]),
	.Y(wgraynext[1])
);
defparam \wgraynext_0_a2[1] .INIT=8'h56;
// @11:134
  CFG2 wfull_next_3_0_a3_0 (
	.A(wbin_Z[3]),
	.B(wq2_rgray_Z[3]),
	.Y(wfull_next_3_0_a3_0_Z)
);
defparam wfull_next_3_0_a3_0.INIT=4'h6;
  CFG2 o_rempty_RNIHHNR6 (
	.A(state[0]),
	.B(opb_fifo_empty),
	.Y(m5_out)
);
defparam o_rempty_RNIHHNR6.INIT=4'h1;
// @11:120
  CFG2 \un12_wbinnext_1.CO1_s  (
	.A(wbin_Z[0]),
	.B(wbin_Z[1]),
	.Y(CO1_out)
);
defparam \un12_wbinnext_1.CO1_s .INIT=4'h8;
// @11:134
  CFG3 wfull_next_2_0_a3_0 (
	.A(wq2_rgray_Z[2]),
	.B(wbin_Z[3]),
	.C(wbin_Z[2]),
	.Y(wfull_next_2_0_a3_0_Z)
);
defparam wfull_next_2_0_a3_0.INIT=8'h96;
// @11:120
  CFG3 o_wfull_RNIUOR2F (
	.A(N_94_1),
	.B(o_wfull_Z),
	.C(ILIM_DAC_RE_d1),
	.Y(opb_fifo_wr_i_a2_0_0)
);
defparam o_wfull_RNIUOR2F.INIT=8'h32;
  CFG3 \rbin_RNI77C3A[0]  (
	.A(state[1]),
	.B(m5_out),
	.C(rbin_Z[0]),
	.Y(rbin_RNI77C3A_Z[0])
);
defparam \rbin_RNI77C3A[0] .INIT=8'hB4;
// @11:180
  CFG4 \rgraynext_1_i_o3[1]  (
	.A(state[1]),
	.B(m5_out),
	.C(rbin_Z[1]),
	.D(rbin_Z[0]),
	.Y(rgraynext_1_i_o3_Z[1])
);
defparam \rgraynext_1_i_o3[1] .INIT=16'hB4F0;
// @11:178
  CFG4 \un12_rbinnext_1.CO1  (
	.A(state[1]),
	.B(m5_out),
	.C(rbin_Z[1]),
	.D(rbin_Z[0]),
	.Y(CO1)
);
defparam \un12_rbinnext_1.CO1 .INIT=16'h4000;
// @11:180
  CFG2 \rgraynext_0_a2_0[1]  (
	.A(CO1),
	.B(rbin_Z[2]),
	.Y(rgraynext_0_a2_0_Z[1])
);
defparam \rgraynext_0_a2_0[1] .INIT=4'h6;
// @11:180
  CFG2 \rgraynext_0_a2[0]  (
	.A(rgraynext_1_i_o3_Z[1]),
	.B(rbin_RNI77C3A_Z[0]),
	.Y(rgraynext[0])
);
defparam \rgraynext_0_a2[0] .INIT=4'h6;
// @11:180
  CFG3 \rgraynext_1_i_o3[3]  (
	.A(rbin_Z[2]),
	.B(CO1),
	.C(rbin_Z[3]),
	.Y(rgraynext_1_i_o3_Z[3])
);
defparam \rgraynext_1_i_o3[3] .INIT=8'h78;
// @11:180
  CFG4 \rgraynext_2_i_o3[3]  (
	.A(rbin_Z[2]),
	.B(CO1),
	.C(rbin_Z[4]),
	.D(rbin_Z[3]),
	.Y(rgraynext_2_i_o3_Z[3])
);
defparam \rgraynext_2_i_o3[3] .INIT=16'h78F0;
  CFG4 o_rempty_RNI4JG751 (
	.A(state[1]),
	.B(N_32_mux),
	.C(opb_fifo_empty),
	.D(state[0]),
	.Y(N_17_0)
);
defparam o_rempty_RNI4JG751.INIT=16'h0027;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[0]),
	.B(rq2_wgray_Z[1]),
	.C(rgraynext[1]),
	.D(rgraynext[0]),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:180
  CFG2 \rgraynext_0_a2[3]  (
	.A(rgraynext_2_i_o3_Z[3]),
	.B(rgraynext_1_i_o3_Z[3]),
	.Y(rgraynext[3])
);
defparam \rgraynext_0_a2[3] .INIT=4'h6;
// @11:120
  CFG4 \un12_wbinnext_1.CO0  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1),
	.B(N_1697),
	.C(ILIM_DAC_RE_d1),
	.D(CO0_0),
	.Y(CO0)
);
defparam \un12_wbinnext_1.CO0 .INIT=16'hF800;
// @11:121
  CFG2 \wgraynext_1_i_o3[0]  (
	.A(opb_dummy_re_RNI185151),
	.B(wbin_Z[0]),
	.Y(wgraynext_1_i_o3_Z[0])
);
defparam \wgraynext_1_i_o3[0] .INIT=4'h6;
// @11:134
  CFG4 wfull_next_3_0_a3_1 (
	.A(wbin_Z[2]),
	.B(wfull_next_3_0_a3_0_Z),
	.C(CO1_out),
	.D(opb_dummy_re_RNI185151),
	.Y(wfull_next_3_0_a3_1_Z)
);
defparam wfull_next_3_0_a3_1.INIT=16'h6CCC;
// @11:120
  CFG4 \un12_wbinnext_1.CO3  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(CO0),
	.Y(CO3)
);
defparam \un12_wbinnext_1.CO3 .INIT=16'h8000;
// @11:121
  CFG4 \wgraynext_1_i_o3[3]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[3]),
	.C(opb_dummy_re_RNI185151),
	.D(CO1_out),
	.Y(wgraynext_1_i_o3_Z[3])
);
defparam \wgraynext_1_i_o3[3] .INIT=16'h6CCC;
// @11:121
  CFG3 \wgraynext_1_i_o3[2]  (
	.A(opb_dummy_re_RNI185151),
	.B(wbin_Z[2]),
	.C(CO1_out),
	.Y(wgraynext_1_i_o3_Z[2])
);
defparam \wgraynext_1_i_o3[2] .INIT=8'h6C;
// @11:121
  CFG2 \wgraynext_1_i_o3[1]  (
	.A(CO0),
	.B(wbin_Z[1]),
	.Y(wgraynext_1_i_o3_Z[1])
);
defparam \wgraynext_1_i_o3[1] .INIT=4'h6;
// @11:149
  CFG4 mem_mem_0_1_RNO (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1),
	.B(N_1697),
	.C(OPB_DO_15),
	.D(N_94_1),
	.Y(N_106_i)
);
defparam mem_mem_0_1_RNO.INIT=16'h8000;
// @11:149
  CFG4 mem_mem_0_0_RNO_2 (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1),
	.B(N_1697),
	.C(OPB_DO_9),
	.D(N_94_1),
	.Y(N_108_i)
);
defparam mem_mem_0_0_RNO_2.INIT=16'h8000;
// @11:149
  CFG4 mem_mem_0_0_RNO_1 (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1),
	.B(N_1697),
	.C(OPB_DO_8),
	.D(N_94_1),
	.Y(N_110_i)
);
defparam mem_mem_0_0_RNO_1.INIT=16'h8000;
// @11:149
  CFG4 mem_mem_0_0_RNO_0 (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1),
	.B(N_1697),
	.C(OPB_DO_1),
	.D(N_94_1),
	.Y(N_112_i)
);
defparam mem_mem_0_0_RNO_0.INIT=16'h8000;
// @11:149
  CFG4 mem_mem_0_0_RNO (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1),
	.B(N_1697),
	.C(OPB_DO_0),
	.D(N_94_1),
	.Y(N_114_i)
);
defparam mem_mem_0_0_RNO.INIT=16'h8000;
// @11:134
  CFG4 wfull_next_2_0_a3 (
	.A(wbin_Z[2]),
	.B(wfull_next_2_0_a3_0_Z),
	.C(CO1_out),
	.D(opb_dummy_re_RNI185151),
	.Y(wfull_next_2)
);
defparam wfull_next_2_0_a3.INIT=16'h9CCC;
// @11:121
  CFG4 \wgraynext_0_a2[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[3]),
	.C(opb_dummy_re_RNI185151),
	.D(CO1_out),
	.Y(wgraynext[2])
);
defparam \wgraynext_0_a2[2] .INIT=16'h3666;
// @11:121
  CFG2 \wgraynext_2_i_o3[3]  (
	.A(CO3),
	.B(wbin_Z[4]),
	.Y(wgraynext_2_i_o3_Z[3])
);
defparam \wgraynext_2_i_o3[3] .INIT=4'h6;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wbin_Z[4]),
	.B(wq2_rgray_Z[4]),
	.C(wfull_next_2),
	.D(CO3),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'hF6F9;
// @11:134
  CFG3 wfull_next_1_0_a3 (
	.A(wgraynext_1_i_o3_Z[2]),
	.B(wq2_rgray_Z[1]),
	.C(wgraynext_1_i_o3_Z[1]),
	.Y(wfull_next_1)
);
defparam wfull_next_1_0_a3.INIT=8'h96;
// @11:121
  CFG3 \wgraynext_0_a2[3]  (
	.A(wbin_Z[4]),
	.B(CO3),
	.C(wgraynext_1_i_o3_Z[3]),
	.Y(wgraynext[3])
);
defparam \wgraynext_0_a2[3] .INIT=8'h96;
// @11:134
  CFG4 wfull_next_NE_1 (
	.A(wgraynext_1_i_o3_Z[1]),
	.B(wq2_rgray_Z[0]),
	.C(wfull_next_NE_0_Z),
	.D(wgraynext_1_i_o3_Z[0]),
	.Y(wfull_next_NE_1_Z)
);
defparam wfull_next_NE_1.INIT=16'hF9F6;
// @11:141
  CFG4 o_wfull_RNO (
	.A(wgraynext_2_i_o3_Z[3]),
	.B(wfull_next_NE_1_Z),
	.C(wfull_next_3_0_a3_1_Z),
	.D(wfull_next_1),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h0012;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_24s_4s_24s_4s */

module DAC_DACx0504_IF (
  OPB_DO,
  ILIM_DAC_IN,
  OPB_ADDR_18,
  OPB_ADDR_17,
  OPB_ADDR_5,
  OPB_ADDR_3,
  OPB_ADDR_2,
  OPB_ADDR_1,
  OPB_ADDR_0,
  OPB_WE,
  OPB_RE,
  N_94_1,
  N_1697,
  un2_opb_fifo_wdata_i_0_a2_0_1_1z,
  N_1686,
  DAC_SDI_c,
  ST_DAC_CLK_c,
  DAC_SDO_c,
  DAC_CS_N_c,
  ILIM_DAC_RE,
  FPGA_100M_CLK,
  ILIM_DAC_RE_d1,
  RESET_N_arst
)
;
input [15:0] OPB_DO ;
output [23:0] ILIM_DAC_IN ;
input OPB_ADDR_18 ;
input OPB_ADDR_17 ;
input OPB_ADDR_5 ;
input OPB_ADDR_3 ;
input OPB_ADDR_2 ;
input OPB_ADDR_1 ;
input OPB_ADDR_0 ;
input OPB_WE ;
input OPB_RE ;
input N_94_1 ;
input N_1697 ;
output un2_opb_fifo_wdata_i_0_a2_0_1_1z ;
input N_1686 ;
output DAC_SDI_c ;
output ST_DAC_CLK_c ;
input DAC_SDO_c ;
output DAC_CS_N_c ;
input ILIM_DAC_RE ;
input FPGA_100M_CLK ;
output ILIM_DAC_RE_d1 ;
input RESET_N_arst ;
wire OPB_ADDR_18 ;
wire OPB_ADDR_17 ;
wire OPB_ADDR_5 ;
wire OPB_ADDR_3 ;
wire OPB_ADDR_2 ;
wire OPB_ADDR_1 ;
wire OPB_ADDR_0 ;
wire OPB_WE ;
wire OPB_RE ;
wire N_94_1 ;
wire N_1697 ;
wire un2_opb_fifo_wdata_i_0_a2_0_1_1z ;
wire N_1686 ;
wire DAC_SDI_c ;
wire ST_DAC_CLK_c ;
wire DAC_SDO_c ;
wire DAC_CS_N_c ;
wire ILIM_DAC_RE ;
wire FPGA_100M_CLK ;
wire ILIM_DAC_RE_d1 ;
wire RESET_N_arst ;
wire [1:0] state_Z;
wire [0:0] state_i;
wire [0:0] state_ns;
wire [23:0] data_out_Z;
wire [23:0] data_in_Z;
wire [4:0] bit_count_Z;
wire [23:0] opb_fifo_rdata;
wire [14:2] opb_fifo_wdata_1_Z;
wire [19:16] opb_fifo_wdata_1;
wire VCC ;
wire clk_sd ;
wire N_4_0_i ;
wire GND ;
wire N_1771_i ;
wire DAC_CS_N_RNO_0_Z ;
wire N_4799 ;
wire N_17_0 ;
wire N_4800 ;
wire N_4801 ;
wire N_4802 ;
wire N_354 ;
wire N_4803 ;
wire N_4804 ;
wire N_4805 ;
wire N_4806 ;
wire N_4807 ;
wire N_4808 ;
wire N_4809 ;
wire N_4810 ;
wire N_4811 ;
wire N_4812 ;
wire N_4813 ;
wire N_4814 ;
wire N_4815 ;
wire N_4816 ;
wire N_4817 ;
wire clk_sd_i ;
wire N_105_i ;
wire N_4818 ;
wire N_4819 ;
wire N_4820 ;
wire N_4821 ;
wire bit_count_n2_Z ;
wire bit_count_n1_Z ;
wire N_343_i ;
wire bit_count_n4_Z ;
wire bit_count_n3_Z ;
wire N_1770 ;
wire N_27 ;
wire ram_dac_we ;
wire N_32_mux ;
wire opb_fifo_empty ;
wire N_226 ;
wire opb_fifo_wr_i_a2_0_0 ;
wire opb_dummy_re_RNI185151_Z ;
wire un1_opb_fifo_wdata_0_a2_Z ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_14701 ;
wire N_14702 ;
wire N_14703 ;
  CFG1 \state_RNIE55N1[0]  (
	.A(state_Z[0]),
	.Y(state_i[0])
);
defparam \state_RNIE55N1[0] .INIT=2'h1;
// @12:127
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:95
  SLE opb_dummy_re (
	.Q(ILIM_DAC_RE_d1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(ILIM_DAC_RE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE DAC_CS_N (
	.Q(DAC_CS_N_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_1771_i),
	.EN(DAC_CS_N_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[4]  (
	.Q(data_out_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4799),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[3]  (
	.Q(data_out_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4800),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[2]  (
	.Q(data_out_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4801),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[1]  (
	.Q(data_out_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4802),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[0]  (
	.Q(data_out_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_354),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[19]  (
	.Q(data_out_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4803),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[18]  (
	.Q(data_out_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4804),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[17]  (
	.Q(data_out_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4805),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[16]  (
	.Q(data_out_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4806),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[15]  (
	.Q(data_out_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4807),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[14]  (
	.Q(data_out_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4808),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[13]  (
	.Q(data_out_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4809),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[12]  (
	.Q(data_out_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4810),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[11]  (
	.Q(data_out_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4811),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[10]  (
	.Q(data_out_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4812),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[9]  (
	.Q(data_out_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4813),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[8]  (
	.Q(data_out_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4814),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[7]  (
	.Q(data_out_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4815),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[6]  (
	.Q(data_out_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4816),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[5]  (
	.Q(data_out_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4817),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:175
  SLE \data_in[10]  (
	.Q(data_in_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[9]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[9]  (
	.Q(data_in_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[8]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[8]  (
	.Q(data_in_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[7]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[7]  (
	.Q(data_in_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[6]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[6]  (
	.Q(data_in_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[5]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[5]  (
	.Q(data_in_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[4]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[4]  (
	.Q(data_in_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[3]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[3]  (
	.Q(data_in_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[2]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[2]  (
	.Q(data_in_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[1]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[1]  (
	.Q(data_in_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[0]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[0]  (
	.Q(data_in_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(DAC_SDO_c),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:127
  SLE \data_out[23]  (
	.Q(data_out_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4818),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[22]  (
	.Q(data_out_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4819),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[21]  (
	.Q(data_out_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4820),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \data_out[20]  (
	.Q(data_out_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_4821),
	.EN(N_17_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:175
  SLE \data_in[23]  (
	.Q(data_in_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[22]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[22]  (
	.Q(data_in_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[21]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[21]  (
	.Q(data_in_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[20]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[20]  (
	.Q(data_in_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[19]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[19]  (
	.Q(data_in_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[18]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[18]  (
	.Q(data_in_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[17]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[17]  (
	.Q(data_in_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[16]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[16]  (
	.Q(data_in_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[15]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[15]  (
	.Q(data_in_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[14]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[14]  (
	.Q(data_in_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[13]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[13]  (
	.Q(data_in_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[12]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[12]  (
	.Q(data_in_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[11]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:175
  SLE \data_in[11]  (
	.Q(data_in_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd_i),
	.D(data_in_Z[10]),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(N_105_i)
);
// @12:127
  SLE \bit_count[2]  (
	.Q(bit_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(bit_count_n2_Z),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \bit_count[1]  (
	.Q(bit_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(bit_count_n1_Z),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \bit_count[0]  (
	.Q(bit_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(N_343_i),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \bit_count[4]  (
	.Q(bit_count_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(bit_count_n4_Z),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  SLE \bit_count[3]  (
	.Q(bit_count_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_sd),
	.D(bit_count_n3_Z),
	.EN(state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:127
  CFG4 bit_count_n3 (
	.A(bit_count_Z[2]),
	.B(bit_count_Z[3]),
	.C(N_1770),
	.D(N_27),
	.Y(bit_count_n3_Z)
);
defparam bit_count_n3.INIT=16'h60C0;
  CFG2 \state_RNITD2H4[1]  (
	.A(clk_sd),
	.B(state_Z[1]),
	.Y(ST_DAC_CLK_c)
);
defparam \state_RNITD2H4[1] .INIT=4'h8;
  CFG2 \state_RNITBAE3[0]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(N_105_i)
);
defparam \state_RNITBAE3[0] .INIT=4'hE;
// @12:127
  CFG2 bit_count_c1 (
	.A(bit_count_Z[0]),
	.B(bit_count_Z[1]),
	.Y(N_27)
);
defparam bit_count_c1.INIT=4'h8;
// @12:127
  CFG2 data_out_6_18_138_a2 (
	.A(opb_fifo_rdata[0]),
	.B(state_Z[1]),
	.Y(N_354)
);
defparam data_out_6_18_138_a2.INIT=4'h2;
// @12:127
  CFG3 data_out_6_16_159_i_m2 (
	.A(opb_fifo_rdata[18]),
	.B(data_out_Z[17]),
	.C(state_Z[1]),
	.Y(N_4804)
);
defparam data_out_6_16_159_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_11_219_i_m2 (
	.A(opb_fifo_rdata[13]),
	.B(data_out_Z[12]),
	.C(state_Z[1]),
	.Y(N_4809)
);
defparam data_out_6_11_219_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_363_i_m2 (
	.A(opb_fifo_rdata[20]),
	.B(data_out_Z[19]),
	.C(state_Z[1]),
	.Y(N_4821)
);
defparam data_out_6_363_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_0_351_i_m2 (
	.A(opb_fifo_rdata[21]),
	.B(data_out_Z[20]),
	.C(state_Z[1]),
	.Y(N_4820)
);
defparam data_out_6_0_351_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_1_339_i_m2 (
	.A(opb_fifo_rdata[22]),
	.B(data_out_Z[21]),
	.C(state_Z[1]),
	.Y(N_4819)
);
defparam data_out_6_1_339_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_2_327_i_m2 (
	.A(opb_fifo_rdata[23]),
	.B(data_out_Z[22]),
	.C(state_Z[1]),
	.Y(N_4818)
);
defparam data_out_6_2_327_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_3_315_i_m2 (
	.A(opb_fifo_rdata[5]),
	.B(data_out_Z[4]),
	.C(state_Z[1]),
	.Y(N_4817)
);
defparam data_out_6_3_315_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_4_303_i_m2 (
	.A(opb_fifo_rdata[6]),
	.B(data_out_Z[5]),
	.C(state_Z[1]),
	.Y(N_4816)
);
defparam data_out_6_4_303_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_5_291_i_m2 (
	.A(opb_fifo_rdata[7]),
	.B(data_out_Z[6]),
	.C(state_Z[1]),
	.Y(N_4815)
);
defparam data_out_6_5_291_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_6_279_i_m2 (
	.A(opb_fifo_rdata[8]),
	.B(data_out_Z[7]),
	.C(state_Z[1]),
	.Y(N_4814)
);
defparam data_out_6_6_279_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_7_267_i_m2 (
	.A(opb_fifo_rdata[9]),
	.B(data_out_Z[8]),
	.C(state_Z[1]),
	.Y(N_4813)
);
defparam data_out_6_7_267_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_8_255_i_m2 (
	.A(opb_fifo_rdata[10]),
	.B(data_out_Z[9]),
	.C(state_Z[1]),
	.Y(N_4812)
);
defparam data_out_6_8_255_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_9_243_i_m2 (
	.A(opb_fifo_rdata[11]),
	.B(data_out_Z[10]),
	.C(state_Z[1]),
	.Y(N_4811)
);
defparam data_out_6_9_243_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_10_231_i_m2 (
	.A(opb_fifo_rdata[12]),
	.B(data_out_Z[11]),
	.C(state_Z[1]),
	.Y(N_4810)
);
defparam data_out_6_10_231_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_12_207_i_m2 (
	.A(opb_fifo_rdata[14]),
	.B(data_out_Z[13]),
	.C(state_Z[1]),
	.Y(N_4808)
);
defparam data_out_6_12_207_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_13_195_i_m2 (
	.A(opb_fifo_rdata[15]),
	.B(data_out_Z[14]),
	.C(state_Z[1]),
	.Y(N_4807)
);
defparam data_out_6_13_195_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_14_183_i_m2 (
	.A(opb_fifo_rdata[16]),
	.B(data_out_Z[15]),
	.C(state_Z[1]),
	.Y(N_4806)
);
defparam data_out_6_14_183_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_15_171_i_m2 (
	.A(opb_fifo_rdata[17]),
	.B(data_out_Z[16]),
	.C(state_Z[1]),
	.Y(N_4805)
);
defparam data_out_6_15_171_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_17_147_i_m2 (
	.A(opb_fifo_rdata[19]),
	.B(data_out_Z[18]),
	.C(state_Z[1]),
	.Y(N_4803)
);
defparam data_out_6_17_147_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_19_127_i_m2 (
	.A(opb_fifo_rdata[1]),
	.B(data_out_Z[0]),
	.C(state_Z[1]),
	.Y(N_4802)
);
defparam data_out_6_19_127_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_20_115_i_m2 (
	.A(opb_fifo_rdata[2]),
	.B(data_out_Z[1]),
	.C(state_Z[1]),
	.Y(N_4801)
);
defparam data_out_6_20_115_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_21_103_i_m2 (
	.A(opb_fifo_rdata[3]),
	.B(data_out_Z[2]),
	.C(state_Z[1]),
	.Y(N_4800)
);
defparam data_out_6_21_103_i_m2.INIT=8'hCA;
// @12:127
  CFG3 data_out_6_22_91_i_m2 (
	.A(opb_fifo_rdata[4]),
	.B(data_out_Z[3]),
	.C(state_Z[1]),
	.Y(N_4799)
);
defparam data_out_6_22_91_i_m2.INIT=8'hCA;
  CFG3 \data_in_RNIFVLG4[23]  (
	.A(state_Z[1]),
	.B(data_in_Z[23]),
	.C(state_Z[0]),
	.Y(ram_dac_we)
);
defparam \data_in_RNIFVLG4[23] .INIT=8'h80;
  CFG3 \data_out_RNIGF1L7[23]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(data_out_Z[23]),
	.Y(DAC_SDI_c)
);
defparam \data_out_RNIGF1L7[23] .INIT=8'h20;
// @12:127
  CFG2 \state_RNO[1]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.Y(N_4_0_i)
);
defparam \state_RNO[1] .INIT=4'h6;
// @12:122
  CFG4 un2_opb_fifo_wdata_i_0_a2_0_1 (
	.A(OPB_ADDR_18),
	.B(OPB_ADDR_17),
	.C(OPB_ADDR_5),
	.D(N_1686),
	.Y(un2_opb_fifo_wdata_i_0_a2_0_1_1z)
);
defparam un2_opb_fifo_wdata_i_0_a2_0_1.INIT=16'h0200;
  CFG4 \bit_count_RNI4RJKS[4]  (
	.A(bit_count_Z[4]),
	.B(bit_count_Z[3]),
	.C(bit_count_Z[2]),
	.D(N_27),
	.Y(N_32_mux)
);
defparam \bit_count_RNI4RJKS[4] .INIT=16'h2000;
// @12:127
  CFG3 DAC_CS_N_RNO (
	.A(opb_fifo_empty),
	.B(state_Z[0]),
	.C(state_Z[1]),
	.Y(N_1771_i)
);
defparam DAC_CS_N_RNO.INIT=8'h32;
  CFG2 \state_RNIJ1PBU[1]  (
	.A(N_32_mux),
	.B(state_Z[1]),
	.Y(N_1770)
);
defparam \state_RNIJ1PBU[1] .INIT=4'h4;
// @12:127
  CFG3 bit_count_70 (
	.A(N_1770),
	.B(bit_count_Z[2]),
	.C(N_27),
	.Y(N_226)
);
defparam bit_count_70.INIT=8'h80;
// @12:127
  CFG3 bit_count_n2 (
	.A(N_1770),
	.B(bit_count_Z[2]),
	.C(N_27),
	.Y(bit_count_n2_Z)
);
defparam bit_count_n2.INIT=8'h28;
  CFG3 DAC_CS_N_RNO_0 (
	.A(state_Z[1]),
	.B(N_1770),
	.C(state_Z[0]),
	.Y(DAC_CS_N_RNO_0_Z)
);
defparam DAC_CS_N_RNO_0.INIT=8'h53;
// @12:127
  CFG3 bit_count_n1 (
	.A(bit_count_Z[1]),
	.B(bit_count_Z[0]),
	.C(N_1770),
	.Y(bit_count_n1_Z)
);
defparam bit_count_n1.INIT=8'h60;
  CFG4 \state_RNO[0]  (
	.A(state_Z[1]),
	.B(N_32_mux),
	.C(opb_fifo_empty),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_RNO[0] .INIT=16'h008D;
// @12:127
  CFG4 bit_count_n4 (
	.A(bit_count_Z[3]),
	.B(bit_count_Z[4]),
	.C(N_226),
	.D(N_1770),
	.Y(bit_count_n4_Z)
);
defparam bit_count_n4.INIT=16'h6CA0;
// @12:127
  CFG2 \bit_count_RNO[0]  (
	.A(N_1770),
	.B(bit_count_Z[0]),
	.Y(N_343_i)
);
defparam \bit_count_RNO[0] .INIT=4'h2;
// @11:120
  CFG4 opb_dummy_re_RNI185151 (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(ILIM_DAC_RE_d1),
	.D(opb_fifo_wr_i_a2_0_0),
	.Y(opb_dummy_re_RNI185151_Z)
);
defparam opb_dummy_re_RNI185151.INIT=16'hF800;
// @12:122
  CFG4 \opb_fifo_wdata_1[2]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[2]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[2])
);
defparam \opb_fifo_wdata_1[2] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[3]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[3]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[3])
);
defparam \opb_fifo_wdata_1[3] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[4]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[4]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[4])
);
defparam \opb_fifo_wdata_1[4] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[5]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[5]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[5])
);
defparam \opb_fifo_wdata_1[5] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[10]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[10]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[10])
);
defparam \opb_fifo_wdata_1[10] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[11]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[11]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[11])
);
defparam \opb_fifo_wdata_1[11] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[12]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[12]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[12])
);
defparam \opb_fifo_wdata_1[12] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[13]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[13]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[13])
);
defparam \opb_fifo_wdata_1[13] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[14]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[14]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[14])
);
defparam \opb_fifo_wdata_1[14] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1_0_a2[19]  (
	.A(OPB_ADDR_3),
	.B(N_94_1),
	.C(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.D(N_1697),
	.Y(opb_fifo_wdata_1[19])
);
defparam \opb_fifo_wdata_1_0_a2[19] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1_0_a2[18]  (
	.A(OPB_ADDR_2),
	.B(N_94_1),
	.C(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.D(N_1697),
	.Y(opb_fifo_wdata_1[18])
);
defparam \opb_fifo_wdata_1_0_a2[18] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1_0_a2[17]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_ADDR_1),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1[17])
);
defparam \opb_fifo_wdata_1_0_a2[17] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1_0_a2[16]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_ADDR_0),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1[16])
);
defparam \opb_fifo_wdata_1_0_a2[16] .INIT=16'h8000;
// @12:21
  CFG4 un1_opb_fifo_wdata_0_a2 (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_RE),
	.D(OPB_WE),
	.Y(un1_opb_fifo_wdata_0_a2_Z)
);
defparam un1_opb_fifo_wdata_0_a2.INIT=16'h0080;
// @12:122
  CFG4 \opb_fifo_wdata_1[7]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[7]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[7])
);
defparam \opb_fifo_wdata_1[7] .INIT=16'h8000;
// @12:122
  CFG4 \opb_fifo_wdata_1[6]  (
	.A(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.B(N_1697),
	.C(OPB_DO[6]),
	.D(N_94_1),
	.Y(opb_fifo_wdata_1_Z[6])
);
defparam \opb_fifo_wdata_1[6] .INIT=16'h8000;
// @12:69
  CLOCK_DIV_9 sclk (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_sd_i(clk_sd_i),
	.clk_sd(clk_sd)
);
// @12:80
  DP_RAM_2R_1W_24s_4s data_in_ram (
	.ILIM_DAC_IN(ILIM_DAC_IN[23:0]),
	.data_in(data_in_Z[23:0]),
	.OPB_ADDR({OPB_ADDR_3, OPB_ADDR_2, OPB_ADDR_1, OPB_ADDR_0}),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.ram_dac_we(ram_dac_we),
	.clk_sd(clk_sd)
);
// @12:109
  afifo_24s_4s_24s_4s opb_fifo_inst (
	.OPB_DO_15(OPB_DO[15]),
	.OPB_DO_9(OPB_DO[9]),
	.OPB_DO_8(OPB_DO[8]),
	.OPB_DO_1(OPB_DO[1]),
	.OPB_DO_0(OPB_DO[0]),
	.state(state_Z[1:0]),
	.opb_fifo_rdata(opb_fifo_rdata[23:0]),
	.opb_fifo_wdata_1({opb_fifo_wdata_1[19:16], N_14703, opb_fifo_wdata_1_Z[14:10], N_14702, N_14701, opb_fifo_wdata_1_Z[7:2]}),
	.N_1697(N_1697),
	.un2_opb_fifo_wdata_i_0_a2_0_1(un2_opb_fifo_wdata_i_0_a2_0_1_1z),
	.N_17_0(N_17_0),
	.N_32_mux(N_32_mux),
	.opb_fifo_wr_i_a2_0_0(opb_fifo_wr_i_a2_0_0),
	.N_94_1(N_94_1),
	.ILIM_DAC_RE_d1(ILIM_DAC_RE_d1),
	.un1_opb_fifo_wdata_0_a2(un1_opb_fifo_wdata_0_a2_Z),
	.opb_dummy_re_RNI185151(opb_dummy_re_RNI185151_Z),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.clk_sd(clk_sd),
	.RESET_N_arst(RESET_N_arst),
	.opb_fifo_empty(opb_fifo_empty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DAC_DACx0504_IF */

module FPGA_WDI (
  PULSE_100US,
  RESET_N_arst,
  WD_TRIG_c
)
;
input PULSE_100US ;
input RESET_N_arst ;
output WD_TRIG_c ;
wire PULSE_100US ;
wire RESET_N_arst ;
wire WD_TRIG_c ;
wire [3:1] watchdog_time_100us_Z;
wire [3:1] watchdog_time_100us_4_Z;
wire [2:2] SUM;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire ANC3 ;
wire GND ;
  CFG1 \watchdog_time_100us_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \watchdog_time_100us_RNO[0] .INIT=2'h1;
// @14:31
  SLE wdi (
	.Q(WD_TRIG_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(ANC3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:31
  SLE \watchdog_time_100us[1]  (
	.Q(watchdog_time_100us_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(watchdog_time_100us_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:31
  SLE \watchdog_time_100us[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:31
  SLE \watchdog_time_100us[3]  (
	.Q(watchdog_time_100us_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(watchdog_time_100us_4_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:31
  SLE \watchdog_time_100us[2]  (
	.Q(watchdog_time_100us_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(PULSE_100US),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:39
  CFG3 \un2_watchdog_time_100us_1.SUM[2]  (
	.A(watchdog_time_100us_Z[2]),
	.B(watchdog_time_100us_Z[1]),
	.C(CO0),
	.Y(SUM[2])
);
defparam \un2_watchdog_time_100us_1.SUM[2] .INIT=8'h6A;
// @14:41
  CFG4 \un2_watchdog_time_100us_1.ANC3  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[2]),
	.C(watchdog_time_100us_Z[1]),
	.D(CO0),
	.Y(ANC3)
);
defparam \un2_watchdog_time_100us_1.ANC3 .INIT=16'h0001;
// @14:37
  CFG4 \watchdog_time_100us_4[3]  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[2]),
	.C(watchdog_time_100us_Z[1]),
	.D(CO0),
	.Y(watchdog_time_100us_4_Z[3])
);
defparam \watchdog_time_100us_4[3] .INIT=16'h4002;
// @14:37
  CFG3 \watchdog_time_100us_4[1]  (
	.A(watchdog_time_100us_Z[3]),
	.B(watchdog_time_100us_Z[1]),
	.C(CO0),
	.Y(watchdog_time_100us_4_Z[1])
);
defparam \watchdog_time_100us_4[1] .INIT=8'h14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FPGA_WDI */

module GPIO (
  pwm_config_0,
  GPIO_IN,
  OPB_DO,
  LFT_MOT_PWR_EN_c,
  lft_mot_pwr_override,
  filt_mot_over_curr,
  un3_AD_MUX5_N_i,
  un3_AD_MUX4_N_i,
  un3_AD_MUX3_N_i,
  un3_AD_MUX2_N_i,
  un3_AD_MUX1_N_i,
  MAINS_LEVEL_IF_RE,
  SERVICE_PENDANT_IF_RE,
  GANTRY_BRAKE_IF_RE,
  EXT_BRAKE_IF_RE,
  LIFT_MOTOR_SENSOR_IF_RE,
  GPIO_FREE_IF_RE,
  DEBUG_IF_RE,
  STAND_IF_RE,
  LIFT_96V_IF_RE,
  PWR_IF_RE,
  GANTRY_96V_IF_RE,
  GANTRY_EMOPS_IF_RE,
  SPD_EMOPS_IF_RE,
  SPD_DMD_IF_RE,
  CCHL_IF_RE,
  ADCSELMUX_IF_RE,
  DBUG_MOSI_c,
  DBUG_CS_N_c,
  DBUG_SCLK_c,
  DEBUG_IF_WE_i,
  DBUG_ACTIVE_c,
  LFT_MTN_EN_N_c,
  LFT_SER_PAGE_SEL_N_c,
  LFT_DOWN_LIMIT_c,
  LFT_UP_LIMIT_c,
  DBUG_MISO_c,
  DEBUG_IF_WE,
  LFT_SER_DATA0_c,
  LFT_SER_DATA1_c,
  CCHL_IF_WE_i,
  LFT_SERIO_FLT_N_c,
  MAINS_LEVEL_IF_WE_i,
  MAINS_LEVEL_FB_c,
  LFT_SER_CLK_c,
  CCHL_IF_WE,
  LFT_SER_SYNC_c,
  GNT_CCW_LIMIT_c,
  STAND_IF_WE_i,
  GNT_CW_LIMIT_c,
  MAINS_LEVEL_IF_WE,
  P24V_LFT_EMOPS_PG_c,
  OC_V_LFT_MOT_DRV_c,
  LFT_SHUNT_ON_c,
  LFT_EMOPS_OV_L_c,
  LIFT_96V_IF_WE_i,
  LFT_MOT_PWR_FLT_N_c,
  EXOPS_GNT_24V_EN_c,
  STAND_IF_WE,
  GNT_ST_DISB_c,
  GNT_HW_EN_N_c,
  P24V_LFT_EMOPS_EN_c,
  LFT_SHUNT_EN_c,
  LFT_EMOPS_EN_c,
  LIFT_96V_IF_WE,
  SPARE_MON_c,
  SPDIO_FLT_N_c,
  SPD2_24V_STATUS_N_c,
  LFT_ST_DISB_c,
  SPD_DMD_IF_WE_i,
  LFT_HW_EN_N_c,
  PWM_BRK_EXT_FAULT_c,
  GNT_BRK1_FB_N_c,
  GNT_BRK2_FB_N_c,
  GANTRY_BRAKE_IF_WE_i,
  GNT_BRK3_FB_N_c,
  GNT_HW_EN_MON_c,
  LFT_ST_DISB_MON_c,
  LFT_HW_EN_MON_c,
  GNT_ST_DISB_MON_c,
  SPD_DMD_IF_WE,
  DMD_PWR_OK_c,
  GNT_BRK_PWR_FLT_N_c,
  GNT_EMOPS_OV_L_c,
  P5V_ISO_MON_GNT_c,
  GNT_SHUNT_ON_c,
  P5V_ISO_MON_LFT_c,
  GNT_BRK_EXT_EN_c,
  GNT_BRK_SW_MON_c,
  GANTRY_BRAKE_IF_WE,
  OC_V_GNT_MOT_DRV_c,
  OC_V_GNT_BRK_DRV_c,
  GANTRY_96V_IF_WE_i,
  GNT_MOT_PWR_FLT_N_c,
  P24V_GNT_EMOPS_PG_c,
  GANTRY_EMOPS_IF_WE_i,
  P12V_ACT_DIODE_ON_N_c,
  gnt_mot_pwr_en_1,
  gnt_brk_pwr_en_1,
  GNT_SHUNT_EN_c,
  GANTRY_96V_IF_WE,
  P24V_GOOD_N_c,
  PWR_IF_WE_i,
  FAN_FAIL_N_c,
  P24V_GNT_EMOPS_EN_c,
  GNT_EMOPS_EN_c,
  GANTRY_EMOPS_IF_WE,
  FAN_EN_c,
  P12V_ISO_EN_c,
  PWR_IF_WE,
  GPIO2_c,
  GPIO3_c,
  GPIO5_c,
  GPIO_FREE_IF_WE,
  FPGA_100M_CLK,
  PAN_24V_SW_c,
  SERVICE_PENDANT_IF_WE,
  EXT_BRK1_DRV_EN_c,
  EXT_BRK2_DRV_EN_c,
  EXT_BRK3_DRV_EN_c,
  EXT_BRAKE_IF_WE,
  CCH_LAT_LNG_FLOAT_N_c,
  EMO_GOOD_N_c,
  SITE_24V_PWR_OK_N_c,
  SPD_EMOPS_FLT_N_c,
  EM_CCH_24V_EN_c,
  EM_DOWN_LIMIT_c,
  EM_UP_LIMIT_c,
  CCH_LFT_MOT_EN_N_c,
  SPD_EMOPS_IF_WE_i,
  CCH_LFT_DWN_N_c,
  LFT_HALL_PWR_OK_c,
  LFT_HALL_SNS1_N_c,
  LFT_HALL_SNS2_N_c,
  LIFT_MOTOR_SENSOR_IF_WE_i,
  LFT_HALL_SNS3_N_c,
  EMOPS_STAT1_c,
  EMOPS_STAT2_c,
  LFT_ROT_BRK_RLS_c,
  LAT_LNG_BRK_RLS_c,
  SPD_EMOPS_IF_WE,
  SRVC_CCH_GNT_N_c,
  LFT_HALL_PWR_EN_N_c,
  LIFT_MOTOR_SENSOR_IF_WE,
  AD_SEL0_c,
  AD_SEL1_c,
  AD_SEL2_c,
  ADCSELMUX_IF_WE,
  FPGA_100M_CLK_i,
  RESET_N_arst
)
;
input pwm_config_0 ;
output [23:0] GPIO_IN ;
input [15:0] OPB_DO ;
output LFT_MOT_PWR_EN_c ;
input lft_mot_pwr_override ;
input filt_mot_over_curr ;
output un3_AD_MUX5_N_i ;
output un3_AD_MUX4_N_i ;
output un3_AD_MUX3_N_i ;
output un3_AD_MUX2_N_i ;
output un3_AD_MUX1_N_i ;
input MAINS_LEVEL_IF_RE ;
input SERVICE_PENDANT_IF_RE ;
input GANTRY_BRAKE_IF_RE ;
input EXT_BRAKE_IF_RE ;
input LIFT_MOTOR_SENSOR_IF_RE ;
input GPIO_FREE_IF_RE ;
input DEBUG_IF_RE ;
input STAND_IF_RE ;
input LIFT_96V_IF_RE ;
input PWR_IF_RE ;
input GANTRY_96V_IF_RE ;
input GANTRY_EMOPS_IF_RE ;
input SPD_EMOPS_IF_RE ;
input SPD_DMD_IF_RE ;
input CCHL_IF_RE ;
input ADCSELMUX_IF_RE ;
input DBUG_MOSI_c ;
input DBUG_CS_N_c ;
input DBUG_SCLK_c ;
input DEBUG_IF_WE_i ;
input DBUG_ACTIVE_c ;
input LFT_MTN_EN_N_c ;
input LFT_SER_PAGE_SEL_N_c ;
input LFT_DOWN_LIMIT_c ;
input LFT_UP_LIMIT_c ;
output DBUG_MISO_c ;
input DEBUG_IF_WE ;
output LFT_SER_DATA0_c ;
output LFT_SER_DATA1_c ;
input CCHL_IF_WE_i ;
input LFT_SERIO_FLT_N_c ;
input MAINS_LEVEL_IF_WE_i ;
input MAINS_LEVEL_FB_c ;
output LFT_SER_CLK_c ;
input CCHL_IF_WE ;
output LFT_SER_SYNC_c ;
input GNT_CCW_LIMIT_c ;
input STAND_IF_WE_i ;
input GNT_CW_LIMIT_c ;
input MAINS_LEVEL_IF_WE ;
input P24V_LFT_EMOPS_PG_c ;
input OC_V_LFT_MOT_DRV_c ;
input LFT_SHUNT_ON_c ;
input LFT_EMOPS_OV_L_c ;
input LIFT_96V_IF_WE_i ;
input LFT_MOT_PWR_FLT_N_c ;
output EXOPS_GNT_24V_EN_c ;
input STAND_IF_WE ;
input GNT_ST_DISB_c ;
input GNT_HW_EN_N_c ;
output P24V_LFT_EMOPS_EN_c ;
output LFT_SHUNT_EN_c ;
output LFT_EMOPS_EN_c ;
input LIFT_96V_IF_WE ;
output SPARE_MON_c ;
input SPDIO_FLT_N_c ;
input SPD2_24V_STATUS_N_c ;
input LFT_ST_DISB_c ;
input SPD_DMD_IF_WE_i ;
input LFT_HW_EN_N_c ;
input PWM_BRK_EXT_FAULT_c ;
input GNT_BRK1_FB_N_c ;
input GNT_BRK2_FB_N_c ;
input GANTRY_BRAKE_IF_WE_i ;
input GNT_BRK3_FB_N_c ;
output GNT_HW_EN_MON_c ;
output LFT_ST_DISB_MON_c ;
output LFT_HW_EN_MON_c ;
output GNT_ST_DISB_MON_c ;
input SPD_DMD_IF_WE ;
output DMD_PWR_OK_c ;
input GNT_BRK_PWR_FLT_N_c ;
input GNT_EMOPS_OV_L_c ;
input P5V_ISO_MON_GNT_c ;
input GNT_SHUNT_ON_c ;
input P5V_ISO_MON_LFT_c ;
output GNT_BRK_EXT_EN_c ;
output GNT_BRK_SW_MON_c ;
input GANTRY_BRAKE_IF_WE ;
input OC_V_GNT_MOT_DRV_c ;
input OC_V_GNT_BRK_DRV_c ;
input GANTRY_96V_IF_WE_i ;
input GNT_MOT_PWR_FLT_N_c ;
input P24V_GNT_EMOPS_PG_c ;
input GANTRY_EMOPS_IF_WE_i ;
input P12V_ACT_DIODE_ON_N_c ;
output gnt_mot_pwr_en_1 ;
output gnt_brk_pwr_en_1 ;
output GNT_SHUNT_EN_c ;
input GANTRY_96V_IF_WE ;
input P24V_GOOD_N_c ;
input PWR_IF_WE_i ;
input FAN_FAIL_N_c ;
output P24V_GNT_EMOPS_EN_c ;
output GNT_EMOPS_EN_c ;
input GANTRY_EMOPS_IF_WE ;
output FAN_EN_c ;
output P12V_ISO_EN_c ;
input PWR_IF_WE ;
output GPIO2_c ;
output GPIO3_c ;
output GPIO5_c ;
input GPIO_FREE_IF_WE ;
input FPGA_100M_CLK ;
output PAN_24V_SW_c ;
input SERVICE_PENDANT_IF_WE ;
output EXT_BRK1_DRV_EN_c ;
output EXT_BRK2_DRV_EN_c ;
output EXT_BRK3_DRV_EN_c ;
input EXT_BRAKE_IF_WE ;
input CCH_LAT_LNG_FLOAT_N_c ;
input EMO_GOOD_N_c ;
input SITE_24V_PWR_OK_N_c ;
input SPD_EMOPS_FLT_N_c ;
output EM_CCH_24V_EN_c ;
input EM_DOWN_LIMIT_c ;
input EM_UP_LIMIT_c ;
input CCH_LFT_MOT_EN_N_c ;
input SPD_EMOPS_IF_WE_i ;
input CCH_LFT_DWN_N_c ;
input LFT_HALL_PWR_OK_c ;
input LFT_HALL_SNS1_N_c ;
input LFT_HALL_SNS2_N_c ;
input LIFT_MOTOR_SENSOR_IF_WE_i ;
input LFT_HALL_SNS3_N_c ;
output EMOPS_STAT1_c ;
output EMOPS_STAT2_c ;
output LFT_ROT_BRK_RLS_c ;
output LAT_LNG_BRK_RLS_c ;
input SPD_EMOPS_IF_WE ;
output SRVC_CCH_GNT_N_c ;
output LFT_HALL_PWR_EN_N_c ;
input LIFT_MOTOR_SENSOR_IF_WE ;
output AD_SEL0_c ;
output AD_SEL1_c ;
output AD_SEL2_c ;
input ADCSELMUX_IF_WE ;
input FPGA_100M_CLK_i ;
input RESET_N_arst ;
wire pwm_config_0 ;
wire LFT_MOT_PWR_EN_c ;
wire lft_mot_pwr_override ;
wire filt_mot_over_curr ;
wire un3_AD_MUX5_N_i ;
wire un3_AD_MUX4_N_i ;
wire un3_AD_MUX3_N_i ;
wire un3_AD_MUX2_N_i ;
wire un3_AD_MUX1_N_i ;
wire MAINS_LEVEL_IF_RE ;
wire SERVICE_PENDANT_IF_RE ;
wire GANTRY_BRAKE_IF_RE ;
wire EXT_BRAKE_IF_RE ;
wire LIFT_MOTOR_SENSOR_IF_RE ;
wire GPIO_FREE_IF_RE ;
wire DEBUG_IF_RE ;
wire STAND_IF_RE ;
wire LIFT_96V_IF_RE ;
wire PWR_IF_RE ;
wire GANTRY_96V_IF_RE ;
wire GANTRY_EMOPS_IF_RE ;
wire SPD_EMOPS_IF_RE ;
wire SPD_DMD_IF_RE ;
wire CCHL_IF_RE ;
wire ADCSELMUX_IF_RE ;
wire DBUG_MOSI_c ;
wire DBUG_CS_N_c ;
wire DBUG_SCLK_c ;
wire DEBUG_IF_WE_i ;
wire DBUG_ACTIVE_c ;
wire LFT_MTN_EN_N_c ;
wire LFT_SER_PAGE_SEL_N_c ;
wire LFT_DOWN_LIMIT_c ;
wire LFT_UP_LIMIT_c ;
wire DBUG_MISO_c ;
wire DEBUG_IF_WE ;
wire LFT_SER_DATA0_c ;
wire LFT_SER_DATA1_c ;
wire CCHL_IF_WE_i ;
wire LFT_SERIO_FLT_N_c ;
wire MAINS_LEVEL_IF_WE_i ;
wire MAINS_LEVEL_FB_c ;
wire LFT_SER_CLK_c ;
wire CCHL_IF_WE ;
wire LFT_SER_SYNC_c ;
wire GNT_CCW_LIMIT_c ;
wire STAND_IF_WE_i ;
wire GNT_CW_LIMIT_c ;
wire MAINS_LEVEL_IF_WE ;
wire P24V_LFT_EMOPS_PG_c ;
wire OC_V_LFT_MOT_DRV_c ;
wire LFT_SHUNT_ON_c ;
wire LFT_EMOPS_OV_L_c ;
wire LIFT_96V_IF_WE_i ;
wire LFT_MOT_PWR_FLT_N_c ;
wire EXOPS_GNT_24V_EN_c ;
wire STAND_IF_WE ;
wire GNT_ST_DISB_c ;
wire GNT_HW_EN_N_c ;
wire P24V_LFT_EMOPS_EN_c ;
wire LFT_SHUNT_EN_c ;
wire LFT_EMOPS_EN_c ;
wire LIFT_96V_IF_WE ;
wire SPARE_MON_c ;
wire SPDIO_FLT_N_c ;
wire SPD2_24V_STATUS_N_c ;
wire LFT_ST_DISB_c ;
wire SPD_DMD_IF_WE_i ;
wire LFT_HW_EN_N_c ;
wire PWM_BRK_EXT_FAULT_c ;
wire GNT_BRK1_FB_N_c ;
wire GNT_BRK2_FB_N_c ;
wire GANTRY_BRAKE_IF_WE_i ;
wire GNT_BRK3_FB_N_c ;
wire GNT_HW_EN_MON_c ;
wire LFT_ST_DISB_MON_c ;
wire LFT_HW_EN_MON_c ;
wire GNT_ST_DISB_MON_c ;
wire SPD_DMD_IF_WE ;
wire DMD_PWR_OK_c ;
wire GNT_BRK_PWR_FLT_N_c ;
wire GNT_EMOPS_OV_L_c ;
wire P5V_ISO_MON_GNT_c ;
wire GNT_SHUNT_ON_c ;
wire P5V_ISO_MON_LFT_c ;
wire GNT_BRK_EXT_EN_c ;
wire GNT_BRK_SW_MON_c ;
wire GANTRY_BRAKE_IF_WE ;
wire OC_V_GNT_MOT_DRV_c ;
wire OC_V_GNT_BRK_DRV_c ;
wire GANTRY_96V_IF_WE_i ;
wire GNT_MOT_PWR_FLT_N_c ;
wire P24V_GNT_EMOPS_PG_c ;
wire GANTRY_EMOPS_IF_WE_i ;
wire P12V_ACT_DIODE_ON_N_c ;
wire gnt_mot_pwr_en_1 ;
wire gnt_brk_pwr_en_1 ;
wire GNT_SHUNT_EN_c ;
wire GANTRY_96V_IF_WE ;
wire P24V_GOOD_N_c ;
wire PWR_IF_WE_i ;
wire FAN_FAIL_N_c ;
wire P24V_GNT_EMOPS_EN_c ;
wire GNT_EMOPS_EN_c ;
wire GANTRY_EMOPS_IF_WE ;
wire FAN_EN_c ;
wire P12V_ISO_EN_c ;
wire PWR_IF_WE ;
wire GPIO2_c ;
wire GPIO3_c ;
wire GPIO5_c ;
wire GPIO_FREE_IF_WE ;
wire FPGA_100M_CLK ;
wire PAN_24V_SW_c ;
wire SERVICE_PENDANT_IF_WE ;
wire EXT_BRK1_DRV_EN_c ;
wire EXT_BRK2_DRV_EN_c ;
wire EXT_BRK3_DRV_EN_c ;
wire EXT_BRAKE_IF_WE ;
wire CCH_LAT_LNG_FLOAT_N_c ;
wire EMO_GOOD_N_c ;
wire SITE_24V_PWR_OK_N_c ;
wire SPD_EMOPS_FLT_N_c ;
wire EM_CCH_24V_EN_c ;
wire EM_DOWN_LIMIT_c ;
wire EM_UP_LIMIT_c ;
wire CCH_LFT_MOT_EN_N_c ;
wire SPD_EMOPS_IF_WE_i ;
wire CCH_LFT_DWN_N_c ;
wire LFT_HALL_PWR_OK_c ;
wire LFT_HALL_SNS1_N_c ;
wire LFT_HALL_SNS2_N_c ;
wire LIFT_MOTOR_SENSOR_IF_WE_i ;
wire LFT_HALL_SNS3_N_c ;
wire EMOPS_STAT1_c ;
wire EMOPS_STAT2_c ;
wire LFT_ROT_BRK_RLS_c ;
wire LAT_LNG_BRK_RLS_c ;
wire SPD_EMOPS_IF_WE ;
wire SRVC_CCH_GNT_N_c ;
wire LFT_HALL_PWR_EN_N_c ;
wire LIFT_MOTOR_SENSOR_IF_WE ;
wire AD_SEL0_c ;
wire AD_SEL1_c ;
wire AD_SEL2_c ;
wire ADCSELMUX_IF_WE ;
wire FPGA_100M_CLK_i ;
wire RESET_N_arst ;
wire [15:3] ADCSELMUX_IF_REG_Z;
wire [19:1] LIFT_MOTOR_SENSOR_IF_REG_Z;
wire [23:6] SPD_EMOPS_IF_REG_Z;
wire [15:3] EXT_BRAKE_IF_REG_Z;
wire [15:1] SERVICE_PENDANT_IF_REG_Z;
wire [23:0] OPB_DO_18;
wire [15:3] GPIO_FREE_IF_REG_Z;
wire [17:2] POWER_IF_REG_Z;
wire [17:2] GANTRY_EMOPS_IF_REG_Z;
wire [23:3] GANTRY_96V_IF_REG_Z;
wire [19:2] GANTRY_BRAKE_IF_REG_Z;
wire [21:6] SPD_DMD_IF_REG_Z;
wire [20:4] LIFT_96V_IF_REG_Z;
wire [17:1] STAND_IF_REG_Z;
wire [16:0] MAINS_LEVEL_IF_REG_Z;
wire [20:4] CCHL_IF_REG_Z;
wire [19:1] DEBUG_IF_REG_Z;
wire [14:14] OPB_DO_18_iv_0_a2_3_3_Z;
wire [14:14] OPB_DO_18_iv_0_a2_11_0_Z;
wire [15:0] OPB_DO_18_iv_0_12_Z;
wire [15:0] OPB_DO_18_iv_0_8_Z;
wire [15:3] OPB_DO_18_iv_0_4_Z;
wire [13:3] OPB_DO_18_iv_0_10_Z;
wire [15:2] OPB_DO_18_iv_0_11_Z;
wire [12:12] OPB_DO_18_iv_0_6_1_Z;
wire [14:0] OPB_DO_18_iv_0_3_Z;
wire [15:1] OPB_DO_18_iv_0_6_Z;
wire [12:7] OPB_DO_18_iv_0_1_Z;
wire [15:0] OPB_DO_18_iv_0_a3_9_0_Z;
wire [11:7] OPB_DO_18_iv_0_a3_7_1_Z;
wire [13:0] OPB_DO_18_iv_0_a3_11_0_Z;
wire [13:2] OPB_DO_18_iv_0_a3_7_0_Z;
wire [11:11] OPB_DO_18_iv_0_a3_10_0_Z;
wire [20:20] OPB_DO_18_0_iv_0_a2_0_0;
wire [14:14] OPB_DO_18_iv_0_a2_0_1_0_Z;
wire [14:14] OPB_DO_18_iv_0_a2_7_0_Z;
wire [14:14] OPB_DO_18_iv_0_a2_13_0_Z;
wire [14:14] OPB_DO_18_iv_0_a2_5_0_Z;
wire [13:13] OPB_DO_18_iv_0_a3_14_0_Z;
wire [15:7] OPB_DO_18_iv_0_a3_8_0_Z;
wire [14:14] OPB_DO_18_iv_0_a2_3_3_2_Z;
wire [14:14] OPB_DO_18_iv_0_a2_1_0_Z;
wire [20:20] OPB_DO_18_0_iv_0_a2_0_1_Z;
wire [1:1] OPB_DO_18_iv_0_a3_6_0_Z;
wire [7:7] OPB_DO_18_iv_0_a3_2_0_Z;
wire [15:0] OPB_DO_18_iv_0_0_Z;
wire [21:16] OPB_DO_18_0_iv_0_0_Z;
wire [14:7] OPB_DO_18_iv_0_a3_13_0_Z;
wire [11:1] OPB_DO_18_iv_0_a3_10_1_Z;
wire [19:16] OPB_DO_18_0_iv_0_1_Z;
wire [15:0] OPB_DO_18_iv_0_2_Z;
wire [19:16] OPB_DO_18_0_iv_0_3_Z;
wire [14:1] OPB_DO_18_iv_0_5_Z;
wire [19:16] OPB_DO_18_0_iv_0_5_Z;
wire [17:16] OPB_DO_18_0_iv_0_4_Z;
wire [20:18] OPB_DO_18_0_iv_0_2_Z;
wire [13:0] OPB_DO_18_iv_0_7_Z;
wire [16:16] OPB_DO_18_0_iv_0_8_Z;
wire [15:1] OPB_DO_18_iv_0_9_Z;
wire [1:1] OPB_DO_18_iv_0_13_Z;
wire [17:16] OPB_DO_18_0_iv_0_7_Z;
wire VCC ;
wire GND ;
wire lft_mot_pwr_en_1 ;
wire OPB_m2_e_0_3_Z ;
wire g2_2 ;
wire OPB_m6_e_6_Z ;
wire OPB_m6_e_7 ;
wire N_1963 ;
wire OPB_m2_e_3_3_2_Z ;
wire OPB_m2_e_0_0_Z ;
wire N_1957 ;
wire OPB_m6_e_7_0 ;
wire OPB_m1_e_2_1_0_Z ;
wire g0_0_a3_1_0 ;
wire N_1954 ;
wire g0_1_0 ;
wire g0_0_a3_2 ;
wire OPB_DO_18_iv_0_a2_8_out ;
wire OPB_m1_e_2_2_Z ;
wire N_155_0 ;
wire N_1948 ;
wire N_159_0 ;
wire N_4_0 ;
wire g0_2 ;
wire N_4 ;
wire N_201_0 ;
wire N_1962 ;
wire g2 ;
wire N_204_0 ;
wire N_203_0 ;
wire g0_4_0 ;
wire g0_3 ;
wire N_1955 ;
wire g2_1 ;
wire g2_0 ;
wire N_1958 ;
wire g0_0_a3_1 ;
wire N_1960 ;
wire g0_5 ;
wire N_4_1 ;
wire N_332 ;
wire g0_1 ;
wire g0_0 ;
wire g0_4 ;
wire N_1941 ;
wire N_316 ;
wire N_1797 ;
wire OPB_m6_e_6_0_Z ;
wire N_1966 ;
wire N_1965 ;
wire N_1951 ;
wire OPB_m1_e_2_1_Z ;
wire N_1950 ;
wire N_1949 ;
wire N_1835 ;
wire N_1819 ;
wire N_210 ;
wire N_1803 ;
wire N_194 ;
wire N_178 ;
wire N_163 ;
wire N_146 ;
wire N_136 ;
wire N_128 ;
wire N_1915 ;
wire N_1883 ;
wire N_1867 ;
wire N_1851 ;
wire N_91 ;
wire N_75 ;
wire N_167 ;
wire N_1840 ;
wire N_97 ;
wire N_1961 ;
wire N_1946 ;
wire N_1838 ;
wire N_215 ;
wire N_197 ;
wire N_165 ;
wire N_70 ;
wire N_94 ;
wire N_1779 ;
wire N_1781 ;
wire N_99 ;
wire N_1859 ;
wire N_1863 ;
wire N_154 ;
wire N_1843 ;
wire N_1795 ;
wire N_1956 ;
wire N_172 ;
wire N_168 ;
wire N_1953 ;
wire N_1964 ;
wire N_216 ;
wire N_166 ;
wire N_1905 ;
wire N_1826 ;
wire N_1828 ;
wire N_1812 ;
wire N_1810 ;
wire N_187 ;
wire N_173 ;
wire N_169 ;
wire N_115 ;
wire N_1926 ;
wire N_1910 ;
wire N_317 ;
wire N_1890 ;
wire N_1876 ;
wire N_1874 ;
wire N_1862 ;
wire N_1861 ;
wire N_1860 ;
wire N_1858 ;
wire N_86 ;
wire N_1780 ;
wire N_84 ;
wire N_1832 ;
wire N_1800 ;
wire N_1848 ;
wire N_1816 ;
wire N_175 ;
wire N_1912 ;
wire N_319 ;
wire N_1880 ;
wire N_1864 ;
wire N_88 ;
// @15:448
  SLE \ADCSELMUX_IF_REG[10]  (
	.Q(ADCSELMUX_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[9]  (
	.Q(ADCSELMUX_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[8]  (
	.Q(ADCSELMUX_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[7]  (
	.Q(ADCSELMUX_IF_REG_Z[7]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[6]  (
	.Q(ADCSELMUX_IF_REG_Z[6]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[5]  (
	.Q(ADCSELMUX_IF_REG_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[4]  (
	.Q(ADCSELMUX_IF_REG_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[3]  (
	.Q(ADCSELMUX_IF_REG_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[2]  (
	.Q(AD_SEL2_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[1]  (
	.Q(AD_SEL1_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[0]  (
	.Q(AD_SEL0_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[9]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[8]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[7]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[6]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[5]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[4]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[3]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[2]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[1]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[0]  (
	.Q(LFT_HALL_PWR_EN_N_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[15]  (
	.Q(ADCSELMUX_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[14]  (
	.Q(ADCSELMUX_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[13]  (
	.Q(ADCSELMUX_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[12]  (
	.Q(ADCSELMUX_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:448
  SLE \ADCSELMUX_IF_REG[11]  (
	.Q(ADCSELMUX_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(ADCSELMUX_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[4]  (
	.Q(SRVC_CCH_GNT_N_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[3]  (
	.Q(LAT_LNG_BRK_RLS_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[2]  (
	.Q(LFT_ROT_BRK_RLS_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[1]  (
	.Q(EMOPS_STAT2_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[0]  (
	.Q(EMOPS_STAT1_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[19]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HALL_SNS3_N_c),
	.EN(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[18]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HALL_SNS2_N_c),
	.EN(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[17]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HALL_SNS1_N_c),
	.EN(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[16]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HALL_PWR_OK_c),
	.EN(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[15]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[14]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[13]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[12]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[11]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:363
  SLE \LIFT_MOTOR_SENSOR_IF_REG[10]  (
	.Q(LIFT_MOTOR_SENSOR_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(LIFT_MOTOR_SENSOR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[19]  (
	.Q(SPD_EMOPS_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(CCH_LFT_DWN_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[18]  (
	.Q(SPD_EMOPS_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(CCH_LFT_MOT_EN_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[17]  (
	.Q(SPD_EMOPS_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(EM_UP_LIMIT_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[16]  (
	.Q(SPD_EMOPS_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(EM_DOWN_LIMIT_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[15]  (
	.Q(SPD_EMOPS_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[14]  (
	.Q(SPD_EMOPS_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[13]  (
	.Q(SPD_EMOPS_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[12]  (
	.Q(SPD_EMOPS_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[11]  (
	.Q(SPD_EMOPS_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[10]  (
	.Q(SPD_EMOPS_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[9]  (
	.Q(SPD_EMOPS_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[8]  (
	.Q(SPD_EMOPS_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[7]  (
	.Q(SPD_EMOPS_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[6]  (
	.Q(SPD_EMOPS_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[5]  (
	.Q(EM_CCH_24V_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(SPD_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[23]  (
	.Q(SPD_EMOPS_IF_REG_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(SPD_EMOPS_FLT_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[22]  (
	.Q(SPD_EMOPS_IF_REG_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(SITE_24V_PWR_OK_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[21]  (
	.Q(SPD_EMOPS_IF_REG_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(EMO_GOOD_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:345
  SLE \SPD_EMOPS_IF_REG[20]  (
	.Q(SPD_EMOPS_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(CCH_LAT_LNG_FLOAT_N_c),
	.EN(SPD_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[7]  (
	.Q(EXT_BRAKE_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[6]  (
	.Q(EXT_BRAKE_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[5]  (
	.Q(EXT_BRAKE_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[4]  (
	.Q(EXT_BRAKE_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[3]  (
	.Q(EXT_BRAKE_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[2]  (
	.Q(EXT_BRK3_DRV_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[1]  (
	.Q(EXT_BRK2_DRV_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[0]  (
	.Q(EXT_BRK1_DRV_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[6]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[5]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[4]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[3]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[2]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[1]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[0]  (
	.Q(PAN_24V_SW_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[15]  (
	.Q(EXT_BRAKE_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[14]  (
	.Q(EXT_BRAKE_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[13]  (
	.Q(EXT_BRAKE_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[12]  (
	.Q(EXT_BRAKE_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[11]  (
	.Q(EXT_BRAKE_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[10]  (
	.Q(EXT_BRAKE_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[9]  (
	.Q(EXT_BRAKE_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:424
  SLE \EXT_BRAKE_IF_REG[8]  (
	.Q(EXT_BRAKE_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(EXT_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[5]  (
	.Q(GPIO_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[4]  (
	.Q(GPIO_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[3]  (
	.Q(GPIO_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[2]  (
	.Q(GPIO_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[1]  (
	.Q(GPIO_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[0]  (
	.Q(GPIO_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[15]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[14]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[13]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[12]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[11]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[10]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[9]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[8]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:404
  SLE \SERVICE_PENDANT_IF_REG[7]  (
	.Q(SERVICE_PENDANT_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(SERVICE_PENDANT_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[20]  (
	.Q(GPIO_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[19]  (
	.Q(GPIO_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[18]  (
	.Q(GPIO_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[17]  (
	.Q(GPIO_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[16]  (
	.Q(GPIO_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[15]  (
	.Q(GPIO_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[14]  (
	.Q(GPIO_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[13]  (
	.Q(GPIO_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[12]  (
	.Q(GPIO_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[11]  (
	.Q(GPIO_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[10]  (
	.Q(GPIO_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[9]  (
	.Q(GPIO_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[8]  (
	.Q(GPIO_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[7]  (
	.Q(GPIO_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[6]  (
	.Q(GPIO_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[11]  (
	.Q(GPIO_FREE_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[10]  (
	.Q(GPIO_FREE_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[9]  (
	.Q(GPIO_FREE_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[8]  (
	.Q(GPIO_FREE_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[7]  (
	.Q(GPIO_FREE_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[6]  (
	.Q(GPIO_FREE_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[5]  (
	.Q(GPIO_FREE_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[4]  (
	.Q(GPIO_FREE_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[3]  (
	.Q(GPIO_FREE_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[2]  (
	.Q(GPIO5_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[1]  (
	.Q(GPIO3_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[0]  (
	.Q(GPIO2_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[23]  (
	.Q(GPIO_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[22]  (
	.Q(GPIO_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:480
  SLE \OPB_DO_1[21]  (
	.Q(GPIO_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_18[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[15]  (
	.Q(GPIO_FREE_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[14]  (
	.Q(GPIO_FREE_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[13]  (
	.Q(GPIO_FREE_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:471
  SLE \GPIO_FREE_IF_REG[12]  (
	.Q(GPIO_FREE_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(GPIO_FREE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[9]  (
	.Q(POWER_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[8]  (
	.Q(POWER_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[7]  (
	.Q(POWER_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[6]  (
	.Q(POWER_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[5]  (
	.Q(POWER_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[4]  (
	.Q(POWER_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[3]  (
	.Q(POWER_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[2]  (
	.Q(POWER_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[1]  (
	.Q(P12V_ISO_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[0]  (
	.Q(FAN_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[6]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[5]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[4]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[3]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[2]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[1]  (
	.Q(GNT_EMOPS_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[0]  (
	.Q(P24V_GNT_EMOPS_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[17]  (
	.Q(POWER_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(FAN_FAIL_N_c),
	.EN(PWR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[16]  (
	.Q(POWER_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P24V_GOOD_N_c),
	.EN(PWR_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[15]  (
	.Q(POWER_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[14]  (
	.Q(POWER_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[13]  (
	.Q(POWER_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[12]  (
	.Q(POWER_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[11]  (
	.Q(POWER_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:272
  SLE \POWER_IF_REG[10]  (
	.Q(POWER_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(PWR_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[3]  (
	.Q(GANTRY_96V_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[2]  (
	.Q(GNT_SHUNT_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[1]  (
	.Q(gnt_brk_pwr_en_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[0]  (
	.Q(gnt_mot_pwr_en_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[17]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P12V_ACT_DIODE_ON_N_c),
	.EN(GANTRY_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[16]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P24V_GNT_EMOPS_PG_c),
	.EN(GANTRY_EMOPS_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[15]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[14]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[13]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[12]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[11]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[10]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[9]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[8]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:285
  SLE \GANTRY_EMOPS_IF_REG[7]  (
	.Q(GANTRY_EMOPS_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(GANTRY_EMOPS_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[18]  (
	.Q(GANTRY_96V_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_MOT_PWR_FLT_N_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[17]  (
	.Q(GANTRY_96V_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[16]  (
	.Q(GANTRY_96V_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OC_V_GNT_MOT_DRV_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[15]  (
	.Q(GANTRY_96V_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[14]  (
	.Q(GANTRY_96V_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[13]  (
	.Q(GANTRY_96V_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[12]  (
	.Q(GANTRY_96V_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[11]  (
	.Q(GANTRY_96V_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[10]  (
	.Q(GANTRY_96V_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[9]  (
	.Q(GANTRY_96V_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[8]  (
	.Q(GANTRY_96V_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[7]  (
	.Q(GANTRY_96V_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[6]  (
	.Q(GANTRY_96V_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[5]  (
	.Q(GANTRY_96V_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[4]  (
	.Q(GANTRY_96V_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(GANTRY_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[9]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[8]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[7]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[6]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[5]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[4]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[3]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[2]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[1]  (
	.Q(GNT_BRK_SW_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[0]  (
	.Q(GNT_BRK_EXT_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[23]  (
	.Q(GANTRY_96V_IF_REG_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P5V_ISO_MON_LFT_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[22]  (
	.Q(GANTRY_96V_IF_REG_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_SHUNT_ON_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[21]  (
	.Q(GANTRY_96V_IF_REG_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P5V_ISO_MON_GNT_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[20]  (
	.Q(GANTRY_96V_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_EMOPS_OV_L_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:297
  SLE \GANTRY_96V_IF_REG[19]  (
	.Q(GANTRY_96V_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_BRK_PWR_FLT_N_c),
	.EN(GANTRY_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[4]  (
	.Q(DMD_PWR_OK_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[3]  (
	.Q(GNT_ST_DISB_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[2]  (
	.Q(LFT_HW_EN_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[1]  (
	.Q(LFT_ST_DISB_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[0]  (
	.Q(GNT_HW_EN_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[19]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_BRK3_FB_N_c),
	.EN(GANTRY_BRAKE_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[18]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_BRK2_FB_N_c),
	.EN(GANTRY_BRAKE_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[17]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_BRK1_FB_N_c),
	.EN(GANTRY_BRAKE_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[16]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(PWM_BRK_EXT_FAULT_c),
	.EN(GANTRY_BRAKE_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[15]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[14]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[13]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[12]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[11]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:315
  SLE \GANTRY_BRAKE_IF_REG[10]  (
	.Q(GANTRY_BRAKE_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(GANTRY_BRAKE_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[19]  (
	.Q(SPD_DMD_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_HW_EN_N_c),
	.EN(SPD_DMD_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[18]  (
	.Q(SPD_DMD_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_ST_DISB_c),
	.EN(SPD_DMD_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[17]  (
	.Q(SPD_DMD_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(SPD2_24V_STATUS_N_c),
	.EN(SPD_DMD_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[16]  (
	.Q(SPD_DMD_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(SPDIO_FLT_N_c),
	.EN(SPD_DMD_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[15]  (
	.Q(SPD_DMD_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[14]  (
	.Q(SPD_DMD_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[13]  (
	.Q(SPD_DMD_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[12]  (
	.Q(SPD_DMD_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[11]  (
	.Q(SPD_DMD_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[10]  (
	.Q(SPD_DMD_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[9]  (
	.Q(SPD_DMD_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[8]  (
	.Q(SPD_DMD_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[7]  (
	.Q(SPD_DMD_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[6]  (
	.Q(SPD_DMD_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[5]  (
	.Q(SPARE_MON_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(SPD_DMD_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[12]  (
	.Q(LIFT_96V_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[11]  (
	.Q(LIFT_96V_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[10]  (
	.Q(LIFT_96V_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[9]  (
	.Q(LIFT_96V_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[8]  (
	.Q(LIFT_96V_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[7]  (
	.Q(LIFT_96V_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[6]  (
	.Q(LIFT_96V_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[5]  (
	.Q(LIFT_96V_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[4]  (
	.Q(LIFT_96V_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[3]  (
	.Q(lft_mot_pwr_en_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[2]  (
	.Q(LFT_EMOPS_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[1]  (
	.Q(LFT_SHUNT_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[0]  (
	.Q(P24V_LFT_EMOPS_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[21]  (
	.Q(SPD_DMD_IF_REG_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_HW_EN_N_c),
	.EN(SPD_DMD_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:329
  SLE \SPD_DMD_IF_REG[20]  (
	.Q(SPD_DMD_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_ST_DISB_c),
	.EN(SPD_DMD_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[6]  (
	.Q(STAND_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[5]  (
	.Q(STAND_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[4]  (
	.Q(STAND_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[3]  (
	.Q(STAND_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[2]  (
	.Q(STAND_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[1]  (
	.Q(STAND_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[0]  (
	.Q(EXOPS_GNT_24V_EN_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[20]  (
	.Q(LIFT_96V_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_MOT_PWR_FLT_N_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[19]  (
	.Q(LIFT_96V_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_EMOPS_OV_L_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[18]  (
	.Q(LIFT_96V_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_SHUNT_ON_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[17]  (
	.Q(LIFT_96V_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OC_V_LFT_MOT_DRV_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[16]  (
	.Q(LIFT_96V_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(P24V_LFT_EMOPS_PG_c),
	.EN(LIFT_96V_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[15]  (
	.Q(LIFT_96V_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[14]  (
	.Q(LIFT_96V_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:377
  SLE \LIFT_96V_IF_REG[13]  (
	.Q(LIFT_96V_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(LIFT_96V_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[3]  (
	.Q(MAINS_LEVEL_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[2]  (
	.Q(MAINS_LEVEL_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[1]  (
	.Q(MAINS_LEVEL_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[0]  (
	.Q(MAINS_LEVEL_IF_REG_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[17]  (
	.Q(STAND_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_CW_LIMIT_c),
	.EN(STAND_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[16]  (
	.Q(STAND_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(GNT_CCW_LIMIT_c),
	.EN(STAND_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[15]  (
	.Q(STAND_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[14]  (
	.Q(STAND_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[13]  (
	.Q(STAND_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[12]  (
	.Q(STAND_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[11]  (
	.Q(STAND_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[10]  (
	.Q(STAND_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[9]  (
	.Q(STAND_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[8]  (
	.Q(STAND_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:392
  SLE \STAND_IF_REG[7]  (
	.Q(STAND_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(STAND_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[1]  (
	.Q(LFT_SER_SYNC_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[0]  (
	.Q(LFT_SER_CLK_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[16]  (
	.Q(MAINS_LEVEL_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(MAINS_LEVEL_FB_c),
	.EN(MAINS_LEVEL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[15]  (
	.Q(MAINS_LEVEL_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[14]  (
	.Q(MAINS_LEVEL_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[13]  (
	.Q(MAINS_LEVEL_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[12]  (
	.Q(MAINS_LEVEL_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[11]  (
	.Q(MAINS_LEVEL_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[10]  (
	.Q(MAINS_LEVEL_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[9]  (
	.Q(MAINS_LEVEL_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[8]  (
	.Q(MAINS_LEVEL_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[7]  (
	.Q(MAINS_LEVEL_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[6]  (
	.Q(MAINS_LEVEL_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[5]  (
	.Q(MAINS_LEVEL_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:413
  SLE \MAINS_LEVEL_IF_REG[4]  (
	.Q(MAINS_LEVEL_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(MAINS_LEVEL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[16]  (
	.Q(CCHL_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_SERIO_FLT_N_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[15]  (
	.Q(CCHL_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[14]  (
	.Q(CCHL_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[13]  (
	.Q(CCHL_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[12]  (
	.Q(CCHL_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[11]  (
	.Q(CCHL_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[10]  (
	.Q(CCHL_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[9]  (
	.Q(CCHL_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[8]  (
	.Q(CCHL_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[7]  (
	.Q(CCHL_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[6]  (
	.Q(CCHL_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[5]  (
	.Q(CCHL_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[4]  (
	.Q(CCHL_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[3]  (
	.Q(LFT_SER_DATA1_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[2]  (
	.Q(LFT_SER_DATA0_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(CCHL_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[10]  (
	.Q(DEBUG_IF_REG_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[10]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[9]  (
	.Q(DEBUG_IF_REG_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[9]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[8]  (
	.Q(DEBUG_IF_REG_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[8]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[7]  (
	.Q(DEBUG_IF_REG_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[7]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[6]  (
	.Q(DEBUG_IF_REG_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[6]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[5]  (
	.Q(DEBUG_IF_REG_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[5]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[4]  (
	.Q(DEBUG_IF_REG_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[4]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[3]  (
	.Q(DEBUG_IF_REG_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[3]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[2]  (
	.Q(DEBUG_IF_REG_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[2]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[1]  (
	.Q(DEBUG_IF_REG_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[1]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[0]  (
	.Q(DBUG_MISO_c),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[0]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[20]  (
	.Q(CCHL_IF_REG_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_UP_LIMIT_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[19]  (
	.Q(CCHL_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_DOWN_LIMIT_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[18]  (
	.Q(CCHL_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_SER_PAGE_SEL_N_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:433
  SLE \CCHL_IF_REG[17]  (
	.Q(CCHL_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(LFT_MTN_EN_N_c),
	.EN(CCHL_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[19]  (
	.Q(DEBUG_IF_REG_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(DBUG_ACTIVE_c),
	.EN(DEBUG_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[18]  (
	.Q(DEBUG_IF_REG_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(DBUG_SCLK_c),
	.EN(DEBUG_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[17]  (
	.Q(DEBUG_IF_REG_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(DBUG_CS_N_c),
	.EN(DEBUG_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[16]  (
	.Q(DEBUG_IF_REG_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(DBUG_MOSI_c),
	.EN(DEBUG_IF_WE_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[15]  (
	.Q(DEBUG_IF_REG_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[15]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[14]  (
	.Q(DEBUG_IF_REG_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[14]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[13]  (
	.Q(DEBUG_IF_REG_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[13]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[12]  (
	.Q(DEBUG_IF_REG_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[12]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:457
  SLE \DEBUG_IF_REG[11]  (
	.Q(DEBUG_IF_REG_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK_i),
	.D(OPB_DO[11]),
	.EN(DEBUG_IF_WE),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:484
  CFG3 \OPB_DO_1_RNO_1[0]  (
	.A(PAN_24V_SW_c),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.Y(g2_2)
);
defparam \OPB_DO_1_RNO_1[0] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_7[14]  (
	.A(ADCSELMUX_IF_RE),
	.B(CCHL_IF_RE),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_1963)
);
defparam \OPB_DO_18_iv_0_a2_7[14] .INIT=16'h2000;
// @15:484
  CFG4 OPB_m2_e_3 (
	.A(SPD_DMD_IF_RE),
	.B(SPD_EMOPS_IF_RE),
	.C(OPB_m2_e_3_3_2_Z),
	.D(OPB_m2_e_0_0_Z),
	.Y(N_1957)
);
defparam OPB_m2_e_3.INIT=16'h1000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14_1_2[0]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(GANTRY_96V_IF_RE),
	.C(OPB_m6_e_7_0),
	.D(PWR_IF_RE),
	.Y(OPB_m6_e_7)
);
defparam \OPB_DO_18_iv_0_a3_14_1_2[0] .INIT=16'h0010;
  CFG2 \OPB_DO_1_RNO_7[0]  (
	.A(OPB_m1_e_2_1_0_Z),
	.B(LIFT_96V_IF_RE),
	.Y(g0_0_a3_1_0)
);
defparam \OPB_DO_1_RNO_7[0] .INIT=4'h2;
  CFG4 \OPB_DO_1_RNO_3[0]  (
	.A(N_1954),
	.B(N_1957),
	.C(P24V_LFT_EMOPS_EN_c),
	.D(LFT_HALL_PWR_EN_N_c),
	.Y(g0_1_0)
);
defparam \OPB_DO_1_RNO_3[0] .INIT=16'hEAC0;
  CFG3 \OPB_DO_1_RNO_6[0]  (
	.A(PWR_IF_RE),
	.B(EXOPS_GNT_24V_EN_c),
	.C(STAND_IF_RE),
	.Y(g0_0_a3_2)
);
defparam \OPB_DO_1_RNO_6[0] .INIT=8'h40;
// @15:484
  CFG4 \OPB_DO_1_RNO_4[0]  (
	.A(EXT_BRK1_DRV_EN_c),
	.B(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_155_0)
);
defparam \OPB_DO_1_RNO_4[0] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_1_RNO_2[0]  (
	.A(DEBUG_IF_RE),
	.B(N_1948),
	.C(GPIO2_c),
	.D(GPIO_FREE_IF_RE),
	.Y(N_159_0)
);
defparam \OPB_DO_1_RNO_2[0] .INIT=16'h4000;
// @15:484
  CFG4 \OPB_DO_1_RNO_5[0]  (
	.A(g0_0_a3_2),
	.B(g0_0_a3_1_0),
	.C(OPB_m2_e_0_0_Z),
	.D(OPB_m2_e_0_3_Z),
	.Y(N_4_0)
);
defparam \OPB_DO_1_RNO_5[0] .INIT=16'h8000;
  CFG3 \OPB_DO_1_RNO_0[0]  (
	.A(g0_1_0),
	.B(N_155_0),
	.C(N_4_0),
	.Y(g0_2)
);
defparam \OPB_DO_1_RNO_0[0] .INIT=8'hFE;
// @15:484
  CFG4 \OPB_DO_1_RNO[0]  (
	.A(g0_2),
	.B(g2_2),
	.C(OPB_DO_18_iv_0_12_Z[0]),
	.D(N_159_0),
	.Y(OPB_DO_18[0])
);
defparam \OPB_DO_1_RNO[0] .INIT=16'hFFFE;
// @15:484
  CFG2 \OPB_DO_1_RNO_5[3]  (
	.A(N_1957),
	.B(lft_mot_pwr_en_1),
	.Y(N_4)
);
defparam \OPB_DO_1_RNO_5[3] .INIT=4'h8;
// @15:484
  CFG3 \OPB_DO_1_RNO_3[3]  (
	.A(SERVICE_PENDANT_IF_REG_Z[3]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.Y(N_201_0)
);
defparam \OPB_DO_1_RNO_3[3] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_14_1_RNI46GHF[0]  (
	.A(GPIO_FREE_IF_RE),
	.B(DEBUG_IF_RE),
	.C(N_1948),
	.Y(N_1962)
);
defparam \OPB_DO_18_iv_0_a3_14_1_RNI46GHF[0] .INIT=8'h20;
// @15:484
  CFG4 \OPB_DO_1_RNO_1[3]  (
	.A(GPIO_FREE_IF_REG_Z[3]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(g2)
);
defparam \OPB_DO_1_RNO_1[3] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_1_RNO_4[3]  (
	.A(LFT_SER_DATA1_c),
	.B(CCHL_IF_RE),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_204_0)
);
defparam \OPB_DO_1_RNO_4[3] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_1_RNO_6[3]  (
	.A(EXT_BRAKE_IF_REG_Z[3]),
	.B(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_203_0)
);
defparam \OPB_DO_1_RNO_6[3] .INIT=16'h8000;
  CFG4 \OPB_DO_1_RNO_2[3]  (
	.A(N_203_0),
	.B(OPB_DO_18_iv_0_8_Z[3]),
	.C(LIFT_MOTOR_SENSOR_IF_REG_Z[3]),
	.D(N_1954),
	.Y(g0_4_0)
);
defparam \OPB_DO_1_RNO_2[3] .INIT=16'hFEEE;
  CFG4 \OPB_DO_1_RNO_0[3]  (
	.A(N_201_0),
	.B(OPB_DO_18_iv_0_4_Z[3]),
	.C(N_204_0),
	.D(N_4),
	.Y(g0_3)
);
defparam \OPB_DO_1_RNO_0[3] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_1_RNO[3]  (
	.A(g0_3),
	.B(g2),
	.C(OPB_DO_18_iv_0_10_Z[3]),
	.D(g0_4_0),
	.Y(OPB_DO_18[3])
);
defparam \OPB_DO_1_RNO[3] .INIT=16'hFFFE;
// @15:484
  CFG2 \OPB_DO_1_RNO_7[11]  (
	.A(N_1955),
	.B(GANTRY_BRAKE_IF_REG_Z[11]),
	.Y(g2_1)
);
defparam \OPB_DO_1_RNO_7[11] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_1_RNO_3[11]  (
	.A(N_1954),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[11]),
	.Y(g2_0)
);
defparam \OPB_DO_1_RNO_3[11] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a2_3_3_RNI4JKCU1[14]  (
	.A(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.B(OPB_m2_e_0_3_Z),
	.Y(N_1958)
);
defparam \OPB_DO_18_iv_0_a2_3_3_RNI4JKCU1[14] .INIT=4'h8;
  CFG3 \OPB_DO_1_RNO_4[11]  (
	.A(GPIO_FREE_IF_REG_Z[11]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.Y(g0_0_a3_1)
);
defparam \OPB_DO_1_RNO_4[11] .INIT=8'h08;
  CFG3 \OPB_DO_1_RNO_1[11]  (
	.A(OPB_DO_18_iv_0_11_Z[11]),
	.B(N_1960),
	.C(MAINS_LEVEL_IF_REG_Z[11]),
	.Y(g0_5)
);
defparam \OPB_DO_1_RNO_1[11] .INIT=8'hEA;
// @15:484
  CFG4 \OPB_DO_1_RNO_6[11]  (
	.A(GANTRY_96V_IF_REG_Z[11]),
	.B(GANTRY_EMOPS_IF_REG_Z[11]),
	.C(GANTRY_EMOPS_IF_RE),
	.D(GANTRY_96V_IF_RE),
	.Y(N_4_1)
);
defparam \OPB_DO_1_RNO_6[11] .INIT=16'hCAC0;
  CFG4 \OPB_DO_1_RNO_0[11]  (
	.A(OPB_m2_e_0_3_Z),
	.B(SERVICE_PENDANT_IF_REG_Z[11]),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.D(N_332),
	.Y(g0_1)
);
defparam \OPB_DO_1_RNO_0[11] .INIT=16'hFF80;
  CFG4 \OPB_DO_1_RNO_5[11]  (
	.A(N_4_1),
	.B(g2_1),
	.C(POWER_IF_REG_Z[11]),
	.D(PWR_IF_RE),
	.Y(g0_0)
);
defparam \OPB_DO_1_RNO_5[11] .INIT=16'hFCEE;
  CFG4 \OPB_DO_1_RNO_2[11]  (
	.A(g2_0),
	.B(N_1948),
	.C(g0_0_a3_1),
	.D(g0_0),
	.Y(g0_4)
);
defparam \OPB_DO_1_RNO_2[11] .INIT=16'hFFEA;
// @15:484
  CFG4 \OPB_DO_1_RNO[11]  (
	.A(OPB_DO_18_iv_0_8_Z[11]),
	.B(g0_1),
	.C(g0_5),
	.D(g0_4),
	.Y(OPB_DO_18[11])
);
defparam \OPB_DO_1_RNO[11] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[12]  (
	.A(GANTRY_BRAKE_IF_REG_Z[12]),
	.B(N_1955),
	.C(OPB_DO_18_iv_0_6_1_Z[12]),
	.D(OPB_DO_18_iv_0_3_Z[12]),
	.Y(OPB_DO_18_iv_0_6_Z[12])
);
defparam \OPB_DO_18_iv_0_6[12] .INIT=16'hFF8F;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6_1[12]  (
	.A(OPB_DO_18_iv_0_1_Z[12]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_9_0_Z[12]),
	.D(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.Y(OPB_DO_18_iv_0_6_1_Z[12])
);
defparam \OPB_DO_18_iv_0_6_1[12] .INIT=16'h1555;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[11]  (
	.A(OPB_DO_18_iv_0_3_Z[11]),
	.B(OPB_DO_18_iv_0_6_Z[11]),
	.C(OPB_DO_18_iv_0_a3_7_1_Z[11]),
	.D(N_1941),
	.Y(OPB_DO_18_iv_0_8_Z[11])
);
defparam \OPB_DO_18_iv_0_8[11] .INIT=16'hFEEE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14_1[0]  (
	.A(ADCSELMUX_IF_RE),
	.B(CCHL_IF_RE),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_1948)
);
defparam \OPB_DO_18_iv_0_a3_14_1[0] .INIT=16'h1000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_11[10]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[10]),
	.C(OPB_m6_e_7),
	.D(OPB_m6_e_6_Z),
	.Y(N_316)
);
defparam \OPB_DO_18_iv_0_a3_11[10] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_11[4]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[4]),
	.C(OPB_m6_e_7),
	.D(OPB_m6_e_6_Z),
	.Y(N_1797)
);
defparam \OPB_DO_18_iv_0_a3_11[4] .INIT=16'h8000;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_11_0[13]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[13]),
	.Y(OPB_DO_18_iv_0_a3_11_0_Z[13])
);
defparam \OPB_DO_18_iv_0_a3_11_0[13] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_11_0[5]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[5]),
	.Y(OPB_DO_18_iv_0_a3_11_0_Z[5])
);
defparam \OPB_DO_18_iv_0_a3_11_0[5] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_11_0[6]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[6]),
	.Y(OPB_DO_18_iv_0_a3_11_0_Z[6])
);
defparam \OPB_DO_18_iv_0_a3_11_0[6] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_11_0[0]  (
	.A(CCHL_IF_RE),
	.B(LFT_SER_CLK_c),
	.Y(OPB_DO_18_iv_0_a3_11_0_Z[0])
);
defparam \OPB_DO_18_iv_0_a3_11_0[0] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_11_0[2]  (
	.A(CCHL_IF_RE),
	.B(LFT_SER_DATA0_c),
	.Y(OPB_DO_18_iv_0_a3_11_0_Z[2])
);
defparam \OPB_DO_18_iv_0_a3_11_0[2] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_11_0[9]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[9]),
	.Y(OPB_DO_18_iv_0_a3_11_0_Z[9])
);
defparam \OPB_DO_18_iv_0_a3_11_0[9] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_7_0[2]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[2]),
	.Y(OPB_DO_18_iv_0_a3_7_0_Z[2])
);
defparam \OPB_DO_18_iv_0_a3_7_0[2] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_7_0[10]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[10]),
	.Y(OPB_DO_18_iv_0_a3_7_0_Z[10])
);
defparam \OPB_DO_18_iv_0_a3_7_0[10] .INIT=4'h8;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_10_0[11]  (
	.A(LIFT_96V_IF_RE),
	.B(EXT_BRAKE_IF_REG_Z[11]),
	.Y(OPB_DO_18_iv_0_a3_10_0_Z[11])
);
defparam \OPB_DO_18_iv_0_a3_10_0[11] .INIT=4'h4;
// @15:484
  CFG2 \OPB_DO_18_0_iv_0_a2_0_0_0[20]  (
	.A(SPD_DMD_IF_RE),
	.B(SPD_EMOPS_IF_RE),
	.Y(OPB_DO_18_0_iv_0_a2_0_0[20])
);
defparam \OPB_DO_18_0_iv_0_a2_0_0_0[20] .INIT=4'h4;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a2_0_1_0[14]  (
	.A(DEBUG_IF_RE),
	.B(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_0_1_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a2_0_1_0[14] .INIT=4'h2;
// @15:484
  CFG2 OPB_m6_e_6_0 (
	.A(LIFT_MOTOR_SENSOR_IF_RE),
	.B(EXT_BRAKE_IF_RE),
	.Y(OPB_m6_e_6_0_Z)
);
defparam OPB_m6_e_6_0.INIT=4'h1;
// @15:484
  CFG2 OPB_m1_e_2_1_0 (
	.A(GANTRY_BRAKE_IF_RE),
	.B(LIFT_MOTOR_SENSOR_IF_RE),
	.Y(OPB_m1_e_2_1_0_Z)
);
defparam OPB_m1_e_2_1_0.INIT=4'h1;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a2_7_0[14]  (
	.A(CCHL_IF_RE),
	.B(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_7_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a2_7_0[14] .INIT=4'h4;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a2_13_0[14]  (
	.A(STAND_IF_RE),
	.B(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_13_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a2_13_0[14] .INIT=4'h1;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a2_5_0[14]  (
	.A(STAND_IF_RE),
	.B(LIFT_96V_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_5_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a2_5_0[14] .INIT=4'h2;
// @15:484
  CFG2 OPB_m2_e_0_3 (
	.A(SPD_DMD_IF_RE),
	.B(SPD_EMOPS_IF_RE),
	.Y(OPB_m2_e_0_3_Z)
);
defparam OPB_m2_e_0_3.INIT=4'h1;
// @15:484
  CFG2 OPB_m2_e_0_0 (
	.A(GANTRY_EMOPS_IF_RE),
	.B(GANTRY_96V_IF_RE),
	.Y(OPB_m2_e_0_0_Z)
);
defparam OPB_m2_e_0_0.INIT=4'h1;
// @15:262
  CFG2 un3_AD_MUX5_N_0_a2 (
	.A(ADCSELMUX_IF_REG_Z[3]),
	.B(ADCSELMUX_IF_REG_Z[4]),
	.Y(N_1966)
);
defparam un3_AD_MUX5_N_0_a2.INIT=4'h8;
// @15:259
  CFG2 un3_AD_MUX2_N_0_a2 (
	.A(ADCSELMUX_IF_REG_Z[6]),
	.B(ADCSELMUX_IF_REG_Z[7]),
	.Y(N_1965)
);
defparam un3_AD_MUX2_N_0_a2.INIT=4'h8;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_14_0[13]  (
	.A(GPIO_FREE_IF_REG_Z[13]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_14_0_Z[13])
);
defparam \OPB_DO_18_iv_0_a3_14_0[13] .INIT=8'h08;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_8_0[7]  (
	.A(SPD_DMD_IF_RE),
	.B(SERVICE_PENDANT_IF_REG_Z[7]),
	.C(SPD_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_8_0_Z[7])
);
defparam \OPB_DO_18_iv_0_a3_8_0[7] .INIT=8'h04;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_8_0[15]  (
	.A(SPD_DMD_IF_RE),
	.B(SERVICE_PENDANT_IF_REG_Z[15]),
	.C(SPD_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_8_0_Z[15])
);
defparam \OPB_DO_18_iv_0_a3_8_0[15] .INIT=8'h04;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_7_0[13]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[13]),
	.C(LIFT_96V_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_7_0_Z[13])
);
defparam \OPB_DO_18_iv_0_a3_7_0[13] .INIT=8'h08;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_7_1[11]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[11]),
	.C(LIFT_96V_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_7_1_Z[11])
);
defparam \OPB_DO_18_iv_0_a3_7_1[11] .INIT=8'h08;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_3_3_2[14]  (
	.A(LIFT_96V_IF_RE),
	.B(LIFT_MOTOR_SENSOR_IF_RE),
	.C(STAND_IF_RE),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_3_3_2_Z[14])
);
defparam \OPB_DO_18_iv_0_a2_3_3_2[14] .INIT=16'h0100;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a2_1_0[14]  (
	.A(SPD_DMD_IF_RE),
	.B(LIFT_MOTOR_SENSOR_IF_RE),
	.C(SPD_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_1_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a2_1_0[14] .INIT=8'h04;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a2_11_0[14]  (
	.A(SPD_EMOPS_IF_RE),
	.B(SPD_DMD_IF_RE),
	.C(LIFT_96V_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_11_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a2_11_0[14] .INIT=8'h01;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_7_1[7]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[7]),
	.C(LIFT_96V_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_7_1_Z[7])
);
defparam \OPB_DO_18_iv_0_a3_7_1[7] .INIT=8'h08;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0_a2_0_1[20]  (
	.A(SPD_EMOPS_IF_RE),
	.B(SPD_DMD_IF_RE),
	.C(GANTRY_BRAKE_IF_RE),
	.Y(OPB_DO_18_0_iv_0_a2_0_1_Z[20])
);
defparam \OPB_DO_18_0_iv_0_a2_0_1[20] .INIT=8'h02;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14_1_2_RNO[0]  (
	.A(LIFT_96V_IF_RE),
	.B(SERVICE_PENDANT_IF_RE),
	.C(MAINS_LEVEL_IF_RE),
	.D(STAND_IF_RE),
	.Y(OPB_m6_e_7_0)
);
defparam \OPB_DO_18_iv_0_a3_14_1_2_RNO[0] .INIT=16'h0001;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_6_0[1]  (
	.A(LFT_SHUNT_EN_c),
	.B(GANTRY_96V_IF_RE),
	.C(GANTRY_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_6_0_Z[1])
);
defparam \OPB_DO_18_iv_0_a3_6_0[1] .INIT=8'h02;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_2_0[7]  (
	.A(GANTRY_BRAKE_IF_REG_Z[7]),
	.B(GANTRY_BRAKE_IF_RE),
	.C(GANTRY_96V_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_2_0_Z[7])
);
defparam \OPB_DO_18_iv_0_a3_2_0[7] .INIT=8'h08;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_8_s[14]  (
	.A(EXT_BRAKE_IF_RE),
	.B(SERVICE_PENDANT_IF_RE),
	.C(MAINS_LEVEL_IF_RE),
	.D(STAND_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_8_out)
);
defparam \OPB_DO_18_iv_0_a2_8_s[14] .INIT=16'h0002;
// @15:484
  CFG4 OPB_m2_e_3_3_2 (
	.A(GANTRY_BRAKE_IF_RE),
	.B(PWR_IF_RE),
	.C(LIFT_MOTOR_SENSOR_IF_RE),
	.D(LIFT_96V_IF_RE),
	.Y(OPB_m2_e_3_3_2_Z)
);
defparam OPB_m2_e_3_3_2.INIT=16'h0100;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0_a2_1[20]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_EMOPS_IF_RE),
	.C(PWR_IF_RE),
	.Y(N_1951)
);
defparam \OPB_DO_18_0_iv_0_a2_1[20] .INIT=8'h02;
// @15:484
  CFG3 OPB_m1_e_2_1 (
	.A(GANTRY_BRAKE_IF_RE),
	.B(PWR_IF_RE),
	.C(LIFT_MOTOR_SENSOR_IF_RE),
	.Y(OPB_m1_e_2_1_Z)
);
defparam OPB_m1_e_2_1.INIT=8'h01;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_2[14]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_BRAKE_IF_RE),
	.C(GANTRY_EMOPS_IF_RE),
	.D(PWR_IF_RE),
	.Y(N_1955)
);
defparam \OPB_DO_18_iv_0_a2_2[14] .INIT=16'h0004;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[5]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[5]),
	.D(GANTRY_EMOPS_IF_REG_Z[5]),
	.Y(OPB_DO_18_iv_0_0_Z[5])
);
defparam \OPB_DO_18_iv_0_0[5] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[6]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[6]),
	.D(GANTRY_EMOPS_IF_REG_Z[6]),
	.Y(OPB_DO_18_iv_0_0_Z[6])
);
defparam \OPB_DO_18_iv_0_0[6] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[9]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[9]),
	.D(GANTRY_EMOPS_IF_REG_Z[9]),
	.Y(OPB_DO_18_iv_0_0_Z[9])
);
defparam \OPB_DO_18_iv_0_0[9] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[3]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[3]),
	.D(GANTRY_EMOPS_IF_REG_Z[3]),
	.Y(OPB_DO_18_iv_0_0_Z[3])
);
defparam \OPB_DO_18_iv_0_0[3] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[10]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[10]),
	.D(GANTRY_EMOPS_IF_REG_Z[10]),
	.Y(OPB_DO_18_iv_0_0_Z[10])
);
defparam \OPB_DO_18_iv_0_0[10] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[8]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[8]),
	.D(GANTRY_EMOPS_IF_REG_Z[8]),
	.Y(OPB_DO_18_iv_0_0_Z[8])
);
defparam \OPB_DO_18_iv_0_0[8] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[14]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[14]),
	.D(GANTRY_EMOPS_IF_REG_Z[14]),
	.Y(OPB_DO_18_iv_0_0_Z[14])
);
defparam \OPB_DO_18_iv_0_0[14] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[0]  (
	.A(FAN_EN_c),
	.B(P24V_GNT_EMOPS_EN_c),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_0_Z[0])
);
defparam \OPB_DO_18_iv_0_0[0] .INIT=16'hACA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[15]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[15]),
	.D(GANTRY_EMOPS_IF_REG_Z[15]),
	.Y(OPB_DO_18_iv_0_0_Z[15])
);
defparam \OPB_DO_18_iv_0_0[15] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[1]  (
	.A(GNT_EMOPS_EN_c),
	.B(P12V_ISO_EN_c),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_0_Z[1])
);
defparam \OPB_DO_18_iv_0_0[1] .INIT=16'hCAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[2]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[2]),
	.D(GANTRY_EMOPS_IF_REG_Z[2]),
	.Y(OPB_DO_18_iv_0_0_Z[2])
);
defparam \OPB_DO_18_iv_0_0[2] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[12]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[12]),
	.D(GANTRY_EMOPS_IF_REG_Z[12]),
	.Y(OPB_DO_18_iv_0_0_Z[12])
);
defparam \OPB_DO_18_iv_0_0[12] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[4]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[4]),
	.D(GANTRY_EMOPS_IF_REG_Z[4]),
	.Y(OPB_DO_18_iv_0_0_Z[4])
);
defparam \OPB_DO_18_iv_0_0[4] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[13]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[13]),
	.D(GANTRY_EMOPS_IF_REG_Z[13]),
	.Y(OPB_DO_18_iv_0_0_Z[13])
);
defparam \OPB_DO_18_iv_0_0[13] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_0[16]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[16]),
	.D(GANTRY_EMOPS_IF_REG_Z[16]),
	.Y(OPB_DO_18_0_iv_0_0_Z[16])
);
defparam \OPB_DO_18_0_iv_0_0[16] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_0[17]  (
	.A(GANTRY_EMOPS_IF_RE),
	.B(PWR_IF_RE),
	.C(POWER_IF_REG_Z[17]),
	.D(GANTRY_EMOPS_IF_REG_Z[17]),
	.Y(OPB_DO_18_0_iv_0_0_Z[17])
);
defparam \OPB_DO_18_0_iv_0_0[17] .INIT=16'hE2C0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_13_0[14]  (
	.A(DEBUG_IF_RE),
	.B(CCHL_IF_RE),
	.C(DEBUG_IF_REG_Z[14]),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_13_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a3_13_0[14] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_13_0[7]  (
	.A(DEBUG_IF_RE),
	.B(CCHL_IF_RE),
	.C(DEBUG_IF_REG_Z[7]),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_13_0_Z[7])
);
defparam \OPB_DO_18_iv_0_a3_13_0[7] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_13_0[10]  (
	.A(DEBUG_IF_RE),
	.B(CCHL_IF_RE),
	.C(DEBUG_IF_REG_Z[10]),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_13_0_Z[10])
);
defparam \OPB_DO_18_iv_0_a3_13_0[10] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_13_0[8]  (
	.A(DEBUG_IF_RE),
	.B(CCHL_IF_RE),
	.C(DEBUG_IF_REG_Z[8]),
	.D(ADCSELMUX_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_13_0_Z[8])
);
defparam \OPB_DO_18_iv_0_a3_13_0[8] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[8]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[8]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[8])
);
defparam \OPB_DO_18_iv_0_a3_9_0[8] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[4]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[4]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[4])
);
defparam \OPB_DO_18_iv_0_a3_9_0[4] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[14]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[14]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[14])
);
defparam \OPB_DO_18_iv_0_a3_9_0[14] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[15]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[15]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[15])
);
defparam \OPB_DO_18_iv_0_a3_9_0[15] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[0]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[0]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[0])
);
defparam \OPB_DO_18_iv_0_a3_9_0[0] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[7]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[7]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[7])
);
defparam \OPB_DO_18_iv_0_a3_9_0[7] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[12]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[12]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[12])
);
defparam \OPB_DO_18_iv_0_a3_9_0[12] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[10]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[10]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[10])
);
defparam \OPB_DO_18_iv_0_a3_9_0[10] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_9_0[2]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(STAND_IF_RE),
	.C(MAINS_LEVEL_IF_REG_Z[2]),
	.D(SERVICE_PENDANT_IF_RE),
	.Y(OPB_DO_18_iv_0_a3_9_0_Z[2])
);
defparam \OPB_DO_18_iv_0_a3_9_0[2] .INIT=16'h0020;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_10_1[1]  (
	.A(EXT_BRK2_DRV_EN_c),
	.B(LIFT_96V_IF_RE),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.Y(OPB_DO_18_iv_0_a3_10_1_Z[1])
);
defparam \OPB_DO_18_iv_0_a3_10_1[1] .INIT=8'h20;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_10_1[11]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(EXT_BRAKE_IF_RE),
	.C(OPB_DO_18_iv_0_a2_13_0_Z[14]),
	.D(OPB_DO_18_iv_0_a3_10_0_Z[11]),
	.Y(OPB_DO_18_iv_0_a3_10_1_Z[11])
);
defparam \OPB_DO_18_iv_0_a3_10_1[11] .INIT=16'h4000;
// @15:484
  CFG4 OPB_m6_e_6 (
	.A(SPD_EMOPS_IF_RE),
	.B(SPD_DMD_IF_RE),
	.C(OPB_m6_e_6_0_Z),
	.D(GANTRY_BRAKE_IF_RE),
	.Y(OPB_m6_e_6_Z)
);
defparam OPB_m6_e_6.INIT=16'h0010;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_a2_0[20]  (
	.A(OPB_DO_18_0_iv_0_a2_0_0[20]),
	.B(GANTRY_BRAKE_IF_RE),
	.C(OPB_m2_e_0_0_Z),
	.D(PWR_IF_RE),
	.Y(N_1950)
);
defparam \OPB_DO_18_0_iv_0_a2_0[20] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_a2[20]  (
	.A(PWR_IF_RE),
	.B(OPB_m2_e_0_0_Z),
	.C(SPD_DMD_IF_RE),
	.D(GANTRY_BRAKE_IF_RE),
	.Y(N_1949)
);
defparam \OPB_DO_18_0_iv_0_a2[20] .INIT=16'h0040;
// @15:484
  CFG4 OPB_m1_e_2_2 (
	.A(LIFT_MOTOR_SENSOR_IF_RE),
	.B(GANTRY_BRAKE_IF_RE),
	.C(PWR_IF_RE),
	.D(OPB_m2_e_0_0_Z),
	.Y(OPB_m1_e_2_2_Z)
);
defparam OPB_m1_e_2_2.INIT=16'h0100;
// @15:484
  CFG4 OPB_m1_e_2 (
	.A(OPB_m2_e_0_3_Z),
	.B(OPB_m2_e_0_0_Z),
	.C(OPB_m1_e_2_1_0_Z),
	.D(PWR_IF_RE),
	.Y(N_1941)
);
defparam OPB_m1_e_2.INIT=16'h0080;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[7]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[7]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_1835)
);
defparam \OPB_DO_18_iv_0_a3_1[7] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[6]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[6]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_1819)
);
defparam \OPB_DO_18_iv_0_a3_1[6] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[4]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[4]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_210)
);
defparam \OPB_DO_18_iv_0_a3_1[4] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[5]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[5]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_1803)
);
defparam \OPB_DO_18_iv_0_a3_1[5] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[3]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[3]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_194)
);
defparam \OPB_DO_18_iv_0_a3_1[3] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[2]  (
	.A(GNT_SHUNT_EN_c),
	.B(GANTRY_96V_IF_RE),
	.C(GANTRY_EMOPS_IF_RE),
	.D(PWR_IF_RE),
	.Y(N_178)
);
defparam \OPB_DO_18_iv_0_a3_1[2] .INIT=16'h0008;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_2[1]  (
	.A(N_1955),
	.B(GNT_BRK_SW_MON_c),
	.Y(N_163)
);
defparam \OPB_DO_18_iv_0_a3_2[1] .INIT=4'h8;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[0]  (
	.A(gnt_mot_pwr_en_1),
	.B(GANTRY_96V_IF_RE),
	.C(GANTRY_EMOPS_IF_RE),
	.D(PWR_IF_RE),
	.Y(N_146)
);
defparam \OPB_DO_18_iv_0_a3_1[0] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_a3[19]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[19]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_136)
);
defparam \OPB_DO_18_0_iv_0_a3[19] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_a3[18]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[18]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_128)
);
defparam \OPB_DO_18_0_iv_0_a3[18] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[13]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[13]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_1915)
);
defparam \OPB_DO_18_iv_0_a3_1[13] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[10]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[10]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_1883)
);
defparam \OPB_DO_18_iv_0_a3_1[10] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[9]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[9]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_1867)
);
defparam \OPB_DO_18_iv_0_a3_1[9] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[8]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[8]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_1851)
);
defparam \OPB_DO_18_iv_0_a3_1[8] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[15]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[15]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_91)
);
defparam \OPB_DO_18_iv_0_a3_1[15] .INIT=16'h0008;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_1[14]  (
	.A(GANTRY_96V_IF_RE),
	.B(GANTRY_96V_IF_REG_Z[14]),
	.C(PWR_IF_RE),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(N_75)
);
defparam \OPB_DO_18_iv_0_a3_1[14] .INIT=16'h0008;
  CFG4 un3_AD_MUX2_N_0_a2_RNIQITUI (
	.A(ADCSELMUX_IF_REG_Z[5]),
	.B(ADCSELMUX_IF_REG_Z[4]),
	.C(ADCSELMUX_IF_REG_Z[3]),
	.D(N_1965),
	.Y(un3_AD_MUX1_N_i)
);
defparam un3_AD_MUX2_N_0_a2_RNIQITUI.INIT=16'hF7FF;
  CFG4 un3_AD_MUX2_N_0_a2_RNIQITUI_0 (
	.A(ADCSELMUX_IF_REG_Z[5]),
	.B(ADCSELMUX_IF_REG_Z[4]),
	.C(ADCSELMUX_IF_REG_Z[3]),
	.D(N_1965),
	.Y(un3_AD_MUX2_N_i)
);
defparam un3_AD_MUX2_N_0_a2_RNIQITUI_0.INIT=16'hDFFF;
  CFG3 un3_AD_MUX5_N_0_a2_RNIBSJUC (
	.A(ADCSELMUX_IF_REG_Z[5]),
	.B(N_1966),
	.C(N_1965),
	.Y(un3_AD_MUX3_N_i)
);
defparam un3_AD_MUX5_N_0_a2_RNIBSJUC.INIT=8'hBF;
  CFG4 un3_AD_MUX5_N_0_a2_RNI3ET9F (
	.A(ADCSELMUX_IF_REG_Z[7]),
	.B(ADCSELMUX_IF_REG_Z[6]),
	.C(ADCSELMUX_IF_REG_Z[5]),
	.D(N_1966),
	.Y(un3_AD_MUX4_N_i)
);
defparam un3_AD_MUX5_N_0_a2_RNI3ET9F.INIT=16'hDFFF;
  CFG4 un3_AD_MUX5_N_0_a2_RNI3ET9F_0 (
	.A(ADCSELMUX_IF_REG_Z[7]),
	.B(ADCSELMUX_IF_REG_Z[6]),
	.C(ADCSELMUX_IF_REG_Z[5]),
	.D(N_1966),
	.Y(un3_AD_MUX5_N_i)
);
defparam un3_AD_MUX5_N_0_a2_RNI3ET9F_0.INIT=16'hBFFF;
// @15:484
  CFG3 \OPB_DO_18_iv_0_1[12]  (
	.A(OPB_DO_18_iv_0_0_Z[12]),
	.B(N_1951),
	.C(GANTRY_96V_IF_REG_Z[12]),
	.Y(OPB_DO_18_iv_0_1_Z[12])
);
defparam \OPB_DO_18_iv_0_1[12] .INIT=8'hEA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_1[7]  (
	.A(PWR_IF_RE),
	.B(N_1835),
	.C(GANTRY_EMOPS_IF_REG_Z[7]),
	.D(GANTRY_EMOPS_IF_RE),
	.Y(OPB_DO_18_iv_0_1_Z[7])
);
defparam \OPB_DO_18_iv_0_1[7] .INIT=16'hDCCC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_0[7]  (
	.A(POWER_IF_REG_Z[7]),
	.B(GANTRY_EMOPS_IF_RE),
	.C(PWR_IF_RE),
	.D(OPB_DO_18_iv_0_a3_2_0_Z[7]),
	.Y(OPB_DO_18_iv_0_0_Z[7])
);
defparam \OPB_DO_18_iv_0_0[7] .INIT=16'hA3A0;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0_1[16]  (
	.A(OPB_DO_18_0_iv_0_0_Z[16]),
	.B(N_1951),
	.C(GANTRY_96V_IF_REG_Z[16]),
	.Y(OPB_DO_18_0_iv_0_1_Z[16])
);
defparam \OPB_DO_18_0_iv_0_1[16] .INIT=8'hEA;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0_1[17]  (
	.A(OPB_DO_18_0_iv_0_0_Z[17]),
	.B(N_1951),
	.C(GANTRY_96V_IF_REG_Z[17]),
	.Y(OPB_DO_18_0_iv_0_1_Z[17])
);
defparam \OPB_DO_18_0_iv_0_1[17] .INIT=8'hEA;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_6[1]  (
	.A(OPB_DO_18_iv_0_a3_6_0_Z[1]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_m2_e_3_3_2_Z),
	.Y(N_167)
);
defparam \OPB_DO_18_iv_0_a3_6[1] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_1[14]  (
	.A(OPB_DO_18_iv_0_a2_1_0_Z[14]),
	.B(GANTRY_BRAKE_IF_RE),
	.C(OPB_m2_e_0_0_Z),
	.D(PWR_IF_RE),
	.Y(N_1954)
);
defparam \OPB_DO_18_iv_0_a2_1[14] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_3_3[14]  (
	.A(OPB_DO_18_iv_0_a2_3_3_2_Z[14]),
	.B(GANTRY_BRAKE_IF_RE),
	.C(OPB_m2_e_0_0_Z),
	.D(PWR_IF_RE),
	.Y(OPB_DO_18_iv_0_a2_3_3_Z[14])
);
defparam \OPB_DO_18_iv_0_a2_3_3[14] .INIT=16'h0020;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_6[7]  (
	.A(LIFT_96V_IF_REG_Z[7]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_m2_e_0_0_Z),
	.D(OPB_m2_e_3_3_2_Z),
	.Y(N_1840)
);
defparam \OPB_DO_18_iv_0_a3_6[7] .INIT=16'h8000;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_7[15]  (
	.A(STAND_IF_REG_Z[15]),
	.B(OPB_DO_18_iv_0_a2_5_0_Z[14]),
	.C(N_1941),
	.Y(N_97)
);
defparam \OPB_DO_18_iv_0_a3_7[15] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_5[14]  (
	.A(OPB_m1_e_2_1_Z),
	.B(OPB_DO_18_iv_0_a2_5_0_Z[14]),
	.C(OPB_m2_e_0_3_Z),
	.D(OPB_m2_e_0_0_Z),
	.Y(N_1961)
);
defparam \OPB_DO_18_iv_0_a2_5[14] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14_1_2_RNI11GIN3[0]  (
	.A(GANTRY_BRAKE_IF_RE),
	.B(OPB_m6_e_6_0_Z),
	.C(OPB_m6_e_7),
	.D(OPB_m2_e_0_3_Z),
	.Y(N_1946)
);
defparam \OPB_DO_18_iv_0_a3_14_1_2_RNI11GIN3[0] .INIT=16'h4000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_4[7]  (
	.A(PWR_IF_RE),
	.B(SPD_EMOPS_IF_REG_Z[7]),
	.C(OPB_m2_e_0_0_Z),
	.D(OPB_DO_18_0_iv_0_a2_0_1_Z[20]),
	.Y(N_1838)
);
defparam \OPB_DO_18_iv_0_a3_4[7] .INIT=16'h4000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_6[4]  (
	.A(LIFT_96V_IF_REG_Z[4]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_m2_e_0_0_Z),
	.D(OPB_m2_e_3_3_2_Z),
	.Y(N_215)
);
defparam \OPB_DO_18_iv_0_a3_6[4] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_4[3]  (
	.A(OPB_DO_18_0_iv_0_a2_0_1_Z[20]),
	.B(OPB_m2_e_0_0_Z),
	.C(LAT_LNG_BRK_RLS_c),
	.D(PWR_IF_RE),
	.Y(N_197)
);
defparam \OPB_DO_18_iv_0_a3_4[3] .INIT=16'h0080;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_4[1]  (
	.A(OPB_DO_18_0_iv_0_a2_0_1_Z[20]),
	.B(OPB_m2_e_0_0_Z),
	.C(EMOPS_STAT2_c),
	.D(PWR_IF_RE),
	.Y(N_165)
);
defparam \OPB_DO_18_iv_0_a3_4[1] .INIT=16'h0080;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_a3_1[20]  (
	.A(PWR_IF_RE),
	.B(SPD_EMOPS_IF_REG_Z[20]),
	.C(OPB_m2_e_0_0_Z),
	.D(OPB_DO_18_0_iv_0_a2_0_1_Z[20]),
	.Y(N_70)
);
defparam \OPB_DO_18_0_iv_0_a3_1[20] .INIT=16'h4000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_4[15]  (
	.A(PWR_IF_RE),
	.B(SPD_EMOPS_IF_REG_Z[15]),
	.C(OPB_m2_e_0_0_Z),
	.D(OPB_DO_18_0_iv_0_a2_0_1_Z[20]),
	.Y(N_94)
);
defparam \OPB_DO_18_iv_0_a3_4[15] .INIT=16'h4000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[5]  (
	.A(N_1949),
	.B(N_1950),
	.C(SPARE_MON_c),
	.D(EM_CCH_24V_EN_c),
	.Y(OPB_DO_18_iv_0_3_Z[5])
);
defparam \OPB_DO_18_iv_0_3[5] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[5]  (
	.A(GANTRY_BRAKE_IF_REG_Z[5]),
	.B(OPB_DO_18_iv_0_0_Z[5]),
	.C(N_1803),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[5])
);
defparam \OPB_DO_18_iv_0_2[5] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[6]  (
	.A(SPD_DMD_IF_REG_Z[6]),
	.B(SPD_EMOPS_IF_REG_Z[6]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[6])
);
defparam \OPB_DO_18_iv_0_3[6] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[6]  (
	.A(GANTRY_BRAKE_IF_REG_Z[6]),
	.B(OPB_DO_18_iv_0_0_Z[6]),
	.C(N_1819),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[6])
);
defparam \OPB_DO_18_iv_0_2[6] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[9]  (
	.A(SPD_DMD_IF_REG_Z[9]),
	.B(SPD_EMOPS_IF_REG_Z[9]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[9])
);
defparam \OPB_DO_18_iv_0_3[9] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[9]  (
	.A(GANTRY_BRAKE_IF_REG_Z[9]),
	.B(OPB_DO_18_iv_0_0_Z[9]),
	.C(N_1867),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[9])
);
defparam \OPB_DO_18_iv_0_2[9] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[3]  (
	.A(GANTRY_BRAKE_IF_REG_Z[3]),
	.B(OPB_DO_18_iv_0_0_Z[3]),
	.C(N_194),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[3])
);
defparam \OPB_DO_18_iv_0_2[3] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[10]  (
	.A(SPD_DMD_IF_REG_Z[10]),
	.B(SPD_EMOPS_IF_REG_Z[10]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[10])
);
defparam \OPB_DO_18_iv_0_3[10] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[10]  (
	.A(GANTRY_BRAKE_IF_REG_Z[10]),
	.B(OPB_DO_18_iv_0_0_Z[10]),
	.C(N_1883),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[10])
);
defparam \OPB_DO_18_iv_0_2[10] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[8]  (
	.A(SPD_DMD_IF_REG_Z[8]),
	.B(SPD_EMOPS_IF_REG_Z[8]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[8])
);
defparam \OPB_DO_18_iv_0_3[8] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[8]  (
	.A(GANTRY_BRAKE_IF_REG_Z[8]),
	.B(OPB_DO_18_iv_0_0_Z[8]),
	.C(N_1851),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[8])
);
defparam \OPB_DO_18_iv_0_2[8] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[14]  (
	.A(SPD_DMD_IF_REG_Z[14]),
	.B(SPD_EMOPS_IF_REG_Z[14]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[14])
);
defparam \OPB_DO_18_iv_0_3[14] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[14]  (
	.A(GANTRY_BRAKE_IF_REG_Z[14]),
	.B(OPB_DO_18_iv_0_0_Z[14]),
	.C(N_75),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[14])
);
defparam \OPB_DO_18_iv_0_2[14] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[0]  (
	.A(EMOPS_STAT1_c),
	.B(GNT_HW_EN_MON_c),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[0])
);
defparam \OPB_DO_18_iv_0_3[0] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[0]  (
	.A(N_146),
	.B(N_1955),
	.C(GNT_BRK_EXT_EN_c),
	.D(OPB_DO_18_iv_0_0_Z[0]),
	.Y(OPB_DO_18_iv_0_2_Z[0])
);
defparam \OPB_DO_18_iv_0_2[0] .INIT=16'hFFEA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[15]  (
	.A(GANTRY_BRAKE_IF_REG_Z[15]),
	.B(OPB_DO_18_iv_0_0_Z[15]),
	.C(N_91),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[15])
);
defparam \OPB_DO_18_iv_0_2[15] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[2]  (
	.A(LFT_HW_EN_MON_c),
	.B(LFT_ROT_BRK_RLS_c),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[2])
);
defparam \OPB_DO_18_iv_0_3[2] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[2]  (
	.A(GANTRY_BRAKE_IF_REG_Z[2]),
	.B(OPB_DO_18_iv_0_0_Z[2]),
	.C(N_178),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[2])
);
defparam \OPB_DO_18_iv_0_2[2] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[12]  (
	.A(SPD_DMD_IF_REG_Z[12]),
	.B(SPD_EMOPS_IF_REG_Z[12]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[12])
);
defparam \OPB_DO_18_iv_0_3[12] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[4]  (
	.A(N_1949),
	.B(N_1950),
	.C(SRVC_CCH_GNT_N_c),
	.D(DMD_PWR_OK_c),
	.Y(OPB_DO_18_iv_0_3_Z[4])
);
defparam \OPB_DO_18_iv_0_3[4] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[4]  (
	.A(GANTRY_BRAKE_IF_REG_Z[4]),
	.B(OPB_DO_18_iv_0_0_Z[4]),
	.C(N_210),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[4])
);
defparam \OPB_DO_18_iv_0_2[4] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[11]  (
	.A(LIFT_96V_IF_REG_Z[11]),
	.B(OPB_DO_18_iv_0_a3_10_1_Z[11]),
	.C(N_1941),
	.D(N_1957),
	.Y(OPB_DO_18_iv_0_6_Z[11])
);
defparam \OPB_DO_18_iv_0_6[11] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[11]  (
	.A(SPD_DMD_IF_REG_Z[11]),
	.B(SPD_EMOPS_IF_REG_Z[11]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[11])
);
defparam \OPB_DO_18_iv_0_3[11] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[13]  (
	.A(SPD_DMD_IF_REG_Z[13]),
	.B(SPD_EMOPS_IF_REG_Z[13]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_3_Z[13])
);
defparam \OPB_DO_18_iv_0_3[13] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[13]  (
	.A(GANTRY_BRAKE_IF_REG_Z[13]),
	.B(OPB_DO_18_iv_0_0_Z[13]),
	.C(N_1915),
	.D(N_1955),
	.Y(OPB_DO_18_iv_0_2_Z[13])
);
defparam \OPB_DO_18_iv_0_2[13] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_3[7]  (
	.A(OPB_DO_18_iv_0_a3_7_1_Z[7]),
	.B(OPB_m2_e_0_3_Z),
	.C(N_1840),
	.D(OPB_m1_e_2_2_Z),
	.Y(OPB_DO_18_iv_0_3_Z[7])
);
defparam \OPB_DO_18_iv_0_3[7] .INIT=16'hF8F0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_3[16]  (
	.A(SPD_DMD_IF_REG_Z[16]),
	.B(SPD_EMOPS_IF_REG_Z[16]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_0_iv_0_3_Z[16])
);
defparam \OPB_DO_18_0_iv_0_3[16] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_3[17]  (
	.A(SPD_DMD_IF_REG_Z[17]),
	.B(SPD_EMOPS_IF_REG_Z[17]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_0_iv_0_3_Z[17])
);
defparam \OPB_DO_18_0_iv_0_3[17] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_1[19]  (
	.A(SPD_DMD_IF_REG_Z[19]),
	.B(SPD_EMOPS_IF_REG_Z[19]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_0_iv_0_1_Z[19])
);
defparam \OPB_DO_18_0_iv_0_1[19] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_1[18]  (
	.A(SPD_DMD_IF_REG_Z[18]),
	.B(SPD_EMOPS_IF_REG_Z[18]),
	.C(N_1950),
	.D(N_1949),
	.Y(OPB_DO_18_0_iv_0_1_Z[18])
);
defparam \OPB_DO_18_0_iv_0_1[18] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_0[20]  (
	.A(SPD_DMD_IF_REG_Z[20]),
	.B(GANTRY_96V_IF_REG_Z[20]),
	.C(N_1951),
	.D(N_1949),
	.Y(OPB_DO_18_0_iv_0_0_Z[20])
);
defparam \OPB_DO_18_0_iv_0_0[20] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_0[21]  (
	.A(SPD_DMD_IF_REG_Z[21]),
	.B(GANTRY_96V_IF_REG_Z[21]),
	.C(N_1951),
	.D(N_1949),
	.Y(OPB_DO_18_0_iv_0_0_Z[21])
);
defparam \OPB_DO_18_0_iv_0_0[21] .INIT=16'hEAC0;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_9[14]  (
	.A(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_9_0_Z[14]),
	.Y(N_1779)
);
defparam \OPB_DO_18_iv_0_a3_9[14] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_13[14]  (
	.A(OPB_DO_18_iv_0_a3_13_0_Z[14]),
	.B(OPB_m6_e_6_Z),
	.C(OPB_m6_e_7),
	.Y(N_1781)
);
defparam \OPB_DO_18_iv_0_a3_13[14] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_9[15]  (
	.A(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_9_0_Z[15]),
	.Y(N_99)
);
defparam \OPB_DO_18_iv_0_a3_9[15] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_9[8]  (
	.A(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_9_0_Z[8]),
	.Y(N_1859)
);
defparam \OPB_DO_18_iv_0_a3_9[8] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_13[8]  (
	.A(OPB_DO_18_iv_0_a3_13_0_Z[8]),
	.B(OPB_m6_e_6_Z),
	.C(OPB_m6_e_7),
	.Y(N_1863)
);
defparam \OPB_DO_18_iv_0_a3_13[8] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_9[0]  (
	.A(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_9_0_Z[0]),
	.Y(N_154)
);
defparam \OPB_DO_18_iv_0_a3_9[0] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_9[7]  (
	.A(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_9_0_Z[7]),
	.Y(N_1843)
);
defparam \OPB_DO_18_iv_0_a3_9[7] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_9[4]  (
	.A(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_9_0_Z[4]),
	.Y(N_1795)
);
defparam \OPB_DO_18_iv_0_a3_9[4] .INIT=8'h80;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0_a2_2[20]  (
	.A(CCHL_IF_RE),
	.B(OPB_m6_e_6_Z),
	.C(OPB_m6_e_7),
	.Y(N_1956)
);
defparam \OPB_DO_18_0_iv_0_a2_2[20] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_11[1]  (
	.A(LFT_SER_SYNC_c),
	.B(CCHL_IF_RE),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_172)
);
defparam \OPB_DO_18_iv_0_a3_11[1] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_7[1]  (
	.A(STAND_IF_RE),
	.B(STAND_IF_REG_Z[1]),
	.C(OPB_m1_e_2_2_Z),
	.D(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.Y(N_168)
);
defparam \OPB_DO_18_iv_0_a3_7[1] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_11[11]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[11]),
	.C(OPB_m6_e_7),
	.D(OPB_m6_e_6_Z),
	.Y(N_332)
);
defparam \OPB_DO_18_iv_0_a3_11[11] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_4[14]  (
	.A(MAINS_LEVEL_IF_RE),
	.B(OPB_DO_18_iv_0_a2_13_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_1960)
);
defparam \OPB_DO_18_iv_0_a2_4[14] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_0[14]  (
	.A(CCHL_IF_RE),
	.B(OPB_DO_18_iv_0_a2_0_1_0_Z[14]),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_1953)
);
defparam \OPB_DO_18_iv_0_a2_0[14] .INIT=16'h4000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a2_8[14]  (
	.A(OPB_DO_18_iv_0_a2_8_out),
	.B(OPB_m2_e_0_0_Z),
	.C(OPB_m1_e_2_1_Z),
	.D(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.Y(N_1964)
);
defparam \OPB_DO_18_iv_0_a2_8[14] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0[23]  (
	.A(SPD_EMOPS_IF_REG_Z[23]),
	.B(GANTRY_96V_IF_REG_Z[23]),
	.C(N_1951),
	.D(N_1950),
	.Y(OPB_DO_18[23])
);
defparam \OPB_DO_18_0_iv_0[23] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0[22]  (
	.A(SPD_EMOPS_IF_REG_Z[22]),
	.B(GANTRY_96V_IF_REG_Z[22]),
	.C(N_1951),
	.D(N_1950),
	.Y(OPB_DO_18[22])
);
defparam \OPB_DO_18_0_iv_0[22] .INIT=16'hEAC0;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_7[4]  (
	.A(STAND_IF_REG_Z[4]),
	.B(OPB_DO_18_iv_0_a2_5_0_Z[14]),
	.C(N_1941),
	.Y(N_216)
);
defparam \OPB_DO_18_iv_0_a3_7[4] .INIT=8'h80;
// @15:484
  CFG2 \OPB_DO_18_iv_0_a3_5[1]  (
	.A(N_1954),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[1]),
	.Y(N_166)
);
defparam \OPB_DO_18_iv_0_a3_5[1] .INIT=4'h8;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_7[12]  (
	.A(STAND_IF_REG_Z[12]),
	.B(OPB_DO_18_iv_0_a2_5_0_Z[14]),
	.C(N_1941),
	.Y(N_1905)
);
defparam \OPB_DO_18_iv_0_a3_7[12] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[5]  (
	.A(LIFT_96V_IF_REG_Z[5]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[5]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_5_Z[5])
);
defparam \OPB_DO_18_iv_0_5[5] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[6]  (
	.A(LIFT_96V_IF_REG_Z[6]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[6]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_5_Z[6])
);
defparam \OPB_DO_18_iv_0_5[6] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[9]  (
	.A(LIFT_96V_IF_REG_Z[9]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[9]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_5_Z[9])
);
defparam \OPB_DO_18_iv_0_5[9] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_4[3]  (
	.A(N_197),
	.B(GNT_ST_DISB_MON_c),
	.C(N_1949),
	.D(OPB_DO_18_iv_0_2_Z[3]),
	.Y(OPB_DO_18_iv_0_4_Z[3])
);
defparam \OPB_DO_18_iv_0_4[3] .INIT=16'hFFEA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[10]  (
	.A(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_7_0_Z[10]),
	.D(OPB_DO_18_iv_0_a3_9_0_Z[10]),
	.Y(OPB_DO_18_iv_0_6_Z[10])
);
defparam \OPB_DO_18_iv_0_6[10] .INIT=16'h8880;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[10]  (
	.A(LIFT_96V_IF_REG_Z[10]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[10]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_5_Z[10])
);
defparam \OPB_DO_18_iv_0_5[10] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[8]  (
	.A(LIFT_96V_IF_REG_Z[8]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[8]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_5_Z[8])
);
defparam \OPB_DO_18_iv_0_5[8] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[14]  (
	.A(LIFT_96V_IF_REG_Z[14]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[14]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_5_Z[14])
);
defparam \OPB_DO_18_iv_0_5[14] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[0]  (
	.A(OPB_DO_18_iv_0_a2_7_0_Z[14]),
	.B(N_1946),
	.C(AD_SEL0_c),
	.D(OPB_DO_18_iv_0_a3_11_0_Z[0]),
	.Y(OPB_DO_18_iv_0_8_Z[0])
);
defparam \OPB_DO_18_iv_0_8[0] .INIT=16'hCC80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[15]  (
	.A(LIFT_96V_IF_REG_Z[15]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[15]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_6_Z[15])
);
defparam \OPB_DO_18_iv_0_6[15] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_4[15]  (
	.A(OPB_DO_18_iv_0_2_Z[15]),
	.B(N_1949),
	.C(SPD_DMD_IF_REG_Z[15]),
	.D(N_94),
	.Y(OPB_DO_18_iv_0_4_Z[15])
);
defparam \OPB_DO_18_iv_0_4[15] .INIT=16'hFFEA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[1]  (
	.A(LFT_ST_DISB_MON_c),
	.B(N_163),
	.C(N_172),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_5_Z[1])
);
defparam \OPB_DO_18_iv_0_5[1] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_2[1]  (
	.A(OPB_DO_18_iv_0_0_Z[1]),
	.B(gnt_brk_pwr_en_1),
	.C(N_167),
	.D(N_1951),
	.Y(OPB_DO_18_iv_0_2_Z[1])
);
defparam \OPB_DO_18_iv_0_2[1] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[2]  (
	.A(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.B(OPB_m1_e_2_2_Z),
	.C(OPB_DO_18_iv_0_a3_7_0_Z[2]),
	.D(OPB_DO_18_iv_0_a3_9_0_Z[2]),
	.Y(OPB_DO_18_iv_0_6_Z[2])
);
defparam \OPB_DO_18_iv_0_6[2] .INIT=16'h8880;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[2]  (
	.A(N_1954),
	.B(N_1957),
	.C(LIFT_MOTOR_SENSOR_IF_REG_Z[2]),
	.D(LFT_EMOPS_EN_c),
	.Y(OPB_DO_18_iv_0_5_Z[2])
);
defparam \OPB_DO_18_iv_0_5[2] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[12]  (
	.A(LIFT_96V_IF_REG_Z[12]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[12]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_5_Z[12])
);
defparam \OPB_DO_18_iv_0_5[12] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_5[13]  (
	.A(LIFT_MOTOR_SENSOR_IF_REG_Z[13]),
	.B(OPB_DO_18_iv_0_a3_7_0_Z[13]),
	.C(N_1941),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_5_Z[13])
);
defparam \OPB_DO_18_iv_0_5[13] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_4[7]  (
	.A(SPD_DMD_IF_REG_Z[7]),
	.B(OPB_DO_18_iv_0_0_Z[7]),
	.C(OPB_DO_18_iv_0_1_Z[7]),
	.D(N_1949),
	.Y(OPB_DO_18_iv_0_4_Z[7])
);
defparam \OPB_DO_18_iv_0_4[7] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_5[16]  (
	.A(LIFT_96V_IF_REG_Z[16]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[16]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_0_iv_0_5_Z[16])
);
defparam \OPB_DO_18_0_iv_0_5[16] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_4[16]  (
	.A(N_1955),
	.B(OPB_DO_18_0_iv_0_3_Z[16]),
	.C(GANTRY_BRAKE_IF_REG_Z[16]),
	.D(OPB_DO_18_0_iv_0_1_Z[16]),
	.Y(OPB_DO_18_0_iv_0_4_Z[16])
);
defparam \OPB_DO_18_0_iv_0_4[16] .INIT=16'hFFEC;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_5[17]  (
	.A(LIFT_96V_IF_REG_Z[17]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[17]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_0_iv_0_5_Z[17])
);
defparam \OPB_DO_18_0_iv_0_5[17] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_4[17]  (
	.A(N_1955),
	.B(OPB_DO_18_0_iv_0_3_Z[17]),
	.C(GANTRY_BRAKE_IF_REG_Z[17]),
	.D(OPB_DO_18_0_iv_0_1_Z[17]),
	.Y(OPB_DO_18_0_iv_0_4_Z[17])
);
defparam \OPB_DO_18_0_iv_0_4[17] .INIT=16'hFFEC;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_3[19]  (
	.A(LIFT_96V_IF_REG_Z[19]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[19]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_0_iv_0_3_Z[19])
);
defparam \OPB_DO_18_0_iv_0_3[19] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_2[19]  (
	.A(N_136),
	.B(GANTRY_BRAKE_IF_REG_Z[19]),
	.C(OPB_DO_18_0_iv_0_1_Z[19]),
	.D(N_1955),
	.Y(OPB_DO_18_0_iv_0_2_Z[19])
);
defparam \OPB_DO_18_0_iv_0_2[19] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_3[18]  (
	.A(LIFT_96V_IF_REG_Z[18]),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[18]),
	.C(N_1957),
	.D(N_1954),
	.Y(OPB_DO_18_0_iv_0_3_Z[18])
);
defparam \OPB_DO_18_0_iv_0_3[18] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_2[18]  (
	.A(N_128),
	.B(GANTRY_BRAKE_IF_REG_Z[18]),
	.C(OPB_DO_18_0_iv_0_1_Z[18]),
	.D(N_1955),
	.Y(OPB_DO_18_0_iv_0_2_Z[18])
);
defparam \OPB_DO_18_0_iv_0_2[18] .INIT=16'hFEFA;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0[21]  (
	.A(OPB_DO_18_0_iv_0_0_Z[21]),
	.B(SPD_EMOPS_IF_REG_Z[21]),
	.C(N_1950),
	.Y(OPB_DO_18[21])
);
defparam \OPB_DO_18_0_iv_0[21] .INIT=8'hEA;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_8[6]  (
	.A(SERVICE_PENDANT_IF_REG_Z[6]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.Y(N_1826)
);
defparam \OPB_DO_18_iv_0_a3_8[6] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_10[6]  (
	.A(EXT_BRAKE_IF_REG_Z[6]),
	.B(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_1828)
);
defparam \OPB_DO_18_iv_0_a3_10[6] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_10[5]  (
	.A(EXT_BRAKE_IF_REG_Z[5]),
	.B(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_1812)
);
defparam \OPB_DO_18_iv_0_a3_10[5] .INIT=16'h8000;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_8[5]  (
	.A(SERVICE_PENDANT_IF_REG_Z[5]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.Y(N_1810)
);
defparam \OPB_DO_18_iv_0_a3_8[5] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_10[2]  (
	.A(EXT_BRK3_DRV_EN_c),
	.B(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_187)
);
defparam \OPB_DO_18_iv_0_a3_10[2] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_12[1]  (
	.A(AD_SEL1_c),
	.B(OPB_DO_18_iv_0_a2_7_0_Z[14]),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_173)
);
defparam \OPB_DO_18_iv_0_a3_12[1] .INIT=16'h8000;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_8[1]  (
	.A(SERVICE_PENDANT_IF_REG_Z[1]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.Y(N_169)
);
defparam \OPB_DO_18_iv_0_a3_8[1] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_a3_9[17]  (
	.A(OPB_DO_18_iv_0_a2_0_1_0_Z[14]),
	.B(N_1946),
	.C(DEBUG_IF_REG_Z[17]),
	.D(CCHL_IF_RE),
	.Y(N_115)
);
defparam \OPB_DO_18_0_iv_0_a3_9[17] .INIT=16'h0080;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_12[13]  (
	.A(ADCSELMUX_IF_REG_Z[13]),
	.B(OPB_DO_18_iv_0_a2_7_0_Z[14]),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_1926)
);
defparam \OPB_DO_18_iv_0_a3_12[13] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_12[12]  (
	.A(ADCSELMUX_IF_REG_Z[12]),
	.B(OPB_DO_18_iv_0_a2_7_0_Z[14]),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_1910)
);
defparam \OPB_DO_18_iv_0_a3_12[12] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_12[10]  (
	.A(ADCSELMUX_IF_REG_Z[10]),
	.B(OPB_DO_18_iv_0_a2_7_0_Z[14]),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_317)
);
defparam \OPB_DO_18_iv_0_a3_12[10] .INIT=16'h8000;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_8[10]  (
	.A(SERVICE_PENDANT_IF_REG_Z[10]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.Y(N_1890)
);
defparam \OPB_DO_18_iv_0_a3_8[10] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_10[9]  (
	.A(EXT_BRAKE_IF_REG_Z[9]),
	.B(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_1876)
);
defparam \OPB_DO_18_iv_0_a3_10[9] .INIT=16'h8000;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_8[9]  (
	.A(SERVICE_PENDANT_IF_REG_Z[9]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.Y(N_1874)
);
defparam \OPB_DO_18_iv_0_a3_8[9] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_12[8]  (
	.A(ADCSELMUX_IF_REG_Z[8]),
	.B(OPB_DO_18_iv_0_a2_7_0_Z[14]),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_1862)
);
defparam \OPB_DO_18_iv_0_a3_12[8] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_11[8]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[8]),
	.C(OPB_m6_e_7),
	.D(OPB_m6_e_6_Z),
	.Y(N_1861)
);
defparam \OPB_DO_18_iv_0_a3_11[8] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_10[8]  (
	.A(EXT_BRAKE_IF_REG_Z[8]),
	.B(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_1860)
);
defparam \OPB_DO_18_iv_0_a3_10[8] .INIT=16'h8000;
// @15:484
  CFG3 \OPB_DO_18_iv_0_a3_8[8]  (
	.A(SERVICE_PENDANT_IF_REG_Z[8]),
	.B(OPB_m2_e_0_3_Z),
	.C(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.Y(N_1858)
);
defparam \OPB_DO_18_iv_0_a3_8[8] .INIT=8'h80;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_12[14]  (
	.A(ADCSELMUX_IF_REG_Z[14]),
	.B(OPB_DO_18_iv_0_a2_7_0_Z[14]),
	.C(OPB_m6_e_6_Z),
	.D(OPB_m6_e_7),
	.Y(N_86)
);
defparam \OPB_DO_18_iv_0_a3_12[14] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_11[14]  (
	.A(CCHL_IF_RE),
	.B(CCHL_IF_REG_Z[14]),
	.C(OPB_m6_e_7),
	.D(OPB_m6_e_6_Z),
	.Y(N_1780)
);
defparam \OPB_DO_18_iv_0_a3_11[14] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_10[14]  (
	.A(EXT_BRAKE_IF_REG_Z[14]),
	.B(OPB_DO_18_iv_0_a2_11_0_Z[14]),
	.C(OPB_DO_18_iv_0_a2_8_out),
	.D(OPB_m1_e_2_2_Z),
	.Y(N_84)
);
defparam \OPB_DO_18_iv_0_a3_10[14] .INIT=16'h8000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_10[5]  (
	.A(DEBUG_IF_REG_Z[5]),
	.B(ADCSELMUX_IF_REG_Z[5]),
	.C(N_1963),
	.D(N_1953),
	.Y(OPB_DO_18_iv_0_10_Z[5])
);
defparam \OPB_DO_18_iv_0_10[5] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[5]  (
	.A(STAND_IF_REG_Z[5]),
	.B(MAINS_LEVEL_IF_REG_Z[5]),
	.C(N_1961),
	.D(N_1960),
	.Y(OPB_DO_18_iv_0_8_Z[5])
);
defparam \OPB_DO_18_iv_0_8[5] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[5]  (
	.A(OPB_DO_18_iv_0_a3_11_0_Z[5]),
	.B(OPB_DO_18_iv_0_2_Z[5]),
	.C(OPB_DO_18_iv_0_3_Z[5]),
	.D(N_1946),
	.Y(OPB_DO_18_iv_0_6_Z[5])
);
defparam \OPB_DO_18_iv_0_6[5] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_10[6]  (
	.A(DEBUG_IF_REG_Z[6]),
	.B(ADCSELMUX_IF_REG_Z[6]),
	.C(N_1963),
	.D(N_1953),
	.Y(OPB_DO_18_iv_0_10_Z[6])
);
defparam \OPB_DO_18_iv_0_10[6] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[6]  (
	.A(STAND_IF_REG_Z[6]),
	.B(MAINS_LEVEL_IF_REG_Z[6]),
	.C(N_1961),
	.D(N_1960),
	.Y(OPB_DO_18_iv_0_8_Z[6])
);
defparam \OPB_DO_18_iv_0_8[6] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[6]  (
	.A(OPB_DO_18_iv_0_2_Z[6]),
	.B(OPB_DO_18_iv_0_a3_11_0_Z[6]),
	.C(OPB_DO_18_iv_0_3_Z[6]),
	.D(N_1946),
	.Y(OPB_DO_18_iv_0_6_Z[6])
);
defparam \OPB_DO_18_iv_0_6[6] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_10[9]  (
	.A(DEBUG_IF_REG_Z[9]),
	.B(ADCSELMUX_IF_REG_Z[9]),
	.C(N_1963),
	.D(N_1953),
	.Y(OPB_DO_18_iv_0_10_Z[9])
);
defparam \OPB_DO_18_iv_0_10[9] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[9]  (
	.A(STAND_IF_REG_Z[9]),
	.B(MAINS_LEVEL_IF_REG_Z[9]),
	.C(N_1961),
	.D(N_1960),
	.Y(OPB_DO_18_iv_0_8_Z[9])
);
defparam \OPB_DO_18_iv_0_8[9] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[9]  (
	.A(OPB_DO_18_iv_0_2_Z[9]),
	.B(OPB_DO_18_iv_0_a3_11_0_Z[9]),
	.C(OPB_DO_18_iv_0_3_Z[9]),
	.D(N_1946),
	.Y(OPB_DO_18_iv_0_6_Z[9])
);
defparam \OPB_DO_18_iv_0_6[9] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_10[3]  (
	.A(DEBUG_IF_REG_Z[3]),
	.B(ADCSELMUX_IF_REG_Z[3]),
	.C(N_1963),
	.D(N_1953),
	.Y(OPB_DO_18_iv_0_10_Z[3])
);
defparam \OPB_DO_18_iv_0_10[3] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[3]  (
	.A(STAND_IF_REG_Z[3]),
	.B(MAINS_LEVEL_IF_REG_Z[3]),
	.C(N_1961),
	.D(N_1960),
	.Y(OPB_DO_18_iv_0_8_Z[3])
);
defparam \OPB_DO_18_iv_0_8[3] .INIT=16'hECA0;
// @15:484
  CFG3 \OPB_DO_18_iv_0_8[10]  (
	.A(OPB_DO_18_iv_0_5_Z[10]),
	.B(OPB_DO_18_iv_0_a3_13_0_Z[10]),
	.C(N_1946),
	.Y(OPB_DO_18_iv_0_8_Z[10])
);
defparam \OPB_DO_18_iv_0_8[10] .INIT=8'hEA;
// @15:484
  CFG3 \OPB_DO_18_iv_0_6[8]  (
	.A(N_1859),
	.B(OPB_DO_18_iv_0_3_Z[8]),
	.C(OPB_DO_18_iv_0_2_Z[8]),
	.Y(OPB_DO_18_iv_0_6_Z[8])
);
defparam \OPB_DO_18_iv_0_6[8] .INIT=8'hFE;
// @15:484
  CFG3 \OPB_DO_18_iv_0_7[0]  (
	.A(N_154),
	.B(OPB_DO_18_iv_0_3_Z[0]),
	.C(OPB_DO_18_iv_0_2_Z[0]),
	.Y(OPB_DO_18_iv_0_7_Z[0])
);
defparam \OPB_DO_18_iv_0_7[0] .INIT=8'hFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_11[15]  (
	.A(EXT_BRAKE_IF_REG_Z[15]),
	.B(ADCSELMUX_IF_REG_Z[15]),
	.C(N_1964),
	.D(N_1963),
	.Y(OPB_DO_18_iv_0_11_Z[15])
);
defparam \OPB_DO_18_iv_0_11[15] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[15]  (
	.A(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.B(OPB_DO_18_iv_0_a3_8_0_Z[15]),
	.C(OPB_DO_18_iv_0_6_Z[15]),
	.D(N_97),
	.Y(OPB_DO_18_iv_0_8_Z[15])
);
defparam \OPB_DO_18_iv_0_8[15] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_iv_0_11[2]  (
	.A(N_1963),
	.B(N_1953),
	.C(DEBUG_IF_REG_Z[2]),
	.D(AD_SEL2_c),
	.Y(OPB_DO_18_iv_0_11_Z[2])
);
defparam \OPB_DO_18_iv_0_11[2] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_7[2]  (
	.A(OPB_DO_18_iv_0_2_Z[2]),
	.B(OPB_DO_18_iv_0_a3_11_0_Z[2]),
	.C(OPB_DO_18_iv_0_3_Z[2]),
	.D(N_1946),
	.Y(OPB_DO_18_iv_0_7_Z[2])
);
defparam \OPB_DO_18_iv_0_7[2] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_11[12]  (
	.A(DEBUG_IF_REG_Z[12]),
	.B(SERVICE_PENDANT_IF_REG_Z[12]),
	.C(N_1958),
	.D(N_1953),
	.Y(OPB_DO_18_iv_0_11_Z[12])
);
defparam \OPB_DO_18_iv_0_11[12] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_11[4]  (
	.A(DEBUG_IF_REG_Z[4]),
	.B(SERVICE_PENDANT_IF_REG_Z[4]),
	.C(N_1958),
	.D(N_1953),
	.Y(OPB_DO_18_iv_0_11_Z[4])
);
defparam \OPB_DO_18_iv_0_11[4] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_7[4]  (
	.A(N_1797),
	.B(N_1954),
	.C(LIFT_MOTOR_SENSOR_IF_REG_Z[4]),
	.D(N_215),
	.Y(OPB_DO_18_iv_0_7_Z[4])
);
defparam \OPB_DO_18_iv_0_7[4] .INIT=16'hFFEA;
// @15:484
  CFG3 \OPB_DO_18_iv_0_6[4]  (
	.A(OPB_DO_18_iv_0_3_Z[4]),
	.B(N_1795),
	.C(OPB_DO_18_iv_0_2_Z[4]),
	.Y(OPB_DO_18_iv_0_6_Z[4])
);
defparam \OPB_DO_18_iv_0_6[4] .INIT=8'hFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_11[11]  (
	.A(DEBUG_IF_REG_Z[11]),
	.B(ADCSELMUX_IF_REG_Z[11]),
	.C(N_1963),
	.D(N_1953),
	.Y(OPB_DO_18_iv_0_11_Z[11])
);
defparam \OPB_DO_18_iv_0_11[11] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[13]  (
	.A(DEBUG_IF_REG_Z[13]),
	.B(SERVICE_PENDANT_IF_REG_Z[13]),
	.C(N_1958),
	.D(N_1953),
	.Y(OPB_DO_18_iv_0_12_Z[13])
);
defparam \OPB_DO_18_iv_0_12[13] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_10[13]  (
	.A(MAINS_LEVEL_IF_REG_Z[13]),
	.B(EXT_BRAKE_IF_REG_Z[13]),
	.C(N_1964),
	.D(N_1960),
	.Y(OPB_DO_18_iv_0_10_Z[13])
);
defparam \OPB_DO_18_iv_0_10[13] .INIT=16'hEAC0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_7[13]  (
	.A(OPB_DO_18_iv_0_2_Z[13]),
	.B(OPB_DO_18_iv_0_a3_11_0_Z[13]),
	.C(OPB_DO_18_iv_0_3_Z[13]),
	.D(N_1946),
	.Y(OPB_DO_18_iv_0_7_Z[13])
);
defparam \OPB_DO_18_iv_0_7[13] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[13]  (
	.A(OPB_DO_18_iv_0_a3_14_0_Z[13]),
	.B(LIFT_96V_IF_REG_Z[13]),
	.C(N_1948),
	.D(N_1957),
	.Y(OPB_DO_18_iv_0_6_Z[13])
);
defparam \OPB_DO_18_iv_0_6[13] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[7]  (
	.A(EXT_BRAKE_IF_REG_Z[7]),
	.B(ADCSELMUX_IF_REG_Z[7]),
	.C(N_1964),
	.D(N_1963),
	.Y(OPB_DO_18_iv_0_12_Z[7])
);
defparam \OPB_DO_18_iv_0_12[7] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_iv_0_7[7]  (
	.A(N_1838),
	.B(LIFT_MOTOR_SENSOR_IF_REG_Z[7]),
	.C(OPB_DO_18_iv_0_3_Z[7]),
	.D(N_1954),
	.Y(OPB_DO_18_iv_0_7_Z[7])
);
defparam \OPB_DO_18_iv_0_7[7] .INIT=16'hFEFA;
// @15:484
  CFG3 \OPB_DO_18_iv_0_6[7]  (
	.A(OPB_DO_18_iv_0_a3_8_0_Z[7]),
	.B(OPB_DO_18_iv_0_a2_3_3_Z[14]),
	.C(OPB_DO_18_iv_0_4_Z[7]),
	.Y(OPB_DO_18_iv_0_6_Z[7])
);
defparam \OPB_DO_18_iv_0_6[7] .INIT=8'hF8;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_8[16]  (
	.A(STAND_IF_REG_Z[16]),
	.B(MAINS_LEVEL_IF_REG_Z[16]),
	.C(N_1961),
	.D(N_1960),
	.Y(OPB_DO_18_0_iv_0_8_Z[16])
);
defparam \OPB_DO_18_0_iv_0_8[16] .INIT=16'hECA0;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_2[20]  (
	.A(N_70),
	.B(LIFT_96V_IF_REG_Z[20]),
	.C(OPB_DO_18_0_iv_0_0_Z[20]),
	.D(N_1957),
	.Y(OPB_DO_18_0_iv_0_2_Z[20])
);
defparam \OPB_DO_18_0_iv_0_2[20] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[6]  (
	.A(GPIO_FREE_IF_REG_Z[6]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_1832)
);
defparam \OPB_DO_18_iv_0_a3_14[6] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[4]  (
	.A(GPIO_FREE_IF_REG_Z[4]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_1800)
);
defparam \OPB_DO_18_iv_0_a3_14[4] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[7]  (
	.A(GPIO_FREE_IF_REG_Z[7]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_1848)
);
defparam \OPB_DO_18_iv_0_a3_14[7] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[5]  (
	.A(GPIO_FREE_IF_REG_Z[5]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_1816)
);
defparam \OPB_DO_18_iv_0_a3_14[5] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[1]  (
	.A(DEBUG_IF_RE),
	.B(N_1948),
	.C(GPIO3_c),
	.D(GPIO_FREE_IF_RE),
	.Y(N_175)
);
defparam \OPB_DO_18_iv_0_a3_14[1] .INIT=16'h4000;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[12]  (
	.A(GPIO_FREE_IF_REG_Z[12]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_1912)
);
defparam \OPB_DO_18_iv_0_a3_14[12] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[10]  (
	.A(GPIO_FREE_IF_REG_Z[10]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_319)
);
defparam \OPB_DO_18_iv_0_a3_14[10] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[9]  (
	.A(GPIO_FREE_IF_REG_Z[9]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_1880)
);
defparam \OPB_DO_18_iv_0_a3_14[9] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[8]  (
	.A(GPIO_FREE_IF_REG_Z[8]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_1864)
);
defparam \OPB_DO_18_iv_0_a3_14[8] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_a3_14[14]  (
	.A(GPIO_FREE_IF_REG_Z[14]),
	.B(GPIO_FREE_IF_RE),
	.C(DEBUG_IF_RE),
	.D(N_1948),
	.Y(N_88)
);
defparam \OPB_DO_18_iv_0_a3_14[14] .INIT=16'h0800;
// @15:484
  CFG4 \OPB_DO_18_iv_0_9[10]  (
	.A(OPB_DO_18_iv_0_2_Z[10]),
	.B(N_316),
	.C(OPB_DO_18_iv_0_3_Z[10]),
	.D(OPB_DO_18_iv_0_6_Z[10]),
	.Y(OPB_DO_18_iv_0_9_Z[10])
);
defparam \OPB_DO_18_iv_0_9[10] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_9[8]  (
	.A(N_1961),
	.B(OPB_DO_18_iv_0_5_Z[8]),
	.C(STAND_IF_REG_Z[8]),
	.D(N_1863),
	.Y(OPB_DO_18_iv_0_9_Z[8])
);
defparam \OPB_DO_18_iv_0_9[8] .INIT=16'hFFEC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_9[14]  (
	.A(N_1961),
	.B(OPB_DO_18_iv_0_5_Z[14]),
	.C(STAND_IF_REG_Z[14]),
	.D(N_1781),
	.Y(OPB_DO_18_iv_0_9_Z[14])
);
defparam \OPB_DO_18_iv_0_9[14] .INIT=16'hFFEC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[14]  (
	.A(N_1779),
	.B(OPB_DO_18_iv_0_3_Z[14]),
	.C(N_1780),
	.D(OPB_DO_18_iv_0_2_Z[14]),
	.Y(OPB_DO_18_iv_0_8_Z[14])
);
defparam \OPB_DO_18_iv_0_8[14] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_9[15]  (
	.A(OPB_DO_18_iv_0_4_Z[15]),
	.B(CCHL_IF_REG_Z[15]),
	.C(N_99),
	.D(N_1956),
	.Y(OPB_DO_18_iv_0_9_Z[15])
);
defparam \OPB_DO_18_iv_0_9[15] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_13[1]  (
	.A(N_1953),
	.B(N_175),
	.C(DEBUG_IF_REG_Z[1]),
	.D(N_173),
	.Y(OPB_DO_18_iv_0_13_Z[1])
);
defparam \OPB_DO_18_iv_0_13[1] .INIT=16'hFFEC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_6[1]  (
	.A(OPB_DO_18_iv_0_2_Z[1]),
	.B(N_1941),
	.C(N_165),
	.D(OPB_DO_18_iv_0_a3_10_1_Z[1]),
	.Y(OPB_DO_18_iv_0_6_Z[1])
);
defparam \OPB_DO_18_iv_0_6[1] .INIT=16'hFEFA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[2]  (
	.A(N_1958),
	.B(N_1962),
	.C(SERVICE_PENDANT_IF_REG_Z[2]),
	.D(GPIO5_c),
	.Y(OPB_DO_18_iv_0_12_Z[2])
);
defparam \OPB_DO_18_iv_0_12[2] .INIT=16'hECA0;
// @15:484
  CFG3 \OPB_DO_18_iv_0_9[2]  (
	.A(OPB_DO_18_iv_0_5_Z[2]),
	.B(OPB_DO_18_iv_0_6_Z[2]),
	.C(OPB_DO_18_iv_0_7_Z[2]),
	.Y(OPB_DO_18_iv_0_9_Z[2])
);
defparam \OPB_DO_18_iv_0_9[2] .INIT=8'hFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[12]  (
	.A(N_1964),
	.B(EXT_BRAKE_IF_REG_Z[12]),
	.C(N_1912),
	.D(N_1905),
	.Y(OPB_DO_18_iv_0_12_Z[12])
);
defparam \OPB_DO_18_iv_0_12[12] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_iv_0_8[12]  (
	.A(N_1956),
	.B(CCHL_IF_REG_Z[12]),
	.C(OPB_DO_18_iv_0_6_Z[12]),
	.D(OPB_DO_18_iv_0_5_Z[12]),
	.Y(OPB_DO_18_iv_0_8_Z[12])
);
defparam \OPB_DO_18_iv_0_8[12] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[4]  (
	.A(N_1964),
	.B(EXT_BRAKE_IF_REG_Z[4]),
	.C(N_1800),
	.D(N_216),
	.Y(OPB_DO_18_iv_0_12_Z[4])
);
defparam \OPB_DO_18_iv_0_12[4] .INIT=16'hFFF8;
// @15:484
  CFG3 \OPB_DO_18_iv_0_9[7]  (
	.A(OPB_DO_18_iv_0_7_Z[7]),
	.B(OPB_DO_18_iv_0_a3_13_0_Z[7]),
	.C(N_1946),
	.Y(OPB_DO_18_iv_0_9_Z[7])
);
defparam \OPB_DO_18_iv_0_9[7] .INIT=8'hEA;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_7[16]  (
	.A(CCHL_IF_REG_Z[16]),
	.B(N_1956),
	.C(OPB_DO_18_0_iv_0_5_Z[16]),
	.D(OPB_DO_18_0_iv_0_4_Z[16]),
	.Y(OPB_DO_18_0_iv_0_7_Z[16])
);
defparam \OPB_DO_18_0_iv_0_7[16] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_7[17]  (
	.A(CCHL_IF_REG_Z[17]),
	.B(N_1956),
	.C(OPB_DO_18_0_iv_0_5_Z[17]),
	.D(OPB_DO_18_0_iv_0_4_Z[17]),
	.Y(OPB_DO_18_0_iv_0_7_Z[17])
);
defparam \OPB_DO_18_0_iv_0_7[17] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_5[19]  (
	.A(CCHL_IF_REG_Z[19]),
	.B(N_1956),
	.C(OPB_DO_18_0_iv_0_3_Z[19]),
	.D(OPB_DO_18_0_iv_0_2_Z[19]),
	.Y(OPB_DO_18_0_iv_0_5_Z[19])
);
defparam \OPB_DO_18_0_iv_0_5[19] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0_5[18]  (
	.A(CCHL_IF_REG_Z[18]),
	.B(N_1956),
	.C(OPB_DO_18_0_iv_0_3_Z[18]),
	.D(OPB_DO_18_0_iv_0_2_Z[18]),
	.Y(OPB_DO_18_0_iv_0_5_Z[18])
);
defparam \OPB_DO_18_0_iv_0_5[18] .INIT=16'hFFF8;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0[20]  (
	.A(N_1956),
	.B(OPB_DO_18_0_iv_0_2_Z[20]),
	.C(CCHL_IF_REG_Z[20]),
	.Y(OPB_DO_18[20])
);
defparam \OPB_DO_18_0_iv_0[20] .INIT=8'hEC;
// @25:350
  CFG4 LFT_MOT_PWR_EN (
	.A(pwm_config_0),
	.B(filt_mot_over_curr),
	.C(lft_mot_pwr_override),
	.D(lft_mot_pwr_en_1),
	.Y(LFT_MOT_PWR_EN_c)
);
defparam LFT_MOT_PWR_EN.INIT=16'h2F20;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[10]  (
	.A(N_1890),
	.B(OPB_DO_18_iv_0_8_Z[10]),
	.C(EXT_BRAKE_IF_REG_Z[10]),
	.D(N_1964),
	.Y(OPB_DO_18_iv_0_12_Z[10])
);
defparam \OPB_DO_18_iv_0_12[10] .INIT=16'hFEEE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[0]  (
	.A(N_1953),
	.B(DBUG_MISO_c),
	.C(OPB_DO_18_iv_0_7_Z[0]),
	.D(OPB_DO_18_iv_0_8_Z[0]),
	.Y(OPB_DO_18_iv_0_12_Z[0])
);
defparam \OPB_DO_18_iv_0_12[0] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_iv_0_10[4]  (
	.A(ADCSELMUX_IF_REG_Z[4]),
	.B(OPB_DO_18_iv_0_7_Z[4]),
	.C(N_1963),
	.D(OPB_DO_18_iv_0_6_Z[4]),
	.Y(OPB_DO_18_iv_0_10_Z[4])
);
defparam \OPB_DO_18_iv_0_10[4] .INIT=16'hFFEC;
// @15:484
  CFG3 \OPB_DO_18_iv_0_9[13]  (
	.A(OPB_DO_18_iv_0_6_Z[13]),
	.B(OPB_DO_18_iv_0_5_Z[13]),
	.C(OPB_DO_18_iv_0_7_Z[13]),
	.Y(OPB_DO_18_iv_0_9_Z[13])
);
defparam \OPB_DO_18_iv_0_9[13] .INIT=8'hFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_10[7]  (
	.A(N_1843),
	.B(OPB_DO_18_iv_0_6_Z[7]),
	.C(CCHL_IF_REG_Z[7]),
	.D(N_1956),
	.Y(OPB_DO_18_iv_0_10_Z[7])
);
defparam \OPB_DO_18_iv_0_10[7] .INIT=16'hFEEE;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0[18]  (
	.A(N_1953),
	.B(OPB_DO_18_0_iv_0_5_Z[18]),
	.C(DEBUG_IF_REG_Z[18]),
	.Y(OPB_DO_18[18])
);
defparam \OPB_DO_18_0_iv_0[18] .INIT=8'hEC;
// @15:484
  CFG3 \OPB_DO_18_0_iv_0[19]  (
	.A(N_1953),
	.B(OPB_DO_18_0_iv_0_5_Z[19]),
	.C(DEBUG_IF_REG_Z[19]),
	.Y(OPB_DO_18[19])
);
defparam \OPB_DO_18_0_iv_0[19] .INIT=8'hEC;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[5]  (
	.A(OPB_DO_18_iv_0_5_Z[5]),
	.B(N_1812),
	.C(OPB_DO_18_iv_0_6_Z[5]),
	.D(N_1816),
	.Y(OPB_DO_18_iv_0_12_Z[5])
);
defparam \OPB_DO_18_iv_0_12[5] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[6]  (
	.A(OPB_DO_18_iv_0_5_Z[6]),
	.B(N_1828),
	.C(OPB_DO_18_iv_0_6_Z[6]),
	.D(N_1832),
	.Y(OPB_DO_18_iv_0_12_Z[6])
);
defparam \OPB_DO_18_iv_0_12[6] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[9]  (
	.A(OPB_DO_18_iv_0_5_Z[9]),
	.B(N_1876),
	.C(OPB_DO_18_iv_0_6_Z[9]),
	.D(N_1880),
	.Y(OPB_DO_18_iv_0_12_Z[9])
);
defparam \OPB_DO_18_iv_0_12[9] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[8]  (
	.A(N_1858),
	.B(N_1861),
	.C(OPB_DO_18_iv_0_6_Z[8]),
	.D(N_1860),
	.Y(OPB_DO_18_iv_0_12_Z[8])
);
defparam \OPB_DO_18_iv_0_12[8] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[14]  (
	.A(OPB_DO_18_iv_0_8_Z[14]),
	.B(N_1958),
	.C(SERVICE_PENDANT_IF_REG_Z[14]),
	.D(N_84),
	.Y(OPB_DO_18_iv_0_12_Z[14])
);
defparam \OPB_DO_18_iv_0_12[14] .INIT=16'hFFEA;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[15]  (
	.A(DEBUG_IF_REG_Z[15]),
	.B(N_1953),
	.C(OPB_DO_18_iv_0_9_Z[15]),
	.D(OPB_DO_18_iv_0_8_Z[15]),
	.Y(OPB_DO_18_iv_0_12_Z[15])
);
defparam \OPB_DO_18_iv_0_12[15] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_iv_0_9[1]  (
	.A(OPB_DO_18_iv_0_5_Z[1]),
	.B(N_168),
	.C(OPB_DO_18_iv_0_6_Z[1]),
	.D(N_166),
	.Y(OPB_DO_18_iv_0_9_Z[1])
);
defparam \OPB_DO_18_iv_0_9[1] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0[17]  (
	.A(N_1961),
	.B(STAND_IF_REG_Z[17]),
	.C(OPB_DO_18_0_iv_0_7_Z[17]),
	.D(N_115),
	.Y(OPB_DO_18[17])
);
defparam \OPB_DO_18_0_iv_0[17] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_0_iv_0[16]  (
	.A(N_1953),
	.B(DEBUG_IF_REG_Z[16]),
	.C(OPB_DO_18_0_iv_0_8_Z[16]),
	.D(OPB_DO_18_0_iv_0_7_Z[16]),
	.Y(OPB_DO_18[16])
);
defparam \OPB_DO_18_0_iv_0[16] .INIT=16'hFFF8;
// @15:484
  CFG4 \OPB_DO_18_iv_0[6]  (
	.A(OPB_DO_18_iv_0_10_Z[6]),
	.B(N_1826),
	.C(OPB_DO_18_iv_0_8_Z[6]),
	.D(OPB_DO_18_iv_0_12_Z[6]),
	.Y(OPB_DO_18[6])
);
defparam \OPB_DO_18_iv_0[6] .INIT=16'hFFFE;
// @15:484
  CFG3 \OPB_DO_18_iv_0[4]  (
	.A(OPB_DO_18_iv_0_10_Z[4]),
	.B(OPB_DO_18_iv_0_11_Z[4]),
	.C(OPB_DO_18_iv_0_12_Z[4]),
	.Y(OPB_DO_18[4])
);
defparam \OPB_DO_18_iv_0[4] .INIT=8'hFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0[2]  (
	.A(N_187),
	.B(OPB_DO_18_iv_0_11_Z[2]),
	.C(OPB_DO_18_iv_0_9_Z[2]),
	.D(OPB_DO_18_iv_0_12_Z[2]),
	.Y(OPB_DO_18[2])
);
defparam \OPB_DO_18_iv_0[2] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0[5]  (
	.A(OPB_DO_18_iv_0_10_Z[5]),
	.B(N_1810),
	.C(OPB_DO_18_iv_0_8_Z[5]),
	.D(OPB_DO_18_iv_0_12_Z[5]),
	.Y(OPB_DO_18[5])
);
defparam \OPB_DO_18_iv_0[5] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0[14]  (
	.A(N_86),
	.B(OPB_DO_18_iv_0_9_Z[14]),
	.C(N_88),
	.D(OPB_DO_18_iv_0_12_Z[14]),
	.Y(OPB_DO_18[14])
);
defparam \OPB_DO_18_iv_0[14] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0[15]  (
	.A(N_1962),
	.B(OPB_DO_18_iv_0_12_Z[15]),
	.C(GPIO_FREE_IF_REG_Z[15]),
	.D(OPB_DO_18_iv_0_11_Z[15]),
	.Y(OPB_DO_18[15])
);
defparam \OPB_DO_18_iv_0[15] .INIT=16'hFFEC;
// @15:484
  CFG4 \OPB_DO_18_iv_0[8]  (
	.A(N_1862),
	.B(OPB_DO_18_iv_0_9_Z[8]),
	.C(N_1864),
	.D(OPB_DO_18_iv_0_12_Z[8]),
	.Y(OPB_DO_18[8])
);
defparam \OPB_DO_18_iv_0[8] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0[9]  (
	.A(OPB_DO_18_iv_0_10_Z[9]),
	.B(N_1874),
	.C(OPB_DO_18_iv_0_8_Z[9]),
	.D(OPB_DO_18_iv_0_12_Z[9]),
	.Y(OPB_DO_18[9])
);
defparam \OPB_DO_18_iv_0[9] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0[10]  (
	.A(N_317),
	.B(OPB_DO_18_iv_0_9_Z[10]),
	.C(N_319),
	.D(OPB_DO_18_iv_0_12_Z[10]),
	.Y(OPB_DO_18[10])
);
defparam \OPB_DO_18_iv_0[10] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0[12]  (
	.A(N_1910),
	.B(OPB_DO_18_iv_0_11_Z[12]),
	.C(OPB_DO_18_iv_0_8_Z[12]),
	.D(OPB_DO_18_iv_0_12_Z[12]),
	.Y(OPB_DO_18[12])
);
defparam \OPB_DO_18_iv_0[12] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0_12[1]  (
	.A(MAINS_LEVEL_IF_REG_Z[1]),
	.B(N_169),
	.C(OPB_DO_18_iv_0_9_Z[1]),
	.D(N_1960),
	.Y(OPB_DO_18_iv_0_12_Z[1])
);
defparam \OPB_DO_18_iv_0_12[1] .INIT=16'hFEFC;
// @15:484
  CFG4 \OPB_DO_18_iv_0[7]  (
	.A(OPB_DO_18_iv_0_10_Z[7]),
	.B(OPB_DO_18_iv_0_9_Z[7]),
	.C(OPB_DO_18_iv_0_12_Z[7]),
	.D(N_1848),
	.Y(OPB_DO_18[7])
);
defparam \OPB_DO_18_iv_0[7] .INIT=16'hFFFE;
// @15:484
  CFG4 \OPB_DO_18_iv_0[13]  (
	.A(OPB_DO_18_iv_0_9_Z[13]),
	.B(N_1926),
	.C(OPB_DO_18_iv_0_10_Z[13]),
	.D(OPB_DO_18_iv_0_12_Z[13]),
	.Y(OPB_DO_18[13])
);
defparam \OPB_DO_18_iv_0[13] .INIT=16'hFFFE;
// @15:484
  CFG2 \OPB_DO_18_iv_0[1]  (
	.A(OPB_DO_18_iv_0_12_Z[1]),
	.B(OPB_DO_18_iv_0_13_Z[1]),
	.Y(OPB_DO_18[1])
);
defparam \OPB_DO_18_iv_0[1] .INIT=4'hE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* GPIO */

module work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1 (
  mssb_config_0,
  DATA_STREAM_IN,
  state_0_0,
  DATA_STREAM_OUT,
  actual_trans_bytese,
  DATA_STREAM_OUT_EXPECTEDe,
  mssb_recv_bytese,
  un1_mssb_recv_bytes8,
  DATA_STREAM_OUT_ACK,
  MSSB_RX_c,
  RESET_N_c,
  DATA_STREAM_INe,
  DATA_STREAM_IN_STB,
  DATA_STREAM_OUT_STB,
  ST_MSSB_TX_c,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input mssb_config_0 ;
input [7:0] DATA_STREAM_IN ;
input state_0_0 ;
output [7:0] DATA_STREAM_OUT ;
output actual_trans_bytese ;
output DATA_STREAM_OUT_EXPECTEDe ;
output mssb_recv_bytese ;
input un1_mssb_recv_bytes8 ;
input DATA_STREAM_OUT_ACK ;
input MSSB_RX_c ;
input RESET_N_c ;
output DATA_STREAM_INe ;
input DATA_STREAM_IN_STB ;
output DATA_STREAM_OUT_STB ;
output ST_MSSB_TX_c ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire mssb_config_0 ;
wire state_0_0 ;
wire actual_trans_bytese ;
wire DATA_STREAM_OUT_EXPECTEDe ;
wire mssb_recv_bytese ;
wire un1_mssb_recv_bytes8 ;
wire DATA_STREAM_OUT_ACK ;
wire MSSB_RX_c ;
wire RESET_N_c ;
wire DATA_STREAM_INe ;
wire DATA_STREAM_IN_STB ;
wire DATA_STREAM_OUT_STB ;
wire ST_MSSB_TX_c ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [3:0] baud_counter_Z;
wire [3:3] baud_counter_i;
wire [1:0] uart_rx_state_Z;
wire [0:0] uart_rx_state_ns;
wire [4:0] uart_tx_state_Z;
wire [4:0] uart_tx_state_ns_Z;
wire [1:1] oversample_baud_counter_3_Z;
wire [7:0] uart_tx_data_block_Z;
wire [6:0] uart_tx_data_block_5_Z;
wire [3:0] uart_rx_sync_clock_Z;
wire [1:0] uart_rx_filter_Z;
wire [1:0] uart_rx_filter_RNO_Z;
wire [2:0] uart_rx_count_Z;
wire [2:0] uart_tx_count_Z;
wire [3:0] baud_counter_4;
wire [3:3] uart_tx_state_ns_i_a2_2_Z;
wire [1:1] un1_uart_rx_filter_1_sqmuxa_Z;
wire [0:0] uart_rx_state_ns_1;
wire CO0_2 ;
wire CO0_2_i ;
wire oversample_baud_tick_Z ;
wire VCC ;
wire oversample_baud_counter6 ;
wire GND ;
wire DATA_STREAM_IN_ACK ;
wire uart_rx_data_in_ack_0_sqmuxa ;
wire N_15_mux ;
wire N_120_i ;
wire un6_baud_tick ;
wire N_117_i ;
wire ANB2 ;
wire N_19_i_i ;
wire ANB1_0 ;
wire uart_tx_data_6 ;
wire un1_baud_tick_0_a2_Z ;
wire uart_rx_bit_Z ;
wire uart_rx_bit_1 ;
wire un1_uart_rx_state_1_i ;
wire un1_uart_rx_data_in_ack_0_sqmuxa_0_0 ;
wire N_72_i ;
wire uart_rx_sync_clock_0_sqmuxa ;
wire N_75_i_i ;
wire N_64_i ;
wire N_61_i ;
wire N_130_i_i ;
wire N_129_i_i ;
wire N_127_i_i ;
wire un29_oversample_baud_tick ;
wire un20_oversample_baud_tick ;
wire uart_rx_sync_clock_0_sqmuxa_1 ;
wire un4_uart_rx_sample_tick_2 ;
wire un4_uart_rx_sample_tick_1 ;
wire un6_baud_tick_3 ;
wire uart_rx_filter_1_sqmuxa_Z ;
wire un4_uart_rx_sample_tick ;
wire N_80 ;
wire CO1 ;
wire N_16_mux ;
wire un1_uart_rx_state_1_0_Z ;
wire N_128 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_1 ;
  CFG1 \uart_rx_sync_clock_RNO[3]  (
	.A(baud_counter_Z[3]),
	.Y(baud_counter_i[3])
);
defparam \uart_rx_sync_clock_RNO[3] .INIT=2'h1;
  CFG1 \oversample_baud_counter_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \oversample_baud_counter_RNO[0] .INIT=2'h1;
// @36:300
  SLE oversample_baud_tick (
	.Q(oversample_baud_tick_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_rx_data_in_ack (
	.Q(DATA_STREAM_IN_ACK),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_data_in_ack_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[1]  (
	.Q(uart_rx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_15_mux),
	.EN(uart_rx_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[0]  (
	.Q(uart_rx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[0]  (
	.Q(uart_tx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[1]  (
	.Q(uart_tx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_120_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[2]  (
	.Q(uart_tx_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_Z[3]),
	.EN(un6_baud_tick),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[3]  (
	.Q(uart_tx_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_117_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[4]  (
	.Q(uart_tx_state_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[2]  (
	.Q(ANB2),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_19_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[1]  (
	.Q(ANB1_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[0]  (
	.Q(CO0_2),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_tx_data (
	.Q(ST_MSSB_TX_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_6),
	.EN(un1_baud_tick_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE uart_rx_bit (
	.Q(uart_rx_bit_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_1),
	.EN(oversample_baud_tick_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE uart_rx_data_out_stb (
	.Q(DATA_STREAM_OUT_STB),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_Z[1]),
	.EN(un1_uart_rx_state_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[0]  (
	.Q(uart_tx_data_block_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[0]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[7]  (
	.Q(DATA_STREAM_OUT[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_Z),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[6]  (
	.Q(DATA_STREAM_OUT[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[7]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[5]  (
	.Q(DATA_STREAM_OUT[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[6]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[4]  (
	.Q(DATA_STREAM_OUT[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[5]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[3]  (
	.Q(DATA_STREAM_OUT[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[4]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[2]  (
	.Q(DATA_STREAM_OUT[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[3]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[1]  (
	.Q(DATA_STREAM_OUT[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[2]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[0]  (
	.Q(DATA_STREAM_OUT[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[1]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[3]  (
	.Q(uart_rx_sync_clock_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_i[3]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[2]  (
	.Q(uart_rx_sync_clock_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[2]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[1]  (
	.Q(uart_rx_sync_clock_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[1]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[0]  (
	.Q(uart_rx_sync_clock_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[0]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[1]  (
	.Q(uart_rx_filter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_filter_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[0]  (
	.Q(uart_rx_filter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_filter_RNO_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[2]  (
	.Q(uart_rx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_75_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[1]  (
	.Q(uart_rx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[0]  (
	.Q(uart_rx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_61_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[2]  (
	.Q(uart_tx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_130_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[1]  (
	.Q(uart_tx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_129_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[0]  (
	.Q(uart_tx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_127_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[7]  (
	.Q(uart_tx_data_block_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN[7]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[6]  (
	.Q(uart_tx_data_block_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[6]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[5]  (
	.Q(uart_tx_data_block_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[5]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[4]  (
	.Q(uart_tx_data_block_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[4]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[3]  (
	.Q(uart_tx_data_block_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[3]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[2]  (
	.Q(uart_tx_data_block_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[2]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[1]  (
	.Q(uart_tx_data_block_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[1]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[3]  (
	.Q(baud_counter_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[2]  (
	.Q(baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[1]  (
	.Q(baud_counter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[0]  (
	.Q(baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:231
  CFG4 un1_uart_rx_data_in_ack_0_sqmuxa_0 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(DATA_STREAM_IN_STB),
	.D(uart_tx_state_Z[1]),
	.Y(un1_uart_rx_data_in_ack_0_sqmuxa_0_0)
);
defparam un1_uart_rx_data_in_ack_0_sqmuxa_0.INIT=16'hECA0;
// @36:304
  CFG3 \oversample_baud_counter_3[1]  (
	.A(ANB2),
	.B(ANB1_0),
	.C(CO0_2),
	.Y(oversample_baud_counter_3_Z[1])
);
defparam \oversample_baud_counter_3[1] .INIT=8'hC2;
// @25:778
  CFG2 uart_rx_data_in_ack_RNIFSJT9 (
	.A(state_0_0),
	.B(DATA_STREAM_IN_ACK),
	.Y(DATA_STREAM_INe)
);
defparam uart_rx_data_in_ack_RNIFSJT9.INIT=4'hD;
// @30:2204
  CFG2 \RXD_SYNC_FILTER.op_eq.un29_oversample_baud_tick  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un29_oversample_baud_tick)
);
defparam \RXD_SYNC_FILTER.op_eq.un29_oversample_baud_tick .INIT=4'h8;
// @30:2101
  CFG2 \RXD_SYNC_FILTER.op_gt.un20_oversample_baud_ticklto1  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un20_oversample_baud_tick)
);
defparam \RXD_SYNC_FILTER.op_gt.un20_oversample_baud_ticklto1 .INIT=4'hE;
// @36:233
  CFG2 uart_rx_data_in_ack_0_sqmuxa_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN_STB),
	.Y(uart_rx_data_in_ack_0_sqmuxa)
);
defparam uart_rx_data_in_ack_0_sqmuxa_0_a2.INIT=4'h8;
// @36:353
  CFG2 uart_rx_state_tr3_1 (
	.A(oversample_baud_tick_Z),
	.B(uart_rx_bit_Z),
	.Y(uart_rx_sync_clock_0_sqmuxa_1)
);
defparam uart_rx_state_tr3_1.INIT=4'h2;
// @36:202
  CFG2 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[0]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[0]),
	.Y(baud_counter_4[0])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[0] .INIT=4'h6;
// @36:231
  CFG3 \uart_tx_data_block_5[6]  (
	.A(DATA_STREAM_IN[6]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[7]),
	.Y(uart_tx_data_block_5_Z[6])
);
defparam \uart_tx_data_block_5[6] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[5]  (
	.A(DATA_STREAM_IN[5]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[6]),
	.Y(uart_tx_data_block_5_Z[5])
);
defparam \uart_tx_data_block_5[5] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[4]  (
	.A(DATA_STREAM_IN[4]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[5]),
	.Y(uart_tx_data_block_5_Z[4])
);
defparam \uart_tx_data_block_5[4] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[3]  (
	.A(DATA_STREAM_IN[3]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[4]),
	.Y(uart_tx_data_block_5_Z[3])
);
defparam \uart_tx_data_block_5[3] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[2]  (
	.A(DATA_STREAM_IN[2]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[3]),
	.Y(uart_tx_data_block_5_Z[2])
);
defparam \uart_tx_data_block_5[2] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[1]  (
	.A(DATA_STREAM_IN[1]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[2]),
	.Y(uart_tx_data_block_5_Z[1])
);
defparam \uart_tx_data_block_5[1] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[0]  (
	.A(DATA_STREAM_IN[0]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[1]),
	.Y(uart_tx_data_block_5_Z[0])
);
defparam \uart_tx_data_block_5[0] .INIT=8'hB8;
// @36:222
  CFG4 \uart_tx_state_ns_i_a2_2[3]  (
	.A(uart_tx_state_Z[2]),
	.B(uart_tx_count_Z[2]),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(uart_tx_state_ns_i_a2_2_Z[3])
);
defparam \uart_tx_state_ns_i_a2_2[3] .INIT=16'h4000;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_2  (
	.A(uart_rx_sync_clock_Z[2]),
	.B(uart_rx_sync_clock_Z[0]),
	.C(baud_counter_Z[2]),
	.D(baud_counter_Z[0]),
	.Y(un4_uart_rx_sample_tick_2)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_2 .INIT=16'h8421;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_1  (
	.A(uart_rx_sync_clock_Z[3]),
	.B(uart_rx_sync_clock_Z[1]),
	.C(baud_counter_Z[3]),
	.D(baud_counter_Z[1]),
	.Y(un4_uart_rx_sample_tick_1)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_1 .INIT=16'h8421;
// @36:214
  CFG4 \TX_TICK.TX_TICK.un6_baud_tick_3  (
	.A(baud_counter_Z[1]),
	.B(baud_counter_Z[0]),
	.C(RESET_N_c),
	.D(baud_counter_Z[2]),
	.Y(un6_baud_tick_3)
);
defparam \TX_TICK.TX_TICK.un6_baud_tick_3 .INIT=16'h0010;
// @36:338
  CFG3 uart_rx_filter_1_sqmuxa (
	.A(un20_oversample_baud_tick),
	.B(MSSB_RX_c),
	.C(oversample_baud_tick_Z),
	.Y(uart_rx_filter_1_sqmuxa_Z)
);
defparam uart_rx_filter_1_sqmuxa.INIT=8'h20;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[1]  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(baud_counter_4[1])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[1] .INIT=8'hB4;
// @36:361
  CFG3 un1_uart_rx_state_i_a3 (
	.A(uart_rx_state_Z[0]),
	.B(uart_rx_bit_Z),
	.C(un4_uart_rx_sample_tick),
	.Y(N_80)
);
defparam un1_uart_rx_state_i_a3.INIT=8'h20;
// @36:353
  CFG3 uart_rx_state_tr3 (
	.A(uart_rx_state_Z[0]),
	.B(uart_rx_state_Z[1]),
	.C(uart_rx_sync_clock_0_sqmuxa_1),
	.Y(uart_rx_sync_clock_0_sqmuxa)
);
defparam uart_rx_state_tr3.INIT=8'h10;
// @30:2204
  CFG3 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6  (
	.A(ANB1_0),
	.B(CO0_2),
	.C(ANB2),
	.Y(oversample_baud_counter6)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6 .INIT=8'h01;
// @25:778
  CFG3 uart_rx_data_out_stb_RNI07P9I (
	.A(DATA_STREAM_OUT_ACK),
	.B(un1_mssb_recv_bytes8),
	.C(DATA_STREAM_OUT_STB),
	.Y(mssb_recv_bytese)
);
defparam uart_rx_data_out_stb_RNI07P9I.INIT=8'hB3;
// @25:778
  CFG3 uart_rx_data_out_stb_RNI07P9I_0 (
	.A(DATA_STREAM_OUT_ACK),
	.B(un1_mssb_recv_bytes8),
	.C(DATA_STREAM_OUT_STB),
	.Y(DATA_STREAM_OUT_EXPECTEDe)
);
defparam uart_rx_data_out_stb_RNI07P9I_0.INIT=8'hB3;
// @25:778
  CFG3 uart_rx_data_in_ack_RNILA04E (
	.A(DATA_STREAM_IN_ACK),
	.B(mssb_config_0),
	.C(state_0_0),
	.Y(actual_trans_bytese)
);
defparam uart_rx_data_in_ack_RNILA04E.INIT=8'hAC;
// @36:342
  CFG3 \RXD_SYNC_FILTER.uart_rx_bit_1_f0  (
	.A(uart_rx_bit_Z),
	.B(un20_oversample_baud_tick),
	.C(un29_oversample_baud_tick),
	.Y(uart_rx_bit_1)
);
defparam \RXD_SYNC_FILTER.uart_rx_bit_1_f0 .INIT=8'hC8;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.CO1  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(CO1)
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.CO1 .INIT=8'hC8;
// @36:231
  CFG3 \UART_SEND_DATA.uart_tx_data_6_iv  (
	.A(uart_tx_data_block_Z[0]),
	.B(uart_tx_state_Z[0]),
	.C(uart_tx_state_Z[1]),
	.Y(uart_tx_data_6)
);
defparam \UART_SEND_DATA.uart_tx_data_6_iv .INIT=8'hEC;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m10  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_bit_Z),
	.Y(N_15_mux)
);
defparam \uart_rx_state_ns_1_0_.m10 .INIT=8'h26;
// @36:424
  CFG3 uart_rx_data_block_0_sqmuxa_0_o3 (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(N_72_i)
);
defparam uart_rx_data_block_0_sqmuxa_0_o3.INIT=8'h08;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[2]  (
	.A(oversample_baud_tick_Z),
	.B(CO1),
	.C(baud_counter_Z[2]),
	.Y(baud_counter_4[2])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[2] .INIT=8'h96;
// @36:214
  CFG3 \TX_TICK.TX_TICK.un6_baud_tick  (
	.A(oversample_baud_tick_Z),
	.B(un6_baud_tick_3),
	.C(baud_counter_Z[3]),
	.Y(un6_baud_tick)
);
defparam \TX_TICK.TX_TICK.un6_baud_tick .INIT=8'h08;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m5  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(uart_rx_count_Z[0]),
	.D(un4_uart_rx_sample_tick),
	.Y(N_16_mux)
);
defparam \uart_rx_state_ns_1_0_.m5 .INIT=16'h8000;
// @36:334
  CFG4 \un1_uart_rx_filter_1_sqmuxa[1]  (
	.A(MSSB_RX_c),
	.B(oversample_baud_tick_Z),
	.C(un29_oversample_baud_tick),
	.D(uart_rx_filter_1_sqmuxa_Z),
	.Y(un1_uart_rx_filter_1_sqmuxa_Z[1])
);
defparam \un1_uart_rx_filter_1_sqmuxa[1] .INIT=16'hFF08;
// @36:300
  CFG3 \oversample_baud_counter_RNO[2]  (
	.A(ANB1_0),
	.B(CO0_2),
	.C(ANB2),
	.Y(N_19_i_i)
);
defparam \oversample_baud_counter_RNO[2] .INIT=8'hE1;
// @36:361
  CFG4 un1_uart_rx_state_1_0 (
	.A(uart_rx_state_Z[0]),
	.B(DATA_STREAM_OUT_ACK),
	.C(N_80),
	.D(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_0_Z)
);
defparam un1_uart_rx_state_1_0.INIT=16'h5503;
// @36:202
  CFG4 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[3]  (
	.A(oversample_baud_tick_Z),
	.B(CO1),
	.C(baud_counter_Z[3]),
	.D(baud_counter_Z[2]),
	.Y(baud_counter_4[3])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[3] .INIT=16'hB496;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick  (
	.A(un4_uart_rx_sample_tick_1),
	.B(un4_uart_rx_sample_tick_2),
	.C(RESET_N_c),
	.D(oversample_baud_tick_Z),
	.Y(un4_uart_rx_sample_tick)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick .INIT=16'h8000;
// @36:334
  CFG2 \uart_rx_filter_RNO[0]  (
	.A(un1_uart_rx_filter_1_sqmuxa_Z[1]),
	.B(uart_rx_filter_Z[0]),
	.Y(uart_rx_filter_RNO_Z[0])
);
defparam \uart_rx_filter_RNO[0] .INIT=4'h6;
// @36:334
  CFG4 \uart_rx_filter_RNO[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.C(un1_uart_rx_filter_1_sqmuxa_Z[1]),
	.D(uart_rx_filter_1_sqmuxa_Z),
	.Y(uart_rx_filter_RNO_Z[1])
);
defparam \uart_rx_filter_RNO[1] .INIT=16'h936C;
// @36:222
  CFG4 \uart_tx_state_ns[0]  (
	.A(uart_tx_state_Z[0]),
	.B(DATA_STREAM_IN_STB),
	.C(uart_tx_state_Z[4]),
	.D(un6_baud_tick),
	.Y(uart_tx_state_ns_Z[0])
);
defparam \uart_tx_state_ns[0] .INIT=16'hBA30;
// @36:231
  CFG3 un1_baud_tick_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[3]),
	.Y(un1_baud_tick_0_a2_Z)
);
defparam un1_baud_tick_0_a2.INIT=8'h04;
// @36:353
  CFG2 \uart_rx_count_RNO[0]  (
	.A(N_72_i),
	.B(uart_rx_count_Z[0]),
	.Y(N_61_i)
);
defparam \uart_rx_count_RNO[0] .INIT=4'h6;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m7_1_0  (
	.A(uart_rx_state_Z[1]),
	.B(uart_rx_state_Z[0]),
	.C(N_16_mux),
	.D(uart_rx_sync_clock_0_sqmuxa_1),
	.Y(uart_rx_state_ns_1[0])
);
defparam \uart_rx_state_ns_1_0_.m7_1_0 .INIT=16'h3120;
// @36:222
  CFG4 \uart_tx_state_ns_o2[4]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_128)
);
defparam \uart_tx_state_ns_o2[4] .INIT=16'h7FFF;
// @36:222
  CFG4 \uart_tx_state_RNO[3]  (
	.A(uart_tx_state_Z[3]),
	.B(DATA_STREAM_IN_STB),
	.C(uart_tx_state_Z[4]),
	.D(un6_baud_tick),
	.Y(N_117_i)
);
defparam \uart_tx_state_RNO[3] .INIT=16'hC0CA;
// @36:353
  CFG4 uart_rx_data_out_stb_RNO (
	.A(un4_uart_rx_sample_tick),
	.B(un1_uart_rx_state_1_0_Z),
	.C(uart_rx_bit_Z),
	.D(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_i)
);
defparam uart_rx_data_out_stb_RNO.INIT=16'h2033;
// @36:353
  CFG4 \uart_rx_count_RNO[2]  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(uart_rx_count_Z[0]),
	.D(N_72_i),
	.Y(N_75_i_i)
);
defparam \uart_rx_count_RNO[2] .INIT=16'h6AAA;
// @36:353
  CFG3 \uart_rx_count_RNO[1]  (
	.A(uart_rx_count_Z[1]),
	.B(uart_rx_count_Z[0]),
	.C(N_72_i),
	.Y(N_64_i)
);
defparam \uart_rx_count_RNO[1] .INIT=8'h6A;
// @36:222
  CFG3 \uart_tx_count_RNO[0]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[0]),
	.Y(N_127_i_i)
);
defparam \uart_tx_count_RNO[0] .INIT=8'h78;
// @36:222
  CFG4 \uart_tx_state_RNO[1]  (
	.A(uart_tx_state_ns_i_a2_2_Z[3]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[2]),
	.D(uart_tx_state_Z[1]),
	.Y(N_120_i)
);
defparam \uart_tx_state_RNO[1] .INIT=16'h4740;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m7  (
	.A(un4_uart_rx_sample_tick),
	.B(uart_rx_state_ns_1[0]),
	.C(uart_rx_state_Z[0]),
	.Y(uart_rx_state_ns[0])
);
defparam \uart_rx_state_ns_1_0_.m7 .INIT=8'hDC;
// @36:222
  CFG4 \uart_tx_count_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_129_i_i)
);
defparam \uart_tx_count_RNO[1] .INIT=16'h78F0;
// @36:222
  CFG4 \uart_tx_state_ns[4]  (
	.A(uart_tx_state_Z[0]),
	.B(uart_tx_count_Z[2]),
	.C(un6_baud_tick),
	.D(N_128),
	.Y(uart_tx_state_ns_Z[4])
);
defparam \uart_tx_state_ns[4] .INIT=16'h0ACE;
// @36:222
  CFG2 \uart_tx_count_RNO[2]  (
	.A(N_128),
	.B(uart_tx_count_Z[2]),
	.Y(N_130_i_i)
);
defparam \uart_tx_count_RNO[2] .INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1 */

module MSSB_IF (
  OPB_DO,
  OPB_ADDR_0,
  OPB_ADDR_1,
  OPB_ADDR_3,
  OPB_ADDR_2,
  OPB_ADDR_12,
  OPB_ADDR_19,
  control_4,
  MSSB_STN_IN,
  mssb_config_7,
  ST_MSSB_TX_c,
  RESET_N_c,
  MSSB_RX_c,
  N_1719,
  OPB_RE,
  OPB_WE,
  N_1710,
  N_1683,
  N_1687,
  N_1693,
  N_1737,
  N_1578,
  N_1740,
  ADC_WE_0_a2,
  N_1709,
  N_100_0_i_1z,
  N_1969_i_1z,
  N_1967_i_1z,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [31:0] OPB_DO ;
input OPB_ADDR_0 ;
input OPB_ADDR_1 ;
input OPB_ADDR_3 ;
input OPB_ADDR_2 ;
input OPB_ADDR_12 ;
input OPB_ADDR_19 ;
output [2:0] control_4 ;
output [31:0] MSSB_STN_IN ;
output [15:0] mssb_config_7 ;
output ST_MSSB_TX_c ;
input RESET_N_c ;
input MSSB_RX_c ;
input N_1719 ;
input OPB_RE ;
input OPB_WE ;
output N_1710 ;
input N_1683 ;
input N_1687 ;
input N_1693 ;
output N_1737 ;
input N_1578 ;
output N_1740 ;
input ADC_WE_0_a2 ;
output N_1709 ;
output N_100_0_i_1z ;
output N_1969_i_1z ;
output N_1967_i_1z ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_1 ;
wire OPB_ADDR_3 ;
wire OPB_ADDR_2 ;
wire OPB_ADDR_12 ;
wire OPB_ADDR_19 ;
wire ST_MSSB_TX_c ;
wire RESET_N_c ;
wire MSSB_RX_c ;
wire N_1719 ;
wire OPB_RE ;
wire OPB_WE ;
wire N_1710 ;
wire N_1683 ;
wire N_1687 ;
wire N_1693 ;
wire N_1737 ;
wire N_1578 ;
wire N_1740 ;
wire ADC_WE_0_a2 ;
wire N_1709 ;
wire N_100_0_i_1z ;
wire N_1969_i_1z ;
wire N_1967_i_1z ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [7:0] DATA_STREAM_IN_Z;
wire [7:7] DATA_STREAM_IN_s_Z;
wire [6:0] DATA_STREAM_IN_s;
wire [7:0] DATA_STREAM_OUT_EXPECTED_Z;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_Z;
wire [6:0] DATA_STREAM_OUT_EXPECTED_s;
wire [19:19] actual_trans_bytes_s_Z;
wire [18:0] actual_trans_bytes_s;
wire [31:0] mssb_recv_bytes_Z;
wire [31:31] mssb_recv_bytes_s_Z;
wire [30:0] mssb_recv_bytes_s;
wire [31:0] mssb_error_bytes_Z;
wire [31:31] mssb_error_bytes_s_Z;
wire [30:0] mssb_error_bytes_s;
wire [0:0] state_0;
wire [0:0] state_ns;
wire [31:0] mssb_config_Z;
wire [31:31] mssb_config_9;
wire [1:0] mssb_status_Z;
wire [1:1] mssb_status_4_Z;
wire [31:0] OPB_DO_5_Z;
wire [6:0] DATA_STREAM_IN_cry_Z;
wire [6:0] DATA_STREAM_IN_cry_Y_0;
wire [7:7] DATA_STREAM_IN_s_FCO_0;
wire [7:7] DATA_STREAM_IN_s_Y_0;
wire [6:0] DATA_STREAM_OUT_EXPECTED_cry_Z;
wire [6:0] DATA_STREAM_OUT_EXPECTED_cry_Y_0;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_FCO_0;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_Y_0;
wire [18:0] actual_trans_bytes_cry_Z;
wire [18:0] actual_trans_bytes_cry_Y_0;
wire [19:19] actual_trans_bytes_s_FCO_0;
wire [19:19] actual_trans_bytes_s_Y_0;
wire [30:0] mssb_recv_bytes_cry_Z;
wire [30:0] mssb_recv_bytes_cry_Y_0;
wire [31:31] mssb_recv_bytes_s_FCO_0;
wire [31:31] mssb_recv_bytes_s_Y_0;
wire [30:0] mssb_error_bytes_cry_Z;
wire [30:0] mssb_error_bytes_cry_Y_0;
wire [31:31] mssb_error_bytes_s_FCO_0;
wire [31:31] mssb_error_bytes_s_Y_0;
wire [1:0] OPB_DO_5_1_0_Z;
wire [1:1] mssb_status_3_i_a2_23_Z;
wire [1:1] mssb_status_3_i_a2_22_Z;
wire [1:1] mssb_status_3_i_a2_21_Z;
wire [1:1] mssb_status_3_i_a2_20_Z;
wire [1:1] mssb_status_3_i_a2_19_Z;
wire [1:1] mssb_status_3_i_a2_18_Z;
wire [1:1] mssb_status_3_i_a2_17_Z;
wire [1:1] mssb_status_3_i_a2_16_Z;
wire [7:0] DATA_STREAM_OUT;
wire [1:1] mssb_status_3_i_a2_29_Z;
wire [1:1] mssb_status_3_i_a2_28_Z;
wire un1_actual_trans_bytes_i ;
wire un1_actual_trans_bytes_i_0 ;
wire VCC ;
wire DATA_STREAM_INe ;
wire GND ;
wire DATA_STREAM_OUT_EXPECTEDe ;
wire un6_mssb_status_19 ;
wire actual_trans_bytese ;
wire un6_mssb_status_18 ;
wire un6_mssb_status_17 ;
wire un6_mssb_status_16 ;
wire un6_mssb_status_15 ;
wire un6_mssb_status_14 ;
wire un6_mssb_status_13 ;
wire un6_mssb_status_12 ;
wire un6_mssb_status_11 ;
wire un6_mssb_status_10 ;
wire un6_mssb_status_9 ;
wire un6_mssb_status_8 ;
wire un6_mssb_status_7 ;
wire un6_mssb_status_6 ;
wire un6_mssb_status_5 ;
wire un6_mssb_status_4 ;
wire un6_mssb_status_3 ;
wire un6_mssb_status_2 ;
wire un6_mssb_status_1 ;
wire un6_mssb_status_0 ;
wire mssb_recv_bytese ;
wire mssb_error_bytese ;
wire DATA_STREAM_OUT_ACK_Z ;
wire DATA_STREAM_OUT_STB ;
wire DATA_STREAM_IN_STB_Z ;
wire mssb_config_0 ;
wire un1_mssb_config20_0_Z ;
wire un1_actual_trans_bytes14_0_Z ;
wire un6_mssb_status_cry_0_Z ;
wire un6_mssb_status_cry_0_S_0 ;
wire un6_mssb_status_cry_0_Y_0 ;
wire un6_mssb_status_cry_1_Z ;
wire un6_mssb_status_cry_1_S_0 ;
wire un6_mssb_status_cry_1_Y_0 ;
wire un6_mssb_status_cry_2_Z ;
wire un6_mssb_status_cry_2_S_0 ;
wire un6_mssb_status_cry_2_Y_0 ;
wire un6_mssb_status_cry_3_Z ;
wire un6_mssb_status_cry_3_S_0 ;
wire un6_mssb_status_cry_3_Y_0 ;
wire un6_mssb_status_cry_4_Z ;
wire un6_mssb_status_cry_4_S_0 ;
wire un6_mssb_status_cry_4_Y_0 ;
wire un6_mssb_status_cry_5_Z ;
wire un6_mssb_status_cry_5_S_0 ;
wire un6_mssb_status_cry_5_Y_0 ;
wire un6_mssb_status_cry_6_Z ;
wire un6_mssb_status_cry_6_S_0 ;
wire un6_mssb_status_cry_6_Y_0 ;
wire un6_mssb_status_cry_7_Z ;
wire un6_mssb_status_cry_7_S_0 ;
wire un6_mssb_status_cry_7_Y_0 ;
wire un6_mssb_status_cry_8_Z ;
wire un6_mssb_status_cry_8_S_0 ;
wire un6_mssb_status_cry_8_Y_0 ;
wire un6_mssb_status_cry_9_Z ;
wire un6_mssb_status_cry_9_S_0 ;
wire un6_mssb_status_cry_9_Y_0 ;
wire un6_mssb_status_cry_10_Z ;
wire un6_mssb_status_cry_10_S_0 ;
wire un6_mssb_status_cry_10_Y_0 ;
wire un6_mssb_status_cry_11_Z ;
wire un6_mssb_status_cry_11_S_0 ;
wire un6_mssb_status_cry_11_Y_0 ;
wire un6_mssb_status_cry_12_Z ;
wire un6_mssb_status_cry_12_S_0 ;
wire un6_mssb_status_cry_12_Y_0 ;
wire un6_mssb_status_cry_13_Z ;
wire un6_mssb_status_cry_13_S_0 ;
wire un6_mssb_status_cry_13_Y_0 ;
wire un6_mssb_status_cry_14_Z ;
wire un6_mssb_status_cry_14_S_0 ;
wire un6_mssb_status_cry_14_Y_0 ;
wire un6_mssb_status_cry_15_Z ;
wire un6_mssb_status_cry_15_S_0 ;
wire un6_mssb_status_cry_15_Y_0 ;
wire un6_mssb_status_cry_16_Z ;
wire un6_mssb_status_cry_16_S_0 ;
wire un6_mssb_status_cry_16_Y_0 ;
wire un6_mssb_status_cry_17_Z ;
wire un6_mssb_status_cry_17_S_0 ;
wire un6_mssb_status_cry_17_Y_0 ;
wire un6_mssb_status_cry_18_Z ;
wire un6_mssb_status_cry_18_S_0 ;
wire un6_mssb_status_cry_18_Y_0 ;
wire un6_mssb_status_cry_19_Z ;
wire un6_mssb_status_cry_19_S_0 ;
wire un6_mssb_status_cry_19_Y_0 ;
wire un6_mssb_status_cry_20_Z ;
wire un6_mssb_status_cry_20_S_0 ;
wire un6_mssb_status_cry_20_Y_0 ;
wire un6_mssb_status_cry_21_Z ;
wire un6_mssb_status_cry_21_S_0 ;
wire un6_mssb_status_cry_21_Y_0 ;
wire un6_mssb_status_cry_22_Z ;
wire un6_mssb_status_cry_22_S_0 ;
wire un6_mssb_status_cry_22_Y_0 ;
wire un6_mssb_status_cry_23_Z ;
wire un6_mssb_status_cry_23_S_0 ;
wire un6_mssb_status_cry_23_Y_0 ;
wire un6_mssb_status_cry_24_Z ;
wire un6_mssb_status_cry_24_S_0 ;
wire un6_mssb_status_cry_24_Y_0 ;
wire un6_mssb_status_cry_25_Z ;
wire un6_mssb_status_cry_25_S_0 ;
wire un6_mssb_status_cry_25_Y_0 ;
wire un6_mssb_status_cry_26_Z ;
wire un6_mssb_status_cry_26_S_0 ;
wire un6_mssb_status_cry_26_Y_0 ;
wire un6_mssb_status_cry_27_Z ;
wire un6_mssb_status_cry_27_S_0 ;
wire un6_mssb_status_cry_27_Y_0 ;
wire un6_mssb_status_cry_28_Z ;
wire un6_mssb_status_cry_28_S_0 ;
wire un6_mssb_status_cry_28_Y_0 ;
wire un6_mssb_status_cry_29_Z ;
wire un6_mssb_status_cry_29_S_0 ;
wire un6_mssb_status_cry_29_Y_0 ;
wire un6_mssb_status_cry_30_Z ;
wire un6_mssb_status_cry_30_S_0 ;
wire un6_mssb_status_cry_30_Y_0 ;
wire un6_mssb_status_cry_31_Z ;
wire un6_mssb_status_cry_31_S_0 ;
wire un6_mssb_status_cry_31_Y_0 ;
wire un1_actual_trans_bytes_cry_0_Z ;
wire un1_actual_trans_bytes_cry_0_S_0 ;
wire un1_actual_trans_bytes_cry_0_Y_0 ;
wire un1_actual_trans_bytes_cry_1_Z ;
wire un1_actual_trans_bytes_cry_1_S_0 ;
wire un1_actual_trans_bytes_cry_1_Y_0 ;
wire un1_actual_trans_bytes_cry_2_Z ;
wire un1_actual_trans_bytes_cry_2_S_0 ;
wire un1_actual_trans_bytes_cry_2_Y_0 ;
wire un1_actual_trans_bytes_cry_3_Z ;
wire un1_actual_trans_bytes_cry_3_S_0 ;
wire un1_actual_trans_bytes_cry_3_Y_0 ;
wire un1_actual_trans_bytes_cry_4_Z ;
wire un1_actual_trans_bytes_cry_4_S_0 ;
wire un1_actual_trans_bytes_cry_4_Y_0 ;
wire un1_actual_trans_bytes_cry_5_Z ;
wire un1_actual_trans_bytes_cry_5_S_0 ;
wire un1_actual_trans_bytes_cry_5_Y_0 ;
wire un1_actual_trans_bytes_cry_6_Z ;
wire un1_actual_trans_bytes_cry_6_S_0 ;
wire un1_actual_trans_bytes_cry_6_Y_0 ;
wire un1_actual_trans_bytes_cry_7_Z ;
wire un1_actual_trans_bytes_cry_7_S_0 ;
wire un1_actual_trans_bytes_cry_7_Y_0 ;
wire un1_actual_trans_bytes_cry_8_Z ;
wire un1_actual_trans_bytes_cry_8_S_0 ;
wire un1_actual_trans_bytes_cry_8_Y_0 ;
wire un1_actual_trans_bytes_cry_9_Z ;
wire un1_actual_trans_bytes_cry_9_S_0 ;
wire un1_actual_trans_bytes_cry_9_Y_0 ;
wire un1_actual_trans_bytes_cry_10_Z ;
wire un1_actual_trans_bytes_cry_10_S_0 ;
wire un1_actual_trans_bytes_cry_10_Y_0 ;
wire un1_actual_trans_bytes_cry_11_Z ;
wire un1_actual_trans_bytes_cry_11_S_0 ;
wire un1_actual_trans_bytes_cry_11_Y_0 ;
wire un1_actual_trans_bytes_cry_12_Z ;
wire un1_actual_trans_bytes_cry_12_S_0 ;
wire un1_actual_trans_bytes_cry_12_Y_0 ;
wire un1_actual_trans_bytes_cry_13_Z ;
wire un1_actual_trans_bytes_cry_13_S_0 ;
wire un1_actual_trans_bytes_cry_13_Y_0 ;
wire un1_actual_trans_bytes_cry_14_Z ;
wire un1_actual_trans_bytes_cry_14_S_0 ;
wire un1_actual_trans_bytes_cry_14_Y_0 ;
wire un1_actual_trans_bytes_cry_15_Z ;
wire un1_actual_trans_bytes_cry_15_S_0 ;
wire un1_actual_trans_bytes_cry_15_Y_0 ;
wire un1_actual_trans_bytes_cry_16_Z ;
wire un1_actual_trans_bytes_cry_16_S_0 ;
wire un1_actual_trans_bytes_cry_16_Y_0 ;
wire un1_actual_trans_bytes_cry_17_Z ;
wire un1_actual_trans_bytes_cry_17_S_0 ;
wire un1_actual_trans_bytes_cry_17_Y_0 ;
wire un1_actual_trans_bytes_cry_18_Z ;
wire un1_actual_trans_bytes_cry_18_S_0 ;
wire un1_actual_trans_bytes_cry_18_Y_0 ;
wire un1_actual_trans_bytes_cry_19_S_0 ;
wire un1_actual_trans_bytes_cry_19_Y_0 ;
wire DATA_STREAM_IN_s_4639_FCO ;
wire DATA_STREAM_IN_s_4639_S ;
wire DATA_STREAM_IN_s_4639_Y ;
wire DATA_STREAM_OUT_EXPECTED_s_4640_FCO ;
wire DATA_STREAM_OUT_EXPECTED_s_4640_S ;
wire DATA_STREAM_OUT_EXPECTED_s_4640_Y ;
wire un1_mssb_recv_bytes8_Z ;
wire actual_trans_bytes_s_4641_FCO ;
wire actual_trans_bytes_s_4641_S ;
wire actual_trans_bytes_s_4641_Y ;
wire mssb_recv_bytes_s_4642_FCO ;
wire mssb_recv_bytes_s_4642_S ;
wire mssb_recv_bytes_s_4642_Y ;
wire mssb_error_bytes_s_4643_FCO ;
wire mssb_error_bytes_s_4643_S ;
wire mssb_error_bytes_s_4643_Y ;
wire OPB_DO11 ;
wire OPB_DO10 ;
wire OPB_DO9 ;
wire un1_DATA_STREAM_OUT_NE_3_Z ;
wire un1_DATA_STREAM_OUT_NE_2_Z ;
wire un1_DATA_STREAM_OUT_NE_1_Z ;
wire un1_DATA_STREAM_OUT_NE_0_Z ;
wire N_1975 ;
wire N_130_mux ;
wire mssb_error_bytes7 ;
wire N_101_0 ;
wire N_133_mux ;
wire N_1968 ;
wire N_134_mux ;
wire N_41 ;
wire N_40 ;
  CFG1 \mssb_status_RNO[0]  (
	.A(un1_actual_trans_bytes_i),
	.Y(un1_actual_trans_bytes_i_0)
);
defparam \mssb_status_RNO[0] .INIT=2'h1;
// @16:118
  SLE \DATA_STREAM_IN[7]  (
	.Q(DATA_STREAM_IN_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s_Z[7]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[6]  (
	.Q(DATA_STREAM_IN_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[6]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[5]  (
	.Q(DATA_STREAM_IN_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[5]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[4]  (
	.Q(DATA_STREAM_IN_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[4]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[3]  (
	.Q(DATA_STREAM_IN_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[3]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[2]  (
	.Q(DATA_STREAM_IN_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[2]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[1]  (
	.Q(DATA_STREAM_IN_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[1]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[0]  (
	.Q(DATA_STREAM_IN_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[0]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[7]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s_Z[7]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[6]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[6]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[5]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[5]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[4]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[4]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[3]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[3]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[2]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[2]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[1]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[1]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[0]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[0]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[19]  (
	.Q(un6_mssb_status_19),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s_Z[19]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[18]  (
	.Q(un6_mssb_status_18),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[18]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[17]  (
	.Q(un6_mssb_status_17),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[17]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[16]  (
	.Q(un6_mssb_status_16),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[16]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[15]  (
	.Q(un6_mssb_status_15),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[15]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[14]  (
	.Q(un6_mssb_status_14),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[14]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[13]  (
	.Q(un6_mssb_status_13),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[13]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[12]  (
	.Q(un6_mssb_status_12),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[12]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[11]  (
	.Q(un6_mssb_status_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[11]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[10]  (
	.Q(un6_mssb_status_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[10]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[9]  (
	.Q(un6_mssb_status_9),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[9]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[8]  (
	.Q(un6_mssb_status_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[8]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[7]  (
	.Q(un6_mssb_status_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[7]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[6]  (
	.Q(un6_mssb_status_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[6]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[5]  (
	.Q(un6_mssb_status_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[5]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[4]  (
	.Q(un6_mssb_status_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[4]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[3]  (
	.Q(un6_mssb_status_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[3]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[2]  (
	.Q(un6_mssb_status_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[2]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[1]  (
	.Q(un6_mssb_status_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[1]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[0]  (
	.Q(un6_mssb_status_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[0]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[31]  (
	.Q(mssb_recv_bytes_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s_Z[31]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[30]  (
	.Q(mssb_recv_bytes_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[30]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[29]  (
	.Q(mssb_recv_bytes_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[29]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[28]  (
	.Q(mssb_recv_bytes_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[28]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[27]  (
	.Q(mssb_recv_bytes_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[27]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[26]  (
	.Q(mssb_recv_bytes_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[26]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[25]  (
	.Q(mssb_recv_bytes_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[25]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[24]  (
	.Q(mssb_recv_bytes_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[24]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[23]  (
	.Q(mssb_recv_bytes_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[23]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[22]  (
	.Q(mssb_recv_bytes_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[22]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[21]  (
	.Q(mssb_recv_bytes_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[21]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[20]  (
	.Q(mssb_recv_bytes_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[20]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[19]  (
	.Q(mssb_recv_bytes_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[19]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[18]  (
	.Q(mssb_recv_bytes_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[18]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[17]  (
	.Q(mssb_recv_bytes_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[17]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[16]  (
	.Q(mssb_recv_bytes_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[16]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[15]  (
	.Q(mssb_recv_bytes_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[15]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[14]  (
	.Q(mssb_recv_bytes_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[14]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[13]  (
	.Q(mssb_recv_bytes_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[13]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[12]  (
	.Q(mssb_recv_bytes_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[12]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[11]  (
	.Q(mssb_recv_bytes_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[11]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[10]  (
	.Q(mssb_recv_bytes_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[10]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[9]  (
	.Q(mssb_recv_bytes_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[9]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[8]  (
	.Q(mssb_recv_bytes_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[8]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[7]  (
	.Q(mssb_recv_bytes_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[7]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[6]  (
	.Q(mssb_recv_bytes_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[6]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[5]  (
	.Q(mssb_recv_bytes_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[5]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[4]  (
	.Q(mssb_recv_bytes_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[4]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[3]  (
	.Q(mssb_recv_bytes_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[3]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[2]  (
	.Q(mssb_recv_bytes_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[2]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[1]  (
	.Q(mssb_recv_bytes_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[1]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[0]  (
	.Q(mssb_recv_bytes_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[0]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[31]  (
	.Q(mssb_error_bytes_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s_Z[31]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[30]  (
	.Q(mssb_error_bytes_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[30]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[29]  (
	.Q(mssb_error_bytes_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[29]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[28]  (
	.Q(mssb_error_bytes_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[28]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[27]  (
	.Q(mssb_error_bytes_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[27]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[26]  (
	.Q(mssb_error_bytes_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[26]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[25]  (
	.Q(mssb_error_bytes_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[25]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[24]  (
	.Q(mssb_error_bytes_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[24]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[23]  (
	.Q(mssb_error_bytes_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[23]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[22]  (
	.Q(mssb_error_bytes_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[22]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[21]  (
	.Q(mssb_error_bytes_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[21]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[20]  (
	.Q(mssb_error_bytes_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[20]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[19]  (
	.Q(mssb_error_bytes_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[19]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[18]  (
	.Q(mssb_error_bytes_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[18]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[17]  (
	.Q(mssb_error_bytes_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[17]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[16]  (
	.Q(mssb_error_bytes_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[16]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[15]  (
	.Q(mssb_error_bytes_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[15]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[14]  (
	.Q(mssb_error_bytes_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[14]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[13]  (
	.Q(mssb_error_bytes_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[13]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[12]  (
	.Q(mssb_error_bytes_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[12]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[11]  (
	.Q(mssb_error_bytes_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[11]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[10]  (
	.Q(mssb_error_bytes_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[10]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[9]  (
	.Q(mssb_error_bytes_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[9]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[8]  (
	.Q(mssb_error_bytes_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[8]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[7]  (
	.Q(mssb_error_bytes_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[7]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[6]  (
	.Q(mssb_error_bytes_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[6]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[5]  (
	.Q(mssb_error_bytes_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[5]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[4]  (
	.Q(mssb_error_bytes_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[4]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[3]  (
	.Q(mssb_error_bytes_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[3]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[2]  (
	.Q(mssb_error_bytes_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[2]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[1]  (
	.Q(mssb_error_bytes_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[1]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[0]  (
	.Q(mssb_error_bytes_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[0]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:159
  SLE DATA_STREAM_OUT_ACK (
	.Q(DATA_STREAM_OUT_ACK_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_STB),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:132
  SLE DATA_STREAM_IN_STB (
	.Q(DATA_STREAM_IN_STB_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:91
  SLE \state[0]  (
	.Q(state_0[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[12]  (
	.Q(mssb_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[12]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[11]  (
	.Q(mssb_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[11]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[10]  (
	.Q(mssb_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[10]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[9]  (
	.Q(mssb_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1967_i_1z),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[8]  (
	.Q(mssb_config_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[8]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[7]  (
	.Q(mssb_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[7]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[6]  (
	.Q(mssb_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1969_i_1z),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[5]  (
	.Q(mssb_config_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[5]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[4]  (
	.Q(mssb_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[4]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[3]  (
	.Q(mssb_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[3]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[2]  (
	.Q(mssb_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[2]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[1]  (
	.Q(mssb_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[1]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[0]  (
	.Q(mssb_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[0]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[27]  (
	.Q(mssb_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[26]  (
	.Q(mssb_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[25]  (
	.Q(mssb_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[24]  (
	.Q(mssb_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[23]  (
	.Q(mssb_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[22]  (
	.Q(mssb_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[21]  (
	.Q(mssb_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[20]  (
	.Q(mssb_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[19]  (
	.Q(mssb_config_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[18]  (
	.Q(mssb_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[17]  (
	.Q(mssb_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[16]  (
	.Q(mssb_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[15]  (
	.Q(mssb_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[15]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[14]  (
	.Q(mssb_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_100_0_i_1z),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[13]  (
	.Q(mssb_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[13]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[31]  (
	.Q(mssb_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_9[31]),
	.EN(un1_mssb_config20_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[30]  (
	.Q(mssb_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[29]  (
	.Q(mssb_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[28]  (
	.Q(mssb_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:209
  SLE \mssb_status[1]  (
	.Q(mssb_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_status_4_Z[1]),
	.EN(un1_actual_trans_bytes14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:209
  SLE \mssb_status[0]  (
	.Q(mssb_status_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_actual_trans_bytes_i_0),
	.EN(un1_actual_trans_bytes14_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[0]  (
	.Q(MSSB_STN_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[15]  (
	.Q(MSSB_STN_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[14]  (
	.Q(MSSB_STN_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[13]  (
	.Q(MSSB_STN_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[12]  (
	.Q(MSSB_STN_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[11]  (
	.Q(MSSB_STN_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[10]  (
	.Q(MSSB_STN_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[9]  (
	.Q(MSSB_STN_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[8]  (
	.Q(MSSB_STN_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[7]  (
	.Q(MSSB_STN_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[6]  (
	.Q(MSSB_STN_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[5]  (
	.Q(MSSB_STN_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[4]  (
	.Q(MSSB_STN_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[3]  (
	.Q(MSSB_STN_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[2]  (
	.Q(MSSB_STN_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[1]  (
	.Q(MSSB_STN_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[30]  (
	.Q(MSSB_STN_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[29]  (
	.Q(MSSB_STN_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[28]  (
	.Q(MSSB_STN_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[27]  (
	.Q(MSSB_STN_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[26]  (
	.Q(MSSB_STN_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[25]  (
	.Q(MSSB_STN_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[24]  (
	.Q(MSSB_STN_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[23]  (
	.Q(MSSB_STN_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[22]  (
	.Q(MSSB_STN_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[21]  (
	.Q(MSSB_STN_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[20]  (
	.Q(MSSB_STN_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[19]  (
	.Q(MSSB_STN_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[18]  (
	.Q(MSSB_STN_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[17]  (
	.Q(MSSB_STN_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[16]  (
	.Q(MSSB_STN_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[31]  (
	.Q(MSSB_STN_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:214
  ARI1 un6_mssb_status_cry_0 (
	.FCO(un6_mssb_status_cry_0_Z),
	.S(un6_mssb_status_cry_0_S_0),
	.Y(un6_mssb_status_cry_0_Y_0),
	.B(mssb_recv_bytes_Z[0]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_0),
	.FCI(GND)
);
defparam un6_mssb_status_cry_0.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_1 (
	.FCO(un6_mssb_status_cry_1_Z),
	.S(un6_mssb_status_cry_1_S_0),
	.Y(un6_mssb_status_cry_1_Y_0),
	.B(mssb_recv_bytes_Z[1]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_1),
	.FCI(un6_mssb_status_cry_0_Z)
);
defparam un6_mssb_status_cry_1.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_2 (
	.FCO(un6_mssb_status_cry_2_Z),
	.S(un6_mssb_status_cry_2_S_0),
	.Y(un6_mssb_status_cry_2_Y_0),
	.B(mssb_recv_bytes_Z[2]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_2),
	.FCI(un6_mssb_status_cry_1_Z)
);
defparam un6_mssb_status_cry_2.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_3 (
	.FCO(un6_mssb_status_cry_3_Z),
	.S(un6_mssb_status_cry_3_S_0),
	.Y(un6_mssb_status_cry_3_Y_0),
	.B(mssb_recv_bytes_Z[3]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_3),
	.FCI(un6_mssb_status_cry_2_Z)
);
defparam un6_mssb_status_cry_3.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_4 (
	.FCO(un6_mssb_status_cry_4_Z),
	.S(un6_mssb_status_cry_4_S_0),
	.Y(un6_mssb_status_cry_4_Y_0),
	.B(mssb_recv_bytes_Z[4]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_4),
	.FCI(un6_mssb_status_cry_3_Z)
);
defparam un6_mssb_status_cry_4.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_5 (
	.FCO(un6_mssb_status_cry_5_Z),
	.S(un6_mssb_status_cry_5_S_0),
	.Y(un6_mssb_status_cry_5_Y_0),
	.B(mssb_recv_bytes_Z[5]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_5),
	.FCI(un6_mssb_status_cry_4_Z)
);
defparam un6_mssb_status_cry_5.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_6 (
	.FCO(un6_mssb_status_cry_6_Z),
	.S(un6_mssb_status_cry_6_S_0),
	.Y(un6_mssb_status_cry_6_Y_0),
	.B(mssb_recv_bytes_Z[6]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_6),
	.FCI(un6_mssb_status_cry_5_Z)
);
defparam un6_mssb_status_cry_6.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_7 (
	.FCO(un6_mssb_status_cry_7_Z),
	.S(un6_mssb_status_cry_7_S_0),
	.Y(un6_mssb_status_cry_7_Y_0),
	.B(mssb_recv_bytes_Z[7]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_7),
	.FCI(un6_mssb_status_cry_6_Z)
);
defparam un6_mssb_status_cry_7.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_8 (
	.FCO(un6_mssb_status_cry_8_Z),
	.S(un6_mssb_status_cry_8_S_0),
	.Y(un6_mssb_status_cry_8_Y_0),
	.B(mssb_recv_bytes_Z[8]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_8),
	.FCI(un6_mssb_status_cry_7_Z)
);
defparam un6_mssb_status_cry_8.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_9 (
	.FCO(un6_mssb_status_cry_9_Z),
	.S(un6_mssb_status_cry_9_S_0),
	.Y(un6_mssb_status_cry_9_Y_0),
	.B(mssb_recv_bytes_Z[9]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_9),
	.FCI(un6_mssb_status_cry_8_Z)
);
defparam un6_mssb_status_cry_9.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_10 (
	.FCO(un6_mssb_status_cry_10_Z),
	.S(un6_mssb_status_cry_10_S_0),
	.Y(un6_mssb_status_cry_10_Y_0),
	.B(mssb_recv_bytes_Z[10]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_10),
	.FCI(un6_mssb_status_cry_9_Z)
);
defparam un6_mssb_status_cry_10.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_11 (
	.FCO(un6_mssb_status_cry_11_Z),
	.S(un6_mssb_status_cry_11_S_0),
	.Y(un6_mssb_status_cry_11_Y_0),
	.B(mssb_recv_bytes_Z[11]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_11),
	.FCI(un6_mssb_status_cry_10_Z)
);
defparam un6_mssb_status_cry_11.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_12 (
	.FCO(un6_mssb_status_cry_12_Z),
	.S(un6_mssb_status_cry_12_S_0),
	.Y(un6_mssb_status_cry_12_Y_0),
	.B(mssb_recv_bytes_Z[12]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_12),
	.FCI(un6_mssb_status_cry_11_Z)
);
defparam un6_mssb_status_cry_12.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_13 (
	.FCO(un6_mssb_status_cry_13_Z),
	.S(un6_mssb_status_cry_13_S_0),
	.Y(un6_mssb_status_cry_13_Y_0),
	.B(mssb_recv_bytes_Z[13]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_13),
	.FCI(un6_mssb_status_cry_12_Z)
);
defparam un6_mssb_status_cry_13.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_14 (
	.FCO(un6_mssb_status_cry_14_Z),
	.S(un6_mssb_status_cry_14_S_0),
	.Y(un6_mssb_status_cry_14_Y_0),
	.B(mssb_recv_bytes_Z[14]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_14),
	.FCI(un6_mssb_status_cry_13_Z)
);
defparam un6_mssb_status_cry_14.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_15 (
	.FCO(un6_mssb_status_cry_15_Z),
	.S(un6_mssb_status_cry_15_S_0),
	.Y(un6_mssb_status_cry_15_Y_0),
	.B(mssb_recv_bytes_Z[15]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_15),
	.FCI(un6_mssb_status_cry_14_Z)
);
defparam un6_mssb_status_cry_15.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_16 (
	.FCO(un6_mssb_status_cry_16_Z),
	.S(un6_mssb_status_cry_16_S_0),
	.Y(un6_mssb_status_cry_16_Y_0),
	.B(mssb_recv_bytes_Z[16]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_16),
	.FCI(un6_mssb_status_cry_15_Z)
);
defparam un6_mssb_status_cry_16.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_17 (
	.FCO(un6_mssb_status_cry_17_Z),
	.S(un6_mssb_status_cry_17_S_0),
	.Y(un6_mssb_status_cry_17_Y_0),
	.B(mssb_recv_bytes_Z[17]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_17),
	.FCI(un6_mssb_status_cry_16_Z)
);
defparam un6_mssb_status_cry_17.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_18 (
	.FCO(un6_mssb_status_cry_18_Z),
	.S(un6_mssb_status_cry_18_S_0),
	.Y(un6_mssb_status_cry_18_Y_0),
	.B(mssb_recv_bytes_Z[18]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_18),
	.FCI(un6_mssb_status_cry_17_Z)
);
defparam un6_mssb_status_cry_18.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_19 (
	.FCO(un6_mssb_status_cry_19_Z),
	.S(un6_mssb_status_cry_19_S_0),
	.Y(un6_mssb_status_cry_19_Y_0),
	.B(mssb_recv_bytes_Z[19]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_19),
	.FCI(un6_mssb_status_cry_18_Z)
);
defparam un6_mssb_status_cry_19.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_20 (
	.FCO(un6_mssb_status_cry_20_Z),
	.S(un6_mssb_status_cry_20_S_0),
	.Y(un6_mssb_status_cry_20_Y_0),
	.B(mssb_recv_bytes_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_19_Z)
);
defparam un6_mssb_status_cry_20.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_21 (
	.FCO(un6_mssb_status_cry_21_Z),
	.S(un6_mssb_status_cry_21_S_0),
	.Y(un6_mssb_status_cry_21_Y_0),
	.B(mssb_recv_bytes_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_20_Z)
);
defparam un6_mssb_status_cry_21.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_22 (
	.FCO(un6_mssb_status_cry_22_Z),
	.S(un6_mssb_status_cry_22_S_0),
	.Y(un6_mssb_status_cry_22_Y_0),
	.B(mssb_recv_bytes_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_21_Z)
);
defparam un6_mssb_status_cry_22.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_23 (
	.FCO(un6_mssb_status_cry_23_Z),
	.S(un6_mssb_status_cry_23_S_0),
	.Y(un6_mssb_status_cry_23_Y_0),
	.B(mssb_recv_bytes_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_22_Z)
);
defparam un6_mssb_status_cry_23.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_24 (
	.FCO(un6_mssb_status_cry_24_Z),
	.S(un6_mssb_status_cry_24_S_0),
	.Y(un6_mssb_status_cry_24_Y_0),
	.B(mssb_recv_bytes_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_23_Z)
);
defparam un6_mssb_status_cry_24.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_25 (
	.FCO(un6_mssb_status_cry_25_Z),
	.S(un6_mssb_status_cry_25_S_0),
	.Y(un6_mssb_status_cry_25_Y_0),
	.B(mssb_recv_bytes_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_24_Z)
);
defparam un6_mssb_status_cry_25.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_26 (
	.FCO(un6_mssb_status_cry_26_Z),
	.S(un6_mssb_status_cry_26_S_0),
	.Y(un6_mssb_status_cry_26_Y_0),
	.B(mssb_recv_bytes_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_25_Z)
);
defparam un6_mssb_status_cry_26.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_27 (
	.FCO(un6_mssb_status_cry_27_Z),
	.S(un6_mssb_status_cry_27_S_0),
	.Y(un6_mssb_status_cry_27_Y_0),
	.B(mssb_recv_bytes_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_26_Z)
);
defparam un6_mssb_status_cry_27.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_28 (
	.FCO(un6_mssb_status_cry_28_Z),
	.S(un6_mssb_status_cry_28_S_0),
	.Y(un6_mssb_status_cry_28_Y_0),
	.B(mssb_recv_bytes_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_27_Z)
);
defparam un6_mssb_status_cry_28.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_29 (
	.FCO(un6_mssb_status_cry_29_Z),
	.S(un6_mssb_status_cry_29_S_0),
	.Y(un6_mssb_status_cry_29_Y_0),
	.B(mssb_recv_bytes_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_28_Z)
);
defparam un6_mssb_status_cry_29.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_30 (
	.FCO(un6_mssb_status_cry_30_Z),
	.S(un6_mssb_status_cry_30_S_0),
	.Y(un6_mssb_status_cry_30_Y_0),
	.B(mssb_recv_bytes_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_29_Z)
);
defparam un6_mssb_status_cry_30.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_31 (
	.FCO(un6_mssb_status_cry_31_Z),
	.S(un6_mssb_status_cry_31_S_0),
	.Y(un6_mssb_status_cry_31_Y_0),
	.B(mssb_recv_bytes_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_30_Z)
);
defparam un6_mssb_status_cry_31.INIT=20'h45500;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_0 (
	.FCO(un1_actual_trans_bytes_cry_0_Z),
	.S(un1_actual_trans_bytes_cry_0_S_0),
	.Y(un1_actual_trans_bytes_cry_0_Y_0),
	.B(un6_mssb_status_0),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[0]),
	.FCI(GND)
);
defparam un1_actual_trans_bytes_cry_0.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_1 (
	.FCO(un1_actual_trans_bytes_cry_1_Z),
	.S(un1_actual_trans_bytes_cry_1_S_0),
	.Y(un1_actual_trans_bytes_cry_1_Y_0),
	.B(un6_mssb_status_1),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[1]),
	.FCI(un1_actual_trans_bytes_cry_0_Z)
);
defparam un1_actual_trans_bytes_cry_1.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_2 (
	.FCO(un1_actual_trans_bytes_cry_2_Z),
	.S(un1_actual_trans_bytes_cry_2_S_0),
	.Y(un1_actual_trans_bytes_cry_2_Y_0),
	.B(un6_mssb_status_2),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[2]),
	.FCI(un1_actual_trans_bytes_cry_1_Z)
);
defparam un1_actual_trans_bytes_cry_2.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_3 (
	.FCO(un1_actual_trans_bytes_cry_3_Z),
	.S(un1_actual_trans_bytes_cry_3_S_0),
	.Y(un1_actual_trans_bytes_cry_3_Y_0),
	.B(un6_mssb_status_3),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[3]),
	.FCI(un1_actual_trans_bytes_cry_2_Z)
);
defparam un1_actual_trans_bytes_cry_3.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_4 (
	.FCO(un1_actual_trans_bytes_cry_4_Z),
	.S(un1_actual_trans_bytes_cry_4_S_0),
	.Y(un1_actual_trans_bytes_cry_4_Y_0),
	.B(un6_mssb_status_4),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[4]),
	.FCI(un1_actual_trans_bytes_cry_3_Z)
);
defparam un1_actual_trans_bytes_cry_4.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_5 (
	.FCO(un1_actual_trans_bytes_cry_5_Z),
	.S(un1_actual_trans_bytes_cry_5_S_0),
	.Y(un1_actual_trans_bytes_cry_5_Y_0),
	.B(un6_mssb_status_5),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[5]),
	.FCI(un1_actual_trans_bytes_cry_4_Z)
);
defparam un1_actual_trans_bytes_cry_5.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_6 (
	.FCO(un1_actual_trans_bytes_cry_6_Z),
	.S(un1_actual_trans_bytes_cry_6_S_0),
	.Y(un1_actual_trans_bytes_cry_6_Y_0),
	.B(un6_mssb_status_6),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[6]),
	.FCI(un1_actual_trans_bytes_cry_5_Z)
);
defparam un1_actual_trans_bytes_cry_6.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_7 (
	.FCO(un1_actual_trans_bytes_cry_7_Z),
	.S(un1_actual_trans_bytes_cry_7_S_0),
	.Y(un1_actual_trans_bytes_cry_7_Y_0),
	.B(un6_mssb_status_7),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[7]),
	.FCI(un1_actual_trans_bytes_cry_6_Z)
);
defparam un1_actual_trans_bytes_cry_7.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_8 (
	.FCO(un1_actual_trans_bytes_cry_8_Z),
	.S(un1_actual_trans_bytes_cry_8_S_0),
	.Y(un1_actual_trans_bytes_cry_8_Y_0),
	.B(un6_mssb_status_8),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[8]),
	.FCI(un1_actual_trans_bytes_cry_7_Z)
);
defparam un1_actual_trans_bytes_cry_8.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_9 (
	.FCO(un1_actual_trans_bytes_cry_9_Z),
	.S(un1_actual_trans_bytes_cry_9_S_0),
	.Y(un1_actual_trans_bytes_cry_9_Y_0),
	.B(un6_mssb_status_9),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[9]),
	.FCI(un1_actual_trans_bytes_cry_8_Z)
);
defparam un1_actual_trans_bytes_cry_9.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_10 (
	.FCO(un1_actual_trans_bytes_cry_10_Z),
	.S(un1_actual_trans_bytes_cry_10_S_0),
	.Y(un1_actual_trans_bytes_cry_10_Y_0),
	.B(un6_mssb_status_10),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[10]),
	.FCI(un1_actual_trans_bytes_cry_9_Z)
);
defparam un1_actual_trans_bytes_cry_10.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_11 (
	.FCO(un1_actual_trans_bytes_cry_11_Z),
	.S(un1_actual_trans_bytes_cry_11_S_0),
	.Y(un1_actual_trans_bytes_cry_11_Y_0),
	.B(un6_mssb_status_11),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[11]),
	.FCI(un1_actual_trans_bytes_cry_10_Z)
);
defparam un1_actual_trans_bytes_cry_11.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_12 (
	.FCO(un1_actual_trans_bytes_cry_12_Z),
	.S(un1_actual_trans_bytes_cry_12_S_0),
	.Y(un1_actual_trans_bytes_cry_12_Y_0),
	.B(un6_mssb_status_12),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[12]),
	.FCI(un1_actual_trans_bytes_cry_11_Z)
);
defparam un1_actual_trans_bytes_cry_12.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_13 (
	.FCO(un1_actual_trans_bytes_cry_13_Z),
	.S(un1_actual_trans_bytes_cry_13_S_0),
	.Y(un1_actual_trans_bytes_cry_13_Y_0),
	.B(un6_mssb_status_13),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[13]),
	.FCI(un1_actual_trans_bytes_cry_12_Z)
);
defparam un1_actual_trans_bytes_cry_13.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_14 (
	.FCO(un1_actual_trans_bytes_cry_14_Z),
	.S(un1_actual_trans_bytes_cry_14_S_0),
	.Y(un1_actual_trans_bytes_cry_14_Y_0),
	.B(un6_mssb_status_14),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[14]),
	.FCI(un1_actual_trans_bytes_cry_13_Z)
);
defparam un1_actual_trans_bytes_cry_14.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_15 (
	.FCO(un1_actual_trans_bytes_cry_15_Z),
	.S(un1_actual_trans_bytes_cry_15_S_0),
	.Y(un1_actual_trans_bytes_cry_15_Y_0),
	.B(un6_mssb_status_15),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[15]),
	.FCI(un1_actual_trans_bytes_cry_14_Z)
);
defparam un1_actual_trans_bytes_cry_15.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_16 (
	.FCO(un1_actual_trans_bytes_cry_16_Z),
	.S(un1_actual_trans_bytes_cry_16_S_0),
	.Y(un1_actual_trans_bytes_cry_16_Y_0),
	.B(un6_mssb_status_16),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[16]),
	.FCI(un1_actual_trans_bytes_cry_15_Z)
);
defparam un1_actual_trans_bytes_cry_16.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_17 (
	.FCO(un1_actual_trans_bytes_cry_17_Z),
	.S(un1_actual_trans_bytes_cry_17_S_0),
	.Y(un1_actual_trans_bytes_cry_17_Y_0),
	.B(un6_mssb_status_17),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[17]),
	.FCI(un1_actual_trans_bytes_cry_16_Z)
);
defparam un1_actual_trans_bytes_cry_17.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_18 (
	.FCO(un1_actual_trans_bytes_cry_18_Z),
	.S(un1_actual_trans_bytes_cry_18_S_0),
	.Y(un1_actual_trans_bytes_cry_18_Y_0),
	.B(un6_mssb_status_18),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[18]),
	.FCI(un1_actual_trans_bytes_cry_17_Z)
);
defparam un1_actual_trans_bytes_cry_18.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_19 (
	.FCO(un1_actual_trans_bytes_i),
	.S(un1_actual_trans_bytes_cry_19_S_0),
	.Y(un1_actual_trans_bytes_cry_19_Y_0),
	.B(un6_mssb_status_19),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[19]),
	.FCI(un1_actual_trans_bytes_cry_18_Z)
);
defparam un1_actual_trans_bytes_cry_19.INIT=20'h5AA55;
// @16:118
  ARI1 DATA_STREAM_IN_s_4639 (
	.FCO(DATA_STREAM_IN_s_4639_FCO),
	.S(DATA_STREAM_IN_s_4639_S),
	.Y(DATA_STREAM_IN_s_4639_Y),
	.B(state_0[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DATA_STREAM_IN_s_4639.INIT=20'h4AA00;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[0]  (
	.FCO(DATA_STREAM_IN_cry_Z[0]),
	.S(DATA_STREAM_IN_s[0]),
	.Y(DATA_STREAM_IN_cry_Y_0[0]),
	.B(DATA_STREAM_IN_Z[0]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_s_4639_FCO)
);
defparam \DATA_STREAM_IN_cry[0] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[1]  (
	.FCO(DATA_STREAM_IN_cry_Z[1]),
	.S(DATA_STREAM_IN_s[1]),
	.Y(DATA_STREAM_IN_cry_Y_0[1]),
	.B(DATA_STREAM_IN_Z[1]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[0])
);
defparam \DATA_STREAM_IN_cry[1] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[2]  (
	.FCO(DATA_STREAM_IN_cry_Z[2]),
	.S(DATA_STREAM_IN_s[2]),
	.Y(DATA_STREAM_IN_cry_Y_0[2]),
	.B(DATA_STREAM_IN_Z[2]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[1])
);
defparam \DATA_STREAM_IN_cry[2] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[3]  (
	.FCO(DATA_STREAM_IN_cry_Z[3]),
	.S(DATA_STREAM_IN_s[3]),
	.Y(DATA_STREAM_IN_cry_Y_0[3]),
	.B(DATA_STREAM_IN_Z[3]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[2])
);
defparam \DATA_STREAM_IN_cry[3] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[4]  (
	.FCO(DATA_STREAM_IN_cry_Z[4]),
	.S(DATA_STREAM_IN_s[4]),
	.Y(DATA_STREAM_IN_cry_Y_0[4]),
	.B(DATA_STREAM_IN_Z[4]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[3])
);
defparam \DATA_STREAM_IN_cry[4] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[5]  (
	.FCO(DATA_STREAM_IN_cry_Z[5]),
	.S(DATA_STREAM_IN_s[5]),
	.Y(DATA_STREAM_IN_cry_Y_0[5]),
	.B(DATA_STREAM_IN_Z[5]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[4])
);
defparam \DATA_STREAM_IN_cry[5] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_s[7]  (
	.FCO(DATA_STREAM_IN_s_FCO_0[7]),
	.S(DATA_STREAM_IN_s_Z[7]),
	.Y(DATA_STREAM_IN_s_Y_0[7]),
	.B(DATA_STREAM_IN_Z[7]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[6])
);
defparam \DATA_STREAM_IN_s[7] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[6]  (
	.FCO(DATA_STREAM_IN_cry_Z[6]),
	.S(DATA_STREAM_IN_s[6]),
	.Y(DATA_STREAM_IN_cry_Y_0[6]),
	.B(DATA_STREAM_IN_Z[6]),
	.C(state_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[5])
);
defparam \DATA_STREAM_IN_cry[6] .INIT=20'h48800;
// @16:183
  ARI1 DATA_STREAM_OUT_EXPECTED_s_4640 (
	.FCO(DATA_STREAM_OUT_EXPECTED_s_4640_FCO),
	.S(DATA_STREAM_OUT_EXPECTED_s_4640_S),
	.Y(DATA_STREAM_OUT_EXPECTED_s_4640_Y),
	.B(un1_mssb_recv_bytes8_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DATA_STREAM_OUT_EXPECTED_s_4640.INIT=20'h4AA00;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[0]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[0]),
	.S(DATA_STREAM_OUT_EXPECTED_s[0]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[0]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_s_4640_FCO)
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[0] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[1]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[1]),
	.S(DATA_STREAM_OUT_EXPECTED_s[1]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[1]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[0])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[1] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[2]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[2]),
	.S(DATA_STREAM_OUT_EXPECTED_s[2]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[2]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[1])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[2] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[3]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[3]),
	.S(DATA_STREAM_OUT_EXPECTED_s[3]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[3]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[2])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[3] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[4]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[4]),
	.S(DATA_STREAM_OUT_EXPECTED_s[4]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[4]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[3])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[4] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[5]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[5]),
	.S(DATA_STREAM_OUT_EXPECTED_s[5]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[5]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[4])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[5] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_s[7]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_s_FCO_0[7]),
	.S(DATA_STREAM_OUT_EXPECTED_s_Z[7]),
	.Y(DATA_STREAM_OUT_EXPECTED_s_Y_0[7]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[6])
);
defparam \DATA_STREAM_OUT_EXPECTED_s[7] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[6]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[6]),
	.S(DATA_STREAM_OUT_EXPECTED_s[6]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y_0[6]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.C(un1_mssb_recv_bytes8_Z),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[5])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[6] .INIT=20'h48800;
// @16:143
  ARI1 actual_trans_bytes_s_4641 (
	.FCO(actual_trans_bytes_s_4641_FCO),
	.S(actual_trans_bytes_s_4641_S),
	.Y(actual_trans_bytes_s_4641_Y),
	.B(state_0[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam actual_trans_bytes_s_4641.INIT=20'h4AA00;
// @16:143
  ARI1 \actual_trans_bytes_cry[0]  (
	.FCO(actual_trans_bytes_cry_Z[0]),
	.S(actual_trans_bytes_s[0]),
	.Y(actual_trans_bytes_cry_Y_0[0]),
	.B(state_0[0]),
	.C(un6_mssb_status_0),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_s_4641_FCO)
);
defparam \actual_trans_bytes_cry[0] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[1]  (
	.FCO(actual_trans_bytes_cry_Z[1]),
	.S(actual_trans_bytes_s[1]),
	.Y(actual_trans_bytes_cry_Y_0[1]),
	.B(state_0[0]),
	.C(un6_mssb_status_1),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[0])
);
defparam \actual_trans_bytes_cry[1] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[2]  (
	.FCO(actual_trans_bytes_cry_Z[2]),
	.S(actual_trans_bytes_s[2]),
	.Y(actual_trans_bytes_cry_Y_0[2]),
	.B(state_0[0]),
	.C(un6_mssb_status_2),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[1])
);
defparam \actual_trans_bytes_cry[2] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[3]  (
	.FCO(actual_trans_bytes_cry_Z[3]),
	.S(actual_trans_bytes_s[3]),
	.Y(actual_trans_bytes_cry_Y_0[3]),
	.B(state_0[0]),
	.C(un6_mssb_status_3),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[2])
);
defparam \actual_trans_bytes_cry[3] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[4]  (
	.FCO(actual_trans_bytes_cry_Z[4]),
	.S(actual_trans_bytes_s[4]),
	.Y(actual_trans_bytes_cry_Y_0[4]),
	.B(state_0[0]),
	.C(un6_mssb_status_4),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[3])
);
defparam \actual_trans_bytes_cry[4] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[5]  (
	.FCO(actual_trans_bytes_cry_Z[5]),
	.S(actual_trans_bytes_s[5]),
	.Y(actual_trans_bytes_cry_Y_0[5]),
	.B(state_0[0]),
	.C(un6_mssb_status_5),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[4])
);
defparam \actual_trans_bytes_cry[5] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[6]  (
	.FCO(actual_trans_bytes_cry_Z[6]),
	.S(actual_trans_bytes_s[6]),
	.Y(actual_trans_bytes_cry_Y_0[6]),
	.B(state_0[0]),
	.C(un6_mssb_status_6),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[5])
);
defparam \actual_trans_bytes_cry[6] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[7]  (
	.FCO(actual_trans_bytes_cry_Z[7]),
	.S(actual_trans_bytes_s[7]),
	.Y(actual_trans_bytes_cry_Y_0[7]),
	.B(state_0[0]),
	.C(un6_mssb_status_7),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[6])
);
defparam \actual_trans_bytes_cry[7] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[8]  (
	.FCO(actual_trans_bytes_cry_Z[8]),
	.S(actual_trans_bytes_s[8]),
	.Y(actual_trans_bytes_cry_Y_0[8]),
	.B(state_0[0]),
	.C(un6_mssb_status_8),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[7])
);
defparam \actual_trans_bytes_cry[8] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[9]  (
	.FCO(actual_trans_bytes_cry_Z[9]),
	.S(actual_trans_bytes_s[9]),
	.Y(actual_trans_bytes_cry_Y_0[9]),
	.B(state_0[0]),
	.C(un6_mssb_status_9),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[8])
);
defparam \actual_trans_bytes_cry[9] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[10]  (
	.FCO(actual_trans_bytes_cry_Z[10]),
	.S(actual_trans_bytes_s[10]),
	.Y(actual_trans_bytes_cry_Y_0[10]),
	.B(state_0[0]),
	.C(un6_mssb_status_10),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[9])
);
defparam \actual_trans_bytes_cry[10] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[11]  (
	.FCO(actual_trans_bytes_cry_Z[11]),
	.S(actual_trans_bytes_s[11]),
	.Y(actual_trans_bytes_cry_Y_0[11]),
	.B(state_0[0]),
	.C(un6_mssb_status_11),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[10])
);
defparam \actual_trans_bytes_cry[11] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[12]  (
	.FCO(actual_trans_bytes_cry_Z[12]),
	.S(actual_trans_bytes_s[12]),
	.Y(actual_trans_bytes_cry_Y_0[12]),
	.B(state_0[0]),
	.C(un6_mssb_status_12),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[11])
);
defparam \actual_trans_bytes_cry[12] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[13]  (
	.FCO(actual_trans_bytes_cry_Z[13]),
	.S(actual_trans_bytes_s[13]),
	.Y(actual_trans_bytes_cry_Y_0[13]),
	.B(state_0[0]),
	.C(un6_mssb_status_13),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[12])
);
defparam \actual_trans_bytes_cry[13] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[14]  (
	.FCO(actual_trans_bytes_cry_Z[14]),
	.S(actual_trans_bytes_s[14]),
	.Y(actual_trans_bytes_cry_Y_0[14]),
	.B(state_0[0]),
	.C(un6_mssb_status_14),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[13])
);
defparam \actual_trans_bytes_cry[14] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[15]  (
	.FCO(actual_trans_bytes_cry_Z[15]),
	.S(actual_trans_bytes_s[15]),
	.Y(actual_trans_bytes_cry_Y_0[15]),
	.B(state_0[0]),
	.C(un6_mssb_status_15),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[14])
);
defparam \actual_trans_bytes_cry[15] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[16]  (
	.FCO(actual_trans_bytes_cry_Z[16]),
	.S(actual_trans_bytes_s[16]),
	.Y(actual_trans_bytes_cry_Y_0[16]),
	.B(state_0[0]),
	.C(un6_mssb_status_16),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[15])
);
defparam \actual_trans_bytes_cry[16] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[17]  (
	.FCO(actual_trans_bytes_cry_Z[17]),
	.S(actual_trans_bytes_s[17]),
	.Y(actual_trans_bytes_cry_Y_0[17]),
	.B(state_0[0]),
	.C(un6_mssb_status_17),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[16])
);
defparam \actual_trans_bytes_cry[17] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_s[19]  (
	.FCO(actual_trans_bytes_s_FCO_0[19]),
	.S(actual_trans_bytes_s_Z[19]),
	.Y(actual_trans_bytes_s_Y_0[19]),
	.B(state_0[0]),
	.C(un6_mssb_status_19),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[18])
);
defparam \actual_trans_bytes_s[19] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[18]  (
	.FCO(actual_trans_bytes_cry_Z[18]),
	.S(actual_trans_bytes_s[18]),
	.Y(actual_trans_bytes_cry_Y_0[18]),
	.B(state_0[0]),
	.C(un6_mssb_status_18),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[17])
);
defparam \actual_trans_bytes_cry[18] .INIT=20'h48800;
// @16:171
  ARI1 mssb_recv_bytes_s_4642 (
	.FCO(mssb_recv_bytes_s_4642_FCO),
	.S(mssb_recv_bytes_s_4642_S),
	.Y(mssb_recv_bytes_s_4642_Y),
	.B(un1_mssb_recv_bytes8_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mssb_recv_bytes_s_4642.INIT=20'h4AA00;
// @16:171
  ARI1 \mssb_recv_bytes_cry[0]  (
	.FCO(mssb_recv_bytes_cry_Z[0]),
	.S(mssb_recv_bytes_s[0]),
	.Y(mssb_recv_bytes_cry_Y_0[0]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_s_4642_FCO)
);
defparam \mssb_recv_bytes_cry[0] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[1]  (
	.FCO(mssb_recv_bytes_cry_Z[1]),
	.S(mssb_recv_bytes_s[1]),
	.Y(mssb_recv_bytes_cry_Y_0[1]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[0])
);
defparam \mssb_recv_bytes_cry[1] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[2]  (
	.FCO(mssb_recv_bytes_cry_Z[2]),
	.S(mssb_recv_bytes_s[2]),
	.Y(mssb_recv_bytes_cry_Y_0[2]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[1])
);
defparam \mssb_recv_bytes_cry[2] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[3]  (
	.FCO(mssb_recv_bytes_cry_Z[3]),
	.S(mssb_recv_bytes_s[3]),
	.Y(mssb_recv_bytes_cry_Y_0[3]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[2])
);
defparam \mssb_recv_bytes_cry[3] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[4]  (
	.FCO(mssb_recv_bytes_cry_Z[4]),
	.S(mssb_recv_bytes_s[4]),
	.Y(mssb_recv_bytes_cry_Y_0[4]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[3])
);
defparam \mssb_recv_bytes_cry[4] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[5]  (
	.FCO(mssb_recv_bytes_cry_Z[5]),
	.S(mssb_recv_bytes_s[5]),
	.Y(mssb_recv_bytes_cry_Y_0[5]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[4])
);
defparam \mssb_recv_bytes_cry[5] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[6]  (
	.FCO(mssb_recv_bytes_cry_Z[6]),
	.S(mssb_recv_bytes_s[6]),
	.Y(mssb_recv_bytes_cry_Y_0[6]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[5])
);
defparam \mssb_recv_bytes_cry[6] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[7]  (
	.FCO(mssb_recv_bytes_cry_Z[7]),
	.S(mssb_recv_bytes_s[7]),
	.Y(mssb_recv_bytes_cry_Y_0[7]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[6])
);
defparam \mssb_recv_bytes_cry[7] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[8]  (
	.FCO(mssb_recv_bytes_cry_Z[8]),
	.S(mssb_recv_bytes_s[8]),
	.Y(mssb_recv_bytes_cry_Y_0[8]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[7])
);
defparam \mssb_recv_bytes_cry[8] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[9]  (
	.FCO(mssb_recv_bytes_cry_Z[9]),
	.S(mssb_recv_bytes_s[9]),
	.Y(mssb_recv_bytes_cry_Y_0[9]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[8])
);
defparam \mssb_recv_bytes_cry[9] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[10]  (
	.FCO(mssb_recv_bytes_cry_Z[10]),
	.S(mssb_recv_bytes_s[10]),
	.Y(mssb_recv_bytes_cry_Y_0[10]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[9])
);
defparam \mssb_recv_bytes_cry[10] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[11]  (
	.FCO(mssb_recv_bytes_cry_Z[11]),
	.S(mssb_recv_bytes_s[11]),
	.Y(mssb_recv_bytes_cry_Y_0[11]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[10])
);
defparam \mssb_recv_bytes_cry[11] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[12]  (
	.FCO(mssb_recv_bytes_cry_Z[12]),
	.S(mssb_recv_bytes_s[12]),
	.Y(mssb_recv_bytes_cry_Y_0[12]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[11])
);
defparam \mssb_recv_bytes_cry[12] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[13]  (
	.FCO(mssb_recv_bytes_cry_Z[13]),
	.S(mssb_recv_bytes_s[13]),
	.Y(mssb_recv_bytes_cry_Y_0[13]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[12])
);
defparam \mssb_recv_bytes_cry[13] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[14]  (
	.FCO(mssb_recv_bytes_cry_Z[14]),
	.S(mssb_recv_bytes_s[14]),
	.Y(mssb_recv_bytes_cry_Y_0[14]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[13])
);
defparam \mssb_recv_bytes_cry[14] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[15]  (
	.FCO(mssb_recv_bytes_cry_Z[15]),
	.S(mssb_recv_bytes_s[15]),
	.Y(mssb_recv_bytes_cry_Y_0[15]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[14])
);
defparam \mssb_recv_bytes_cry[15] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[16]  (
	.FCO(mssb_recv_bytes_cry_Z[16]),
	.S(mssb_recv_bytes_s[16]),
	.Y(mssb_recv_bytes_cry_Y_0[16]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[15])
);
defparam \mssb_recv_bytes_cry[16] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[17]  (
	.FCO(mssb_recv_bytes_cry_Z[17]),
	.S(mssb_recv_bytes_s[17]),
	.Y(mssb_recv_bytes_cry_Y_0[17]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[16])
);
defparam \mssb_recv_bytes_cry[17] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[18]  (
	.FCO(mssb_recv_bytes_cry_Z[18]),
	.S(mssb_recv_bytes_s[18]),
	.Y(mssb_recv_bytes_cry_Y_0[18]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[17])
);
defparam \mssb_recv_bytes_cry[18] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[19]  (
	.FCO(mssb_recv_bytes_cry_Z[19]),
	.S(mssb_recv_bytes_s[19]),
	.Y(mssb_recv_bytes_cry_Y_0[19]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[18])
);
defparam \mssb_recv_bytes_cry[19] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[20]  (
	.FCO(mssb_recv_bytes_cry_Z[20]),
	.S(mssb_recv_bytes_s[20]),
	.Y(mssb_recv_bytes_cry_Y_0[20]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[19])
);
defparam \mssb_recv_bytes_cry[20] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[21]  (
	.FCO(mssb_recv_bytes_cry_Z[21]),
	.S(mssb_recv_bytes_s[21]),
	.Y(mssb_recv_bytes_cry_Y_0[21]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[20])
);
defparam \mssb_recv_bytes_cry[21] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[22]  (
	.FCO(mssb_recv_bytes_cry_Z[22]),
	.S(mssb_recv_bytes_s[22]),
	.Y(mssb_recv_bytes_cry_Y_0[22]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[21])
);
defparam \mssb_recv_bytes_cry[22] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[23]  (
	.FCO(mssb_recv_bytes_cry_Z[23]),
	.S(mssb_recv_bytes_s[23]),
	.Y(mssb_recv_bytes_cry_Y_0[23]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[22])
);
defparam \mssb_recv_bytes_cry[23] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[24]  (
	.FCO(mssb_recv_bytes_cry_Z[24]),
	.S(mssb_recv_bytes_s[24]),
	.Y(mssb_recv_bytes_cry_Y_0[24]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[23])
);
defparam \mssb_recv_bytes_cry[24] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[25]  (
	.FCO(mssb_recv_bytes_cry_Z[25]),
	.S(mssb_recv_bytes_s[25]),
	.Y(mssb_recv_bytes_cry_Y_0[25]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[24])
);
defparam \mssb_recv_bytes_cry[25] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[26]  (
	.FCO(mssb_recv_bytes_cry_Z[26]),
	.S(mssb_recv_bytes_s[26]),
	.Y(mssb_recv_bytes_cry_Y_0[26]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[25])
);
defparam \mssb_recv_bytes_cry[26] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[27]  (
	.FCO(mssb_recv_bytes_cry_Z[27]),
	.S(mssb_recv_bytes_s[27]),
	.Y(mssb_recv_bytes_cry_Y_0[27]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[26])
);
defparam \mssb_recv_bytes_cry[27] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[28]  (
	.FCO(mssb_recv_bytes_cry_Z[28]),
	.S(mssb_recv_bytes_s[28]),
	.Y(mssb_recv_bytes_cry_Y_0[28]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[27])
);
defparam \mssb_recv_bytes_cry[28] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[29]  (
	.FCO(mssb_recv_bytes_cry_Z[29]),
	.S(mssb_recv_bytes_s[29]),
	.Y(mssb_recv_bytes_cry_Y_0[29]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[28])
);
defparam \mssb_recv_bytes_cry[29] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_s[31]  (
	.FCO(mssb_recv_bytes_s_FCO_0[31]),
	.S(mssb_recv_bytes_s_Z[31]),
	.Y(mssb_recv_bytes_s_Y_0[31]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[30])
);
defparam \mssb_recv_bytes_s[31] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[30]  (
	.FCO(mssb_recv_bytes_cry_Z[30]),
	.S(mssb_recv_bytes_s[30]),
	.Y(mssb_recv_bytes_cry_Y_0[30]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_recv_bytes_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[29])
);
defparam \mssb_recv_bytes_cry[30] .INIT=20'h48800;
// @16:195
  ARI1 mssb_error_bytes_s_4643 (
	.FCO(mssb_error_bytes_s_4643_FCO),
	.S(mssb_error_bytes_s_4643_S),
	.Y(mssb_error_bytes_s_4643_Y),
	.B(un1_mssb_recv_bytes8_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mssb_error_bytes_s_4643.INIT=20'h4AA00;
// @16:195
  ARI1 \mssb_error_bytes_cry[0]  (
	.FCO(mssb_error_bytes_cry_Z[0]),
	.S(mssb_error_bytes_s[0]),
	.Y(mssb_error_bytes_cry_Y_0[0]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_s_4643_FCO)
);
defparam \mssb_error_bytes_cry[0] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[1]  (
	.FCO(mssb_error_bytes_cry_Z[1]),
	.S(mssb_error_bytes_s[1]),
	.Y(mssb_error_bytes_cry_Y_0[1]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[0])
);
defparam \mssb_error_bytes_cry[1] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[2]  (
	.FCO(mssb_error_bytes_cry_Z[2]),
	.S(mssb_error_bytes_s[2]),
	.Y(mssb_error_bytes_cry_Y_0[2]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[1])
);
defparam \mssb_error_bytes_cry[2] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[3]  (
	.FCO(mssb_error_bytes_cry_Z[3]),
	.S(mssb_error_bytes_s[3]),
	.Y(mssb_error_bytes_cry_Y_0[3]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[2])
);
defparam \mssb_error_bytes_cry[3] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[4]  (
	.FCO(mssb_error_bytes_cry_Z[4]),
	.S(mssb_error_bytes_s[4]),
	.Y(mssb_error_bytes_cry_Y_0[4]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[3])
);
defparam \mssb_error_bytes_cry[4] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[5]  (
	.FCO(mssb_error_bytes_cry_Z[5]),
	.S(mssb_error_bytes_s[5]),
	.Y(mssb_error_bytes_cry_Y_0[5]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[4])
);
defparam \mssb_error_bytes_cry[5] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[6]  (
	.FCO(mssb_error_bytes_cry_Z[6]),
	.S(mssb_error_bytes_s[6]),
	.Y(mssb_error_bytes_cry_Y_0[6]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[5])
);
defparam \mssb_error_bytes_cry[6] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[7]  (
	.FCO(mssb_error_bytes_cry_Z[7]),
	.S(mssb_error_bytes_s[7]),
	.Y(mssb_error_bytes_cry_Y_0[7]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[6])
);
defparam \mssb_error_bytes_cry[7] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[8]  (
	.FCO(mssb_error_bytes_cry_Z[8]),
	.S(mssb_error_bytes_s[8]),
	.Y(mssb_error_bytes_cry_Y_0[8]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[7])
);
defparam \mssb_error_bytes_cry[8] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[9]  (
	.FCO(mssb_error_bytes_cry_Z[9]),
	.S(mssb_error_bytes_s[9]),
	.Y(mssb_error_bytes_cry_Y_0[9]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[8])
);
defparam \mssb_error_bytes_cry[9] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[10]  (
	.FCO(mssb_error_bytes_cry_Z[10]),
	.S(mssb_error_bytes_s[10]),
	.Y(mssb_error_bytes_cry_Y_0[10]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[9])
);
defparam \mssb_error_bytes_cry[10] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[11]  (
	.FCO(mssb_error_bytes_cry_Z[11]),
	.S(mssb_error_bytes_s[11]),
	.Y(mssb_error_bytes_cry_Y_0[11]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[10])
);
defparam \mssb_error_bytes_cry[11] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[12]  (
	.FCO(mssb_error_bytes_cry_Z[12]),
	.S(mssb_error_bytes_s[12]),
	.Y(mssb_error_bytes_cry_Y_0[12]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[11])
);
defparam \mssb_error_bytes_cry[12] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[13]  (
	.FCO(mssb_error_bytes_cry_Z[13]),
	.S(mssb_error_bytes_s[13]),
	.Y(mssb_error_bytes_cry_Y_0[13]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[12])
);
defparam \mssb_error_bytes_cry[13] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[14]  (
	.FCO(mssb_error_bytes_cry_Z[14]),
	.S(mssb_error_bytes_s[14]),
	.Y(mssb_error_bytes_cry_Y_0[14]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[13])
);
defparam \mssb_error_bytes_cry[14] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[15]  (
	.FCO(mssb_error_bytes_cry_Z[15]),
	.S(mssb_error_bytes_s[15]),
	.Y(mssb_error_bytes_cry_Y_0[15]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[14])
);
defparam \mssb_error_bytes_cry[15] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[16]  (
	.FCO(mssb_error_bytes_cry_Z[16]),
	.S(mssb_error_bytes_s[16]),
	.Y(mssb_error_bytes_cry_Y_0[16]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[15])
);
defparam \mssb_error_bytes_cry[16] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[17]  (
	.FCO(mssb_error_bytes_cry_Z[17]),
	.S(mssb_error_bytes_s[17]),
	.Y(mssb_error_bytes_cry_Y_0[17]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[16])
);
defparam \mssb_error_bytes_cry[17] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[18]  (
	.FCO(mssb_error_bytes_cry_Z[18]),
	.S(mssb_error_bytes_s[18]),
	.Y(mssb_error_bytes_cry_Y_0[18]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[17])
);
defparam \mssb_error_bytes_cry[18] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[19]  (
	.FCO(mssb_error_bytes_cry_Z[19]),
	.S(mssb_error_bytes_s[19]),
	.Y(mssb_error_bytes_cry_Y_0[19]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[18])
);
defparam \mssb_error_bytes_cry[19] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[20]  (
	.FCO(mssb_error_bytes_cry_Z[20]),
	.S(mssb_error_bytes_s[20]),
	.Y(mssb_error_bytes_cry_Y_0[20]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[19])
);
defparam \mssb_error_bytes_cry[20] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[21]  (
	.FCO(mssb_error_bytes_cry_Z[21]),
	.S(mssb_error_bytes_s[21]),
	.Y(mssb_error_bytes_cry_Y_0[21]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[20])
);
defparam \mssb_error_bytes_cry[21] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[22]  (
	.FCO(mssb_error_bytes_cry_Z[22]),
	.S(mssb_error_bytes_s[22]),
	.Y(mssb_error_bytes_cry_Y_0[22]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[21])
);
defparam \mssb_error_bytes_cry[22] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[23]  (
	.FCO(mssb_error_bytes_cry_Z[23]),
	.S(mssb_error_bytes_s[23]),
	.Y(mssb_error_bytes_cry_Y_0[23]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[22])
);
defparam \mssb_error_bytes_cry[23] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[24]  (
	.FCO(mssb_error_bytes_cry_Z[24]),
	.S(mssb_error_bytes_s[24]),
	.Y(mssb_error_bytes_cry_Y_0[24]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[23])
);
defparam \mssb_error_bytes_cry[24] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[25]  (
	.FCO(mssb_error_bytes_cry_Z[25]),
	.S(mssb_error_bytes_s[25]),
	.Y(mssb_error_bytes_cry_Y_0[25]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[24])
);
defparam \mssb_error_bytes_cry[25] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[26]  (
	.FCO(mssb_error_bytes_cry_Z[26]),
	.S(mssb_error_bytes_s[26]),
	.Y(mssb_error_bytes_cry_Y_0[26]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[25])
);
defparam \mssb_error_bytes_cry[26] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[27]  (
	.FCO(mssb_error_bytes_cry_Z[27]),
	.S(mssb_error_bytes_s[27]),
	.Y(mssb_error_bytes_cry_Y_0[27]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[26])
);
defparam \mssb_error_bytes_cry[27] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[28]  (
	.FCO(mssb_error_bytes_cry_Z[28]),
	.S(mssb_error_bytes_s[28]),
	.Y(mssb_error_bytes_cry_Y_0[28]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[27])
);
defparam \mssb_error_bytes_cry[28] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[29]  (
	.FCO(mssb_error_bytes_cry_Z[29]),
	.S(mssb_error_bytes_s[29]),
	.Y(mssb_error_bytes_cry_Y_0[29]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[28])
);
defparam \mssb_error_bytes_cry[29] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_s[31]  (
	.FCO(mssb_error_bytes_s_FCO_0[31]),
	.S(mssb_error_bytes_s_Z[31]),
	.Y(mssb_error_bytes_s_Y_0[31]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[30])
);
defparam \mssb_error_bytes_s[31] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[30]  (
	.FCO(mssb_error_bytes_cry_Z[30]),
	.S(mssb_error_bytes_s[30]),
	.Y(mssb_error_bytes_cry_Y_0[30]),
	.B(un1_mssb_recv_bytes8_Z),
	.C(mssb_error_bytes_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[29])
);
defparam \mssb_error_bytes_cry[30] .INIT=20'h48800;
// @16:241
  CFG2 g0_0 (
	.A(OPB_ADDR_0),
	.B(OPB_ADDR_1),
	.Y(N_1709)
);
defparam g0_0.INIT=4'h2;
// @16:239
  CFG3 \OPB_DO_5[1]  (
	.A(OPB_DO_5_1_0_Z[1]),
	.B(mssb_recv_bytes_Z[1]),
	.C(OPB_DO11),
	.Y(OPB_DO_5_Z[1])
);
defparam \OPB_DO_5[1] .INIT=8'hC5;
// @16:239
  CFG4 \OPB_DO_5_1_0[1]  (
	.A(mssb_status_Z[1]),
	.B(mssb_config_Z[1]),
	.C(OPB_DO10),
	.D(OPB_DO9),
	.Y(OPB_DO_5_1_0_Z[1])
);
defparam \OPB_DO_5_1_0[1] .INIT=16'h335F;
// @16:239
  CFG3 \OPB_DO_5[0]  (
	.A(OPB_DO_5_1_0_Z[0]),
	.B(mssb_recv_bytes_Z[0]),
	.C(OPB_DO11),
	.Y(OPB_DO_5_Z[0])
);
defparam \OPB_DO_5[0] .INIT=8'hC5;
// @16:239
  CFG4 \OPB_DO_5_1_0[0]  (
	.A(mssb_status_Z[0]),
	.B(mssb_config_Z[0]),
	.C(OPB_DO10),
	.D(OPB_DO9),
	.Y(OPB_DO_5_1_0_Z[0])
);
defparam \OPB_DO_5_1_0[0] .INIT=16'h335F;
  CFG2 m127 (
	.A(ADC_WE_0_a2),
	.B(OPB_DO[0]),
	.Y(control_4[0])
);
defparam m127.INIT=4'h8;
  CFG2 m126 (
	.A(ADC_WE_0_a2),
	.B(OPB_DO[1]),
	.Y(control_4[1])
);
defparam m126.INIT=4'h8;
  CFG2 m125 (
	.A(ADC_WE_0_a2),
	.B(OPB_DO[2]),
	.Y(control_4[2])
);
defparam m125.INIT=4'h8;
// @16:91
  CFG3 \state_ns_i_m2[0]  (
	.A(mssb_config_Z[31]),
	.B(state_0[0]),
	.C(un1_actual_trans_bytes_i),
	.Y(state_ns[0])
);
defparam \state_ns_i_m2[0] .INIT=8'hE2;
// @16:214
  CFG4 \mssb_status_3_i_a2_23[1]  (
	.A(mssb_error_bytes_Z[30]),
	.B(mssb_error_bytes_Z[29]),
	.C(mssb_error_bytes_Z[28]),
	.D(mssb_error_bytes_Z[27]),
	.Y(mssb_status_3_i_a2_23_Z[1])
);
defparam \mssb_status_3_i_a2_23[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_22[1]  (
	.A(mssb_error_bytes_Z[26]),
	.B(mssb_error_bytes_Z[25]),
	.C(mssb_error_bytes_Z[24]),
	.D(mssb_error_bytes_Z[23]),
	.Y(mssb_status_3_i_a2_22_Z[1])
);
defparam \mssb_status_3_i_a2_22[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_21[1]  (
	.A(mssb_error_bytes_Z[22]),
	.B(mssb_error_bytes_Z[21]),
	.C(mssb_error_bytes_Z[20]),
	.D(mssb_error_bytes_Z[19]),
	.Y(mssb_status_3_i_a2_21_Z[1])
);
defparam \mssb_status_3_i_a2_21[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_20[1]  (
	.A(mssb_error_bytes_Z[18]),
	.B(mssb_error_bytes_Z[17]),
	.C(mssb_error_bytes_Z[16]),
	.D(mssb_error_bytes_Z[15]),
	.Y(mssb_status_3_i_a2_20_Z[1])
);
defparam \mssb_status_3_i_a2_20[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_19[1]  (
	.A(mssb_error_bytes_Z[14]),
	.B(mssb_error_bytes_Z[13]),
	.C(mssb_error_bytes_Z[12]),
	.D(mssb_error_bytes_Z[11]),
	.Y(mssb_status_3_i_a2_19_Z[1])
);
defparam \mssb_status_3_i_a2_19[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_18[1]  (
	.A(mssb_error_bytes_Z[10]),
	.B(mssb_error_bytes_Z[9]),
	.C(mssb_error_bytes_Z[8]),
	.D(mssb_error_bytes_Z[7]),
	.Y(mssb_status_3_i_a2_18_Z[1])
);
defparam \mssb_status_3_i_a2_18[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_17[1]  (
	.A(mssb_error_bytes_Z[6]),
	.B(mssb_error_bytes_Z[5]),
	.C(mssb_error_bytes_Z[4]),
	.D(mssb_error_bytes_Z[3]),
	.Y(mssb_status_3_i_a2_17_Z[1])
);
defparam \mssb_status_3_i_a2_17[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_16[1]  (
	.A(mssb_error_bytes_Z[31]),
	.B(mssb_error_bytes_Z[2]),
	.C(mssb_error_bytes_Z[1]),
	.D(mssb_error_bytes_Z[0]),
	.Y(mssb_status_3_i_a2_16_Z[1])
);
defparam \mssb_status_3_i_a2_16[1] .INIT=16'h0001;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE_3 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.C(DATA_STREAM_OUT[3]),
	.D(DATA_STREAM_OUT[2]),
	.Y(un1_DATA_STREAM_OUT_NE_3_Z)
);
defparam un1_DATA_STREAM_OUT_NE_3.INIT=16'h7BDE;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE_2 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.B(DATA_STREAM_OUT[1]),
	.C(DATA_STREAM_OUT[0]),
	.D(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.Y(un1_DATA_STREAM_OUT_NE_2_Z)
);
defparam un1_DATA_STREAM_OUT_NE_2.INIT=16'h7BDE;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE_1 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.C(DATA_STREAM_OUT[7]),
	.D(DATA_STREAM_OUT[6]),
	.Y(un1_DATA_STREAM_OUT_NE_1_Z)
);
defparam un1_DATA_STREAM_OUT_NE_1.INIT=16'h7BDE;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE_0 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.C(DATA_STREAM_OUT[5]),
	.D(DATA_STREAM_OUT[4]),
	.Y(un1_DATA_STREAM_OUT_NE_0_Z)
);
defparam un1_DATA_STREAM_OUT_NE_0.INIT=16'h7BDE;
  CFG4 m104_e (
	.A(OPB_DO[13]),
	.B(OPB_DO[12]),
	.C(OPB_DO[11]),
	.D(OPB_DO[10]),
	.Y(N_1975)
);
defparam m104_e.INIT=16'h0001;
  CFG4 m97 (
	.A(OPB_DO[19]),
	.B(OPB_DO[18]),
	.C(OPB_DO[17]),
	.D(OPB_DO[16]),
	.Y(N_130_mux)
);
defparam m97.INIT=16'h8000;
// @16:241
  CFG4 OPB_DO10_0_a2_0 (
	.A(OPB_ADDR_3),
	.B(OPB_ADDR_2),
	.C(OPB_ADDR_1),
	.D(OPB_ADDR_0),
	.Y(N_1740)
);
defparam OPB_DO10_0_a2_0.INIT=16'h0100;
// @16:212
  CFG3 un1_actual_trans_bytes14_0 (
	.A(mssb_config_Z[31]),
	.B(state_0[0]),
	.C(un1_actual_trans_bytes_i),
	.Y(un1_actual_trans_bytes14_0_Z)
);
defparam un1_actual_trans_bytes14_0.INIT=8'h2F;
// @16:172
  CFG4 un1_mssb_recv_bytes8 (
	.A(DATA_STREAM_OUT_ACK_Z),
	.B(DATA_STREAM_OUT_STB),
	.C(state_0[0]),
	.D(mssb_config_Z[31]),
	.Y(un1_mssb_recv_bytes8_Z)
);
defparam un1_mssb_recv_bytes8.INIT=16'hF8FF;
// @16:239
  CFG4 \OPB_DO_5[2]  (
	.A(mssb_recv_bytes_Z[2]),
	.B(mssb_config_Z[2]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[2])
);
defparam \OPB_DO_5[2] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[3]  (
	.A(mssb_recv_bytes_Z[3]),
	.B(mssb_config_Z[3]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[3])
);
defparam \OPB_DO_5[3] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[4]  (
	.A(mssb_recv_bytes_Z[4]),
	.B(mssb_config_Z[4]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[4])
);
defparam \OPB_DO_5[4] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[5]  (
	.A(mssb_recv_bytes_Z[5]),
	.B(mssb_config_Z[5]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[5])
);
defparam \OPB_DO_5[5] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[6]  (
	.A(mssb_recv_bytes_Z[6]),
	.B(mssb_config_Z[6]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[6])
);
defparam \OPB_DO_5[6] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[7]  (
	.A(mssb_recv_bytes_Z[7]),
	.B(mssb_config_Z[7]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[7])
);
defparam \OPB_DO_5[7] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[8]  (
	.A(mssb_recv_bytes_Z[8]),
	.B(mssb_config_Z[8]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[8])
);
defparam \OPB_DO_5[8] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[9]  (
	.A(mssb_recv_bytes_Z[9]),
	.B(mssb_config_Z[9]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[9])
);
defparam \OPB_DO_5[9] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[10]  (
	.A(mssb_recv_bytes_Z[10]),
	.B(mssb_config_Z[10]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[10])
);
defparam \OPB_DO_5[10] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[11]  (
	.A(mssb_recv_bytes_Z[11]),
	.B(mssb_config_Z[11]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[11])
);
defparam \OPB_DO_5[11] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[12]  (
	.A(mssb_recv_bytes_Z[12]),
	.B(mssb_config_Z[12]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[12])
);
defparam \OPB_DO_5[12] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[13]  (
	.A(mssb_recv_bytes_Z[13]),
	.B(mssb_config_Z[13]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[13])
);
defparam \OPB_DO_5[13] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[14]  (
	.A(mssb_recv_bytes_Z[14]),
	.B(mssb_config_Z[14]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[14])
);
defparam \OPB_DO_5[14] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[15]  (
	.A(mssb_recv_bytes_Z[15]),
	.B(mssb_config_Z[15]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[15])
);
defparam \OPB_DO_5[15] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[16]  (
	.A(mssb_recv_bytes_Z[16]),
	.B(mssb_config_Z[16]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[16])
);
defparam \OPB_DO_5[16] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[17]  (
	.A(mssb_recv_bytes_Z[17]),
	.B(mssb_config_Z[17]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[17])
);
defparam \OPB_DO_5[17] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[18]  (
	.A(mssb_recv_bytes_Z[18]),
	.B(mssb_config_Z[18]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[18])
);
defparam \OPB_DO_5[18] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[19]  (
	.A(mssb_recv_bytes_Z[19]),
	.B(mssb_config_Z[19]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[19])
);
defparam \OPB_DO_5[19] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[20]  (
	.A(mssb_recv_bytes_Z[20]),
	.B(mssb_config_Z[20]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[20])
);
defparam \OPB_DO_5[20] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[21]  (
	.A(mssb_recv_bytes_Z[21]),
	.B(mssb_config_Z[21]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[21])
);
defparam \OPB_DO_5[21] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[22]  (
	.A(mssb_recv_bytes_Z[22]),
	.B(mssb_config_Z[22]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[22])
);
defparam \OPB_DO_5[22] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[23]  (
	.A(mssb_recv_bytes_Z[23]),
	.B(mssb_config_Z[23]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[23])
);
defparam \OPB_DO_5[23] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[24]  (
	.A(mssb_recv_bytes_Z[24]),
	.B(mssb_config_Z[24]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[24])
);
defparam \OPB_DO_5[24] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[25]  (
	.A(mssb_recv_bytes_Z[25]),
	.B(mssb_config_Z[25]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[25])
);
defparam \OPB_DO_5[25] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[26]  (
	.A(mssb_recv_bytes_Z[26]),
	.B(mssb_config_Z[26]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[26])
);
defparam \OPB_DO_5[26] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[27]  (
	.A(mssb_recv_bytes_Z[27]),
	.B(mssb_config_Z[27]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[27])
);
defparam \OPB_DO_5[27] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[28]  (
	.A(mssb_recv_bytes_Z[28]),
	.B(mssb_config_Z[28]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[28])
);
defparam \OPB_DO_5[28] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[29]  (
	.A(mssb_recv_bytes_Z[29]),
	.B(mssb_config_Z[29]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[29])
);
defparam \OPB_DO_5[29] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[30]  (
	.A(mssb_recv_bytes_Z[30]),
	.B(mssb_config_Z[30]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[30])
);
defparam \OPB_DO_5[30] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[31]  (
	.A(mssb_recv_bytes_Z[31]),
	.B(mssb_config_Z[31]),
	.C(OPB_DO11),
	.D(OPB_DO9),
	.Y(OPB_DO_5_Z[31])
);
defparam \OPB_DO_5[31] .INIT=16'hACA0;
  CFG2 m110 (
	.A(N_130_mux),
	.B(OPB_DO[15]),
	.Y(mssb_config_7[15])
);
defparam m110.INIT=4'h4;
// @16:241
  CFG2 OPB_DO9_0_a2_1 (
	.A(N_1578),
	.B(OPB_ADDR_12),
	.Y(N_1737)
);
defparam OPB_DO9_0_a2_1.INIT=4'h1;
// @16:214
  CFG4 \mssb_status_3_i_a2_29[1]  (
	.A(mssb_status_3_i_a2_23_Z[1]),
	.B(mssb_status_3_i_a2_22_Z[1]),
	.C(mssb_status_3_i_a2_21_Z[1]),
	.D(mssb_status_3_i_a2_20_Z[1]),
	.Y(mssb_status_3_i_a2_29_Z[1])
);
defparam \mssb_status_3_i_a2_29[1] .INIT=16'h8000;
// @16:214
  CFG4 \mssb_status_3_i_a2_28[1]  (
	.A(mssb_status_3_i_a2_19_Z[1]),
	.B(mssb_status_3_i_a2_18_Z[1]),
	.C(mssb_status_3_i_a2_17_Z[1]),
	.D(mssb_status_3_i_a2_16_Z[1]),
	.Y(mssb_status_3_i_a2_28_Z[1])
);
defparam \mssb_status_3_i_a2_28[1] .INIT=16'h8000;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE (
	.A(un1_DATA_STREAM_OUT_NE_3_Z),
	.B(un1_DATA_STREAM_OUT_NE_2_Z),
	.C(un1_DATA_STREAM_OUT_NE_1_Z),
	.D(un1_DATA_STREAM_OUT_NE_0_Z),
	.Y(mssb_error_bytes7)
);
defparam un1_DATA_STREAM_OUT_NE.INIT=16'hFFFE;
  CFG3 m100 (
	.A(OPB_DO[15]),
	.B(N_130_mux),
	.C(OPB_DO[14]),
	.Y(N_101_0)
);
defparam m100.INIT=8'h37;
// @16:221
  CFG3 N_100_0_i (
	.A(OPB_DO[15]),
	.B(N_130_mux),
	.C(OPB_DO[14]),
	.Y(N_100_0_i_1z)
);
defparam N_100_0_i.INIT=8'hF8;
  CFG2 m114 (
	.A(N_101_0),
	.B(OPB_DO[10]),
	.Y(mssb_config_7[10])
);
defparam m114.INIT=4'h8;
  CFG2 m113 (
	.A(N_101_0),
	.B(OPB_DO[11]),
	.Y(mssb_config_7[11])
);
defparam m113.INIT=4'h8;
  CFG2 m112 (
	.A(N_101_0),
	.B(OPB_DO[12]),
	.Y(mssb_config_7[12])
);
defparam m112.INIT=4'h8;
  CFG2 m111 (
	.A(N_101_0),
	.B(OPB_DO[13]),
	.Y(mssb_config_7[13])
);
defparam m111.INIT=4'h8;
// @25:778
  CFG4 un1_DATA_STREAM_OUT_NE_RNI11AKJ (
	.A(DATA_STREAM_OUT_STB),
	.B(DATA_STREAM_OUT_ACK_Z),
	.C(mssb_error_bytes7),
	.D(un1_mssb_recv_bytes8_Z),
	.Y(mssb_error_bytese)
);
defparam un1_DATA_STREAM_OUT_NE_RNI11AKJ.INIT=16'h80FF;
  CFG4 m104 (
	.A(OPB_DO[15]),
	.B(OPB_DO[14]),
	.C(N_130_mux),
	.D(N_1975),
	.Y(N_133_mux)
);
defparam m104.INIT=16'h5F1F;
// @16:210
  CFG4 \mssb_status_4[1]  (
	.A(mssb_status_3_i_a2_29_Z[1]),
	.B(mssb_status_3_i_a2_28_Z[1]),
	.C(un6_mssb_status_cry_31_Z),
	.D(un1_actual_trans_bytes_i),
	.Y(mssb_status_4_Z[1])
);
defparam \mssb_status_4[1] .INIT=16'h00F7;
  CFG3 m106 (
	.A(N_133_mux),
	.B(OPB_DO[9]),
	.C(N_101_0),
	.Y(N_1968)
);
defparam m106.INIT=8'hE2;
// @16:241
  CFG4 OPB_DO9_0_a2_2 (
	.A(OPB_ADDR_19),
	.B(N_1693),
	.C(N_1687),
	.D(N_1683),
	.Y(N_1710)
);
defparam OPB_DO9_0_a2_2.INIT=16'h8000;
// @16:221
  CFG2 N_1967_i (
	.A(N_133_mux),
	.B(OPB_DO[9]),
	.Y(N_1967_i_1z)
);
defparam N_1967_i.INIT=4'hD;
  CFG2 m116 (
	.A(N_1968),
	.B(OPB_DO[7]),
	.Y(mssb_config_7[7])
);
defparam m116.INIT=4'h8;
  CFG2 m115 (
	.A(N_1968),
	.B(OPB_DO[8]),
	.Y(mssb_config_7[8])
);
defparam m115.INIT=4'h8;
  CFG4 m108 (
	.A(OPB_DO[7]),
	.B(OPB_DO[8]),
	.C(N_1968),
	.D(N_133_mux),
	.Y(N_134_mux)
);
defparam m108.INIT=16'hF1E0;
// @16:225
  CFG3 mssb_config20_0_a2 (
	.A(OPB_WE),
	.B(N_1737),
	.C(N_1710),
	.Y(mssb_config_0)
);
defparam mssb_config20_0_a2.INIT=8'h80;
// @16:241
  CFG3 OPB_DO9_0_a2 (
	.A(OPB_RE),
	.B(N_1737),
	.C(N_1710),
	.Y(OPB_DO9)
);
defparam OPB_DO9_0_a2.INIT=8'h80;
// @16:241
  CFG4 OPB_DO11_0_a2 (
	.A(OPB_RE),
	.B(OPB_ADDR_12),
	.C(N_1710),
	.D(N_1719),
	.Y(OPB_DO11)
);
defparam OPB_DO11_0_a2.INIT=16'h2000;
// @16:222
  CFG4 \mssb_config_9_0_a2[31]  (
	.A(OPB_WE),
	.B(OPB_DO[31]),
	.C(N_1710),
	.D(N_1737),
	.Y(mssb_config_9[31])
);
defparam \mssb_config_9_0_a2[31] .INIT=16'h8000;
// @16:225
  CFG4 un1_mssb_config20_0 (
	.A(mssb_config_Z[31]),
	.B(OPB_WE),
	.C(N_1737),
	.D(N_1710),
	.Y(un1_mssb_config20_0_Z)
);
defparam un1_mssb_config20_0.INIT=16'hEAAA;
// @16:241
  CFG4 OPB_DO10_0_a2 (
	.A(OPB_RE),
	.B(OPB_ADDR_12),
	.C(N_1710),
	.D(N_1740),
	.Y(OPB_DO10)
);
defparam OPB_DO10_0_a2.INIT=16'h2000;
// @16:221
  CFG2 N_1969_i (
	.A(N_134_mux),
	.B(OPB_DO[6]),
	.Y(N_1969_i_1z)
);
defparam N_1969_i.INIT=4'hD;
  CFG4 m123 (
	.A(OPB_DO[6]),
	.B(OPB_DO[0]),
	.C(N_134_mux),
	.D(N_1968),
	.Y(mssb_config_7[0])
);
defparam m123.INIT=16'hC840;
  CFG4 m122 (
	.A(OPB_DO[6]),
	.B(OPB_DO[1]),
	.C(N_134_mux),
	.D(N_1968),
	.Y(mssb_config_7[1])
);
defparam m122.INIT=16'hC840;
  CFG4 m121 (
	.A(OPB_DO[6]),
	.B(OPB_DO[2]),
	.C(N_134_mux),
	.D(N_1968),
	.Y(mssb_config_7[2])
);
defparam m121.INIT=16'hC840;
  CFG4 m120 (
	.A(OPB_DO[6]),
	.B(OPB_DO[3]),
	.C(N_134_mux),
	.D(N_1968),
	.Y(mssb_config_7[3])
);
defparam m120.INIT=16'hC840;
  CFG4 m119 (
	.A(OPB_DO[6]),
	.B(OPB_DO[4]),
	.C(N_134_mux),
	.D(N_1968),
	.Y(mssb_config_7[4])
);
defparam m119.INIT=16'hC840;
  CFG4 m118 (
	.A(OPB_DO[6]),
	.B(OPB_DO[5]),
	.C(N_134_mux),
	.D(N_1968),
	.Y(mssb_config_7[5])
);
defparam m118.INIT=16'hC840;
// @16:261
  work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1 cmn_uart_inst (
	.mssb_config_0(mssb_config_Z[31]),
	.DATA_STREAM_IN(DATA_STREAM_IN_Z[7:0]),
	.state_0_0(state_0[0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.actual_trans_bytese(actual_trans_bytese),
	.DATA_STREAM_OUT_EXPECTEDe(DATA_STREAM_OUT_EXPECTEDe),
	.mssb_recv_bytese(mssb_recv_bytese),
	.un1_mssb_recv_bytes8(un1_mssb_recv_bytes8_Z),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK_Z),
	.MSSB_RX_c(MSSB_RX_c),
	.RESET_N_c(RESET_N_c),
	.DATA_STREAM_INe(DATA_STREAM_INe),
	.DATA_STREAM_IN_STB(DATA_STREAM_IN_STB_Z),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.ST_MSSB_TX_c(ST_MSSB_TX_c),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MSSB_IF */

module work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1_0 (
  mssb_config_0,
  DATA_STREAM_IN,
  state_1_0,
  DATA_STREAM_OUT,
  DATA_STREAM_OUT_ACK,
  actual_trans_bytese,
  SRV_MSSB_RX_c,
  RESET_N_c,
  DATA_STREAM_INe,
  DATA_STREAM_IN_STB,
  DATA_STREAM_OUT_STB,
  ST_SRV_MSSB_TX_c,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input mssb_config_0 ;
input [7:0] DATA_STREAM_IN ;
input state_1_0 ;
output [7:0] DATA_STREAM_OUT ;
input DATA_STREAM_OUT_ACK ;
output actual_trans_bytese ;
input SRV_MSSB_RX_c ;
input RESET_N_c ;
output DATA_STREAM_INe ;
input DATA_STREAM_IN_STB ;
output DATA_STREAM_OUT_STB ;
output ST_SRV_MSSB_TX_c ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire mssb_config_0 ;
wire state_1_0 ;
wire DATA_STREAM_OUT_ACK ;
wire actual_trans_bytese ;
wire SRV_MSSB_RX_c ;
wire RESET_N_c ;
wire DATA_STREAM_INe ;
wire DATA_STREAM_IN_STB ;
wire DATA_STREAM_OUT_STB ;
wire ST_SRV_MSSB_TX_c ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [3:0] baud_counter_Z;
wire [3:3] baud_counter_i;
wire [1:0] uart_rx_state_Z;
wire [0:0] uart_rx_state_ns;
wire [4:0] uart_tx_state_Z;
wire [4:0] uart_tx_state_ns_Z;
wire [1:1] oversample_baud_counter_3_Z;
wire [7:0] uart_tx_data_block_Z;
wire [6:0] uart_tx_data_block_5_Z;
wire [3:0] uart_rx_sync_clock_Z;
wire [1:0] uart_rx_filter_Z;
wire [1:0] uart_rx_filter_RNO_0;
wire [2:0] uart_rx_count_Z;
wire [2:0] uart_tx_count_Z;
wire [3:0] baud_counter_4;
wire [3:3] uart_tx_state_ns_i_a2_2_Z;
wire [1:1] un1_uart_rx_filter_1_sqmuxa_Z;
wire [0:0] uart_rx_state_ns_1;
wire CO0_2 ;
wire CO0_2_i ;
wire oversample_baud_tick_Z ;
wire VCC ;
wire oversample_baud_counter6 ;
wire GND ;
wire DATA_STREAM_IN_ACK ;
wire uart_rx_data_in_ack_0_sqmuxa ;
wire N_15_mux ;
wire N_120_i ;
wire un6_baud_tick ;
wire N_117_i ;
wire ANB2 ;
wire N_19_i_i ;
wire ANB1_0 ;
wire uart_tx_data_6 ;
wire un1_baud_tick_0_a2_0 ;
wire uart_rx_bit_Z ;
wire uart_rx_bit_1 ;
wire un1_uart_rx_state_1_i ;
wire un1_uart_rx_data_in_ack_0_sqmuxa_0_1 ;
wire N_72_i ;
wire uart_rx_sync_clock_0_sqmuxa ;
wire N_75_i_i ;
wire N_64_i ;
wire N_61_i ;
wire N_130_i_i ;
wire N_129_i_i ;
wire N_127_i_i ;
wire uart_rx_sync_clock_0_sqmuxa_1 ;
wire un20_oversample_baud_tick ;
wire un29_oversample_baud_tick ;
wire un4_uart_rx_sample_tick_2 ;
wire un4_uart_rx_sample_tick_1 ;
wire un6_baud_tick_3 ;
wire uart_rx_filter_1_sqmuxa_Z ;
wire un4_uart_rx_sample_tick ;
wire N_80 ;
wire CO1 ;
wire N_16_mux ;
wire un1_uart_rx_state_1_0_Z ;
wire N_128 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_1 ;
  CFG1 \uart_rx_sync_clock_RNO[3]  (
	.A(baud_counter_Z[3]),
	.Y(baud_counter_i[3])
);
defparam \uart_rx_sync_clock_RNO[3] .INIT=2'h1;
  CFG1 \oversample_baud_counter_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \oversample_baud_counter_RNO[0] .INIT=2'h1;
// @36:300
  SLE oversample_baud_tick (
	.Q(oversample_baud_tick_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_rx_data_in_ack (
	.Q(DATA_STREAM_IN_ACK),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_data_in_ack_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[1]  (
	.Q(uart_rx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_15_mux),
	.EN(uart_rx_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[0]  (
	.Q(uart_rx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[0]  (
	.Q(uart_tx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[1]  (
	.Q(uart_tx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_120_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[2]  (
	.Q(uart_tx_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_Z[3]),
	.EN(un6_baud_tick),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[3]  (
	.Q(uart_tx_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_117_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[4]  (
	.Q(uart_tx_state_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[2]  (
	.Q(ANB2),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_19_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[1]  (
	.Q(ANB1_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[0]  (
	.Q(CO0_2),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_tx_data (
	.Q(ST_SRV_MSSB_TX_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_6),
	.EN(un1_baud_tick_0_a2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE uart_rx_bit (
	.Q(uart_rx_bit_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_1),
	.EN(oversample_baud_tick_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE uart_rx_data_out_stb (
	.Q(DATA_STREAM_OUT_STB),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_Z[1]),
	.EN(un1_uart_rx_state_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[0]  (
	.Q(uart_tx_data_block_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[0]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[7]  (
	.Q(DATA_STREAM_OUT[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_Z),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[6]  (
	.Q(DATA_STREAM_OUT[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[7]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[5]  (
	.Q(DATA_STREAM_OUT[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[6]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[4]  (
	.Q(DATA_STREAM_OUT[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[5]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[3]  (
	.Q(DATA_STREAM_OUT[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[4]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[2]  (
	.Q(DATA_STREAM_OUT[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[3]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[1]  (
	.Q(DATA_STREAM_OUT[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[2]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[0]  (
	.Q(DATA_STREAM_OUT[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[1]),
	.EN(N_72_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[3]  (
	.Q(uart_rx_sync_clock_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_i[3]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[2]  (
	.Q(uart_rx_sync_clock_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[2]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[1]  (
	.Q(uart_rx_sync_clock_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[1]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[0]  (
	.Q(uart_rx_sync_clock_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[0]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[1]  (
	.Q(uart_rx_filter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_filter_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[0]  (
	.Q(uart_rx_filter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_filter_RNO_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[2]  (
	.Q(uart_rx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_75_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[1]  (
	.Q(uart_rx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_64_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[0]  (
	.Q(uart_rx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_61_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[2]  (
	.Q(uart_tx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_130_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[1]  (
	.Q(uart_tx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_129_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[0]  (
	.Q(uart_tx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_127_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[7]  (
	.Q(uart_tx_data_block_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN[7]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[6]  (
	.Q(uart_tx_data_block_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[6]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[5]  (
	.Q(uart_tx_data_block_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[5]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[4]  (
	.Q(uart_tx_data_block_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[4]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[3]  (
	.Q(uart_tx_data_block_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[3]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[2]  (
	.Q(uart_tx_data_block_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[2]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[1]  (
	.Q(uart_tx_data_block_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[1]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[3]  (
	.Q(baud_counter_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[2]  (
	.Q(baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[1]  (
	.Q(baud_counter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[0]  (
	.Q(baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:231
  CFG4 un1_uart_rx_data_in_ack_0_sqmuxa_0 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(DATA_STREAM_IN_STB),
	.D(uart_tx_state_Z[1]),
	.Y(un1_uart_rx_data_in_ack_0_sqmuxa_0_1)
);
defparam un1_uart_rx_data_in_ack_0_sqmuxa_0.INIT=16'hECA0;
// @36:304
  CFG3 \oversample_baud_counter_3[1]  (
	.A(ANB2),
	.B(ANB1_0),
	.C(CO0_2),
	.Y(oversample_baud_counter_3_Z[1])
);
defparam \oversample_baud_counter_3[1] .INIT=8'hC2;
// @36:353
  CFG2 uart_rx_state_tr3_1 (
	.A(oversample_baud_tick_Z),
	.B(uart_rx_bit_Z),
	.Y(uart_rx_sync_clock_0_sqmuxa_1)
);
defparam uart_rx_state_tr3_1.INIT=4'h2;
// @36:233
  CFG2 uart_rx_data_in_ack_0_sqmuxa_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN_STB),
	.Y(uart_rx_data_in_ack_0_sqmuxa)
);
defparam uart_rx_data_in_ack_0_sqmuxa_0_a2.INIT=4'h8;
// @25:794
  CFG2 uart_rx_data_in_ack_RNIH7A46 (
	.A(state_1_0),
	.B(DATA_STREAM_IN_ACK),
	.Y(DATA_STREAM_INe)
);
defparam uart_rx_data_in_ack_RNIH7A46.INIT=4'hD;
// @36:202
  CFG2 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[0]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[0]),
	.Y(baud_counter_4[0])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[0] .INIT=4'h6;
// @30:2101
  CFG2 \RXD_SYNC_FILTER.op_gt.un20_oversample_baud_ticklto1  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un20_oversample_baud_tick)
);
defparam \RXD_SYNC_FILTER.op_gt.un20_oversample_baud_ticklto1 .INIT=4'hE;
// @30:2204
  CFG2 \RXD_SYNC_FILTER.op_eq.un29_oversample_baud_tick  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un29_oversample_baud_tick)
);
defparam \RXD_SYNC_FILTER.op_eq.un29_oversample_baud_tick .INIT=4'h8;
// @36:231
  CFG3 \uart_tx_data_block_5[0]  (
	.A(DATA_STREAM_IN[0]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[1]),
	.Y(uart_tx_data_block_5_Z[0])
);
defparam \uart_tx_data_block_5[0] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[1]  (
	.A(DATA_STREAM_IN[1]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[2]),
	.Y(uart_tx_data_block_5_Z[1])
);
defparam \uart_tx_data_block_5[1] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[2]  (
	.A(DATA_STREAM_IN[2]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[3]),
	.Y(uart_tx_data_block_5_Z[2])
);
defparam \uart_tx_data_block_5[2] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[3]  (
	.A(DATA_STREAM_IN[3]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[4]),
	.Y(uart_tx_data_block_5_Z[3])
);
defparam \uart_tx_data_block_5[3] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[4]  (
	.A(DATA_STREAM_IN[4]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[5]),
	.Y(uart_tx_data_block_5_Z[4])
);
defparam \uart_tx_data_block_5[4] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[5]  (
	.A(DATA_STREAM_IN[5]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[6]),
	.Y(uart_tx_data_block_5_Z[5])
);
defparam \uart_tx_data_block_5[5] .INIT=8'hB8;
// @36:231
  CFG3 \uart_tx_data_block_5[6]  (
	.A(DATA_STREAM_IN[6]),
	.B(uart_tx_state_Z[4]),
	.C(uart_tx_data_block_Z[7]),
	.Y(uart_tx_data_block_5_Z[6])
);
defparam \uart_tx_data_block_5[6] .INIT=8'hB8;
// @36:222
  CFG4 \uart_tx_state_ns_i_a2_2[3]  (
	.A(uart_tx_state_Z[2]),
	.B(uart_tx_count_Z[2]),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(uart_tx_state_ns_i_a2_2_Z[3])
);
defparam \uart_tx_state_ns_i_a2_2[3] .INIT=16'h4000;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_2  (
	.A(uart_rx_sync_clock_Z[2]),
	.B(uart_rx_sync_clock_Z[0]),
	.C(baud_counter_Z[2]),
	.D(baud_counter_Z[0]),
	.Y(un4_uart_rx_sample_tick_2)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_2 .INIT=16'h8421;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_1  (
	.A(uart_rx_sync_clock_Z[3]),
	.B(uart_rx_sync_clock_Z[1]),
	.C(baud_counter_Z[3]),
	.D(baud_counter_Z[1]),
	.Y(un4_uart_rx_sample_tick_1)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick_1 .INIT=16'h8421;
// @36:214
  CFG4 \TX_TICK.TX_TICK.un6_baud_tick_3  (
	.A(baud_counter_Z[1]),
	.B(baud_counter_Z[0]),
	.C(RESET_N_c),
	.D(baud_counter_Z[2]),
	.Y(un6_baud_tick_3)
);
defparam \TX_TICK.TX_TICK.un6_baud_tick_3 .INIT=16'h0010;
// @36:353
  CFG3 uart_rx_state_tr3 (
	.A(uart_rx_state_Z[0]),
	.B(uart_rx_state_Z[1]),
	.C(uart_rx_sync_clock_0_sqmuxa_1),
	.Y(uart_rx_sync_clock_0_sqmuxa)
);
defparam uart_rx_state_tr3.INIT=8'h10;
// @36:338
  CFG3 uart_rx_filter_1_sqmuxa (
	.A(un20_oversample_baud_tick),
	.B(SRV_MSSB_RX_c),
	.C(oversample_baud_tick_Z),
	.Y(uart_rx_filter_1_sqmuxa_Z)
);
defparam uart_rx_filter_1_sqmuxa.INIT=8'h20;
// @36:361
  CFG3 un1_uart_rx_state_i_a3 (
	.A(uart_rx_state_Z[0]),
	.B(uart_rx_bit_Z),
	.C(un4_uart_rx_sample_tick),
	.Y(N_80)
);
defparam un1_uart_rx_state_i_a3.INIT=8'h20;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[1]  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(baud_counter_4[1])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[1] .INIT=8'hB4;
// @30:2204
  CFG3 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6  (
	.A(ANB1_0),
	.B(CO0_2),
	.C(ANB2),
	.Y(oversample_baud_counter6)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6 .INIT=8'h01;
// @25:794
  CFG3 uart_rx_data_in_ack_RNIO5FU7 (
	.A(DATA_STREAM_IN_ACK),
	.B(mssb_config_0),
	.C(state_1_0),
	.Y(actual_trans_bytese)
);
defparam uart_rx_data_in_ack_RNIO5FU7.INIT=8'hAC;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m10  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_bit_Z),
	.Y(N_15_mux)
);
defparam \uart_rx_state_ns_1_0_.m10 .INIT=8'h26;
// @36:231
  CFG3 \UART_SEND_DATA.uart_tx_data_6_iv  (
	.A(uart_tx_data_block_Z[0]),
	.B(uart_tx_state_Z[0]),
	.C(uart_tx_state_Z[1]),
	.Y(uart_tx_data_6)
);
defparam \UART_SEND_DATA.uart_tx_data_6_iv .INIT=8'hEC;
// @36:342
  CFG3 \RXD_SYNC_FILTER.uart_rx_bit_1_f0  (
	.A(uart_rx_bit_Z),
	.B(un20_oversample_baud_tick),
	.C(un29_oversample_baud_tick),
	.Y(uart_rx_bit_1)
);
defparam \RXD_SYNC_FILTER.uart_rx_bit_1_f0 .INIT=8'hC8;
// @36:424
  CFG3 uart_rx_data_block_0_sqmuxa_0_o3 (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(N_72_i)
);
defparam uart_rx_data_block_0_sqmuxa_0_o3.INIT=8'h08;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.CO1  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(CO1)
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.CO1 .INIT=8'hC8;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m5  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(uart_rx_count_Z[0]),
	.D(un4_uart_rx_sample_tick),
	.Y(N_16_mux)
);
defparam \uart_rx_state_ns_1_0_.m5 .INIT=16'h8000;
// @36:214
  CFG3 \TX_TICK.TX_TICK.un6_baud_tick  (
	.A(oversample_baud_tick_Z),
	.B(un6_baud_tick_3),
	.C(baud_counter_Z[3]),
	.Y(un6_baud_tick)
);
defparam \TX_TICK.TX_TICK.un6_baud_tick .INIT=8'h08;
// @36:202
  CFG3 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[2]  (
	.A(oversample_baud_tick_Z),
	.B(CO1),
	.C(baud_counter_Z[2]),
	.Y(baud_counter_4[2])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[2] .INIT=8'h96;
// @36:334
  CFG4 \un1_uart_rx_filter_1_sqmuxa[1]  (
	.A(SRV_MSSB_RX_c),
	.B(oversample_baud_tick_Z),
	.C(un29_oversample_baud_tick),
	.D(uart_rx_filter_1_sqmuxa_Z),
	.Y(un1_uart_rx_filter_1_sqmuxa_Z[1])
);
defparam \un1_uart_rx_filter_1_sqmuxa[1] .INIT=16'hFF08;
// @36:300
  CFG3 \oversample_baud_counter_RNO[2]  (
	.A(ANB1_0),
	.B(CO0_2),
	.C(ANB2),
	.Y(N_19_i_i)
);
defparam \oversample_baud_counter_RNO[2] .INIT=8'hE1;
// @36:361
  CFG4 un1_uart_rx_state_1_0 (
	.A(uart_rx_state_Z[0]),
	.B(DATA_STREAM_OUT_ACK),
	.C(N_80),
	.D(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_0_Z)
);
defparam un1_uart_rx_state_1_0.INIT=16'h5503;
// @36:202
  CFG4 \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[3]  (
	.A(oversample_baud_tick_Z),
	.B(CO1),
	.C(baud_counter_Z[3]),
	.D(baud_counter_Z[2]),
	.Y(baud_counter_4[3])
);
defparam \TX_CLOCK_DIVIDER.baud_counter_4_1.SUM[3] .INIT=16'hB496;
// @36:318
  CFG4 \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick  (
	.A(un4_uart_rx_sample_tick_1),
	.B(un4_uart_rx_sample_tick_2),
	.C(RESET_N_c),
	.D(oversample_baud_tick_Z),
	.Y(un4_uart_rx_sample_tick)
);
defparam \RX_SAMPLE.RX_SAMPLE.un4_uart_rx_sample_tick .INIT=16'h8000;
// @36:334
  CFG2 \uart_rx_filter_RNO[0]  (
	.A(un1_uart_rx_filter_1_sqmuxa_Z[1]),
	.B(uart_rx_filter_Z[0]),
	.Y(uart_rx_filter_RNO_0[0])
);
defparam \uart_rx_filter_RNO[0] .INIT=4'h6;
// @36:334
  CFG4 \uart_rx_filter_RNO[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.C(un1_uart_rx_filter_1_sqmuxa_Z[1]),
	.D(uart_rx_filter_1_sqmuxa_Z),
	.Y(uart_rx_filter_RNO_0[1])
);
defparam \uart_rx_filter_RNO[1] .INIT=16'h936C;
// @36:231
  CFG3 un1_baud_tick_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[3]),
	.Y(un1_baud_tick_0_a2_0)
);
defparam un1_baud_tick_0_a2.INIT=8'h04;
// @36:222
  CFG4 \uart_tx_state_ns[0]  (
	.A(uart_tx_state_Z[0]),
	.B(DATA_STREAM_IN_STB),
	.C(uart_tx_state_Z[4]),
	.D(un6_baud_tick),
	.Y(uart_tx_state_ns_Z[0])
);
defparam \uart_tx_state_ns[0] .INIT=16'hBA30;
// @36:353
  CFG2 \uart_rx_count_RNO[0]  (
	.A(N_72_i),
	.B(uart_rx_count_Z[0]),
	.Y(N_61_i)
);
defparam \uart_rx_count_RNO[0] .INIT=4'h6;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m7_1_0  (
	.A(uart_rx_state_Z[1]),
	.B(uart_rx_state_Z[0]),
	.C(N_16_mux),
	.D(uart_rx_sync_clock_0_sqmuxa_1),
	.Y(uart_rx_state_ns_1[0])
);
defparam \uart_rx_state_ns_1_0_.m7_1_0 .INIT=16'h3120;
// @36:222
  CFG4 \uart_tx_state_ns_o2[4]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_128)
);
defparam \uart_tx_state_ns_o2[4] .INIT=16'h7FFF;
// @36:222
  CFG4 \uart_tx_state_RNO[3]  (
	.A(uart_tx_state_Z[3]),
	.B(DATA_STREAM_IN_STB),
	.C(uart_tx_state_Z[4]),
	.D(un6_baud_tick),
	.Y(N_117_i)
);
defparam \uart_tx_state_RNO[3] .INIT=16'hC0CA;
// @36:353
  CFG4 uart_rx_data_out_stb_RNO (
	.A(un4_uart_rx_sample_tick),
	.B(un1_uart_rx_state_1_0_Z),
	.C(uart_rx_bit_Z),
	.D(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_i)
);
defparam uart_rx_data_out_stb_RNO.INIT=16'h2033;
// @36:353
  CFG4 \uart_rx_count_RNO[2]  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(uart_rx_count_Z[0]),
	.D(N_72_i),
	.Y(N_75_i_i)
);
defparam \uart_rx_count_RNO[2] .INIT=16'h6AAA;
// @36:353
  CFG3 \uart_rx_count_RNO[1]  (
	.A(uart_rx_count_Z[1]),
	.B(uart_rx_count_Z[0]),
	.C(N_72_i),
	.Y(N_64_i)
);
defparam \uart_rx_count_RNO[1] .INIT=8'h6A;
// @36:222
  CFG3 \uart_tx_count_RNO[0]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[0]),
	.Y(N_127_i_i)
);
defparam \uart_tx_count_RNO[0] .INIT=8'h78;
// @36:222
  CFG4 \uart_tx_state_RNO[1]  (
	.A(uart_tx_state_ns_i_a2_2_Z[3]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[2]),
	.D(uart_tx_state_Z[1]),
	.Y(N_120_i)
);
defparam \uart_tx_state_RNO[1] .INIT=16'h4740;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m7  (
	.A(un4_uart_rx_sample_tick),
	.B(uart_rx_state_ns_1[0]),
	.C(uart_rx_state_Z[0]),
	.Y(uart_rx_state_ns[0])
);
defparam \uart_rx_state_ns_1_0_.m7 .INIT=8'hDC;
// @36:222
  CFG4 \uart_tx_count_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_129_i_i)
);
defparam \uart_tx_count_RNO[1] .INIT=16'h78F0;
// @36:222
  CFG4 \uart_tx_state_ns[4]  (
	.A(uart_tx_state_Z[0]),
	.B(uart_tx_count_Z[2]),
	.C(un6_baud_tick),
	.D(N_128),
	.Y(uart_tx_state_ns_Z[4])
);
defparam \uart_tx_state_ns[4] .INIT=16'h0ACE;
// @36:222
  CFG2 \uart_tx_count_RNO[2]  (
	.A(N_128),
	.B(uart_tx_count_Z[2]),
	.Y(N_130_i_i)
);
defparam \uart_tx_count_RNO[2] .INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1_0 */

module MSSB_IF_1 (
  OPB_DO,
  OPB_ADDR_0,
  MSSB_SRV_IN,
  mssb_config_7,
  ST_SRV_MSSB_TX_c,
  RESET_N_c,
  SRV_MSSB_RX_c,
  N_1740,
  N_1719,
  OPB_RE,
  N_1578,
  OPB_WE,
  N_1710,
  N_100_0_i,
  N_1969_i,
  N_1967_i,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [31:16] OPB_DO ;
input OPB_ADDR_0 ;
output [31:0] MSSB_SRV_IN ;
input [15:0] mssb_config_7 ;
output ST_SRV_MSSB_TX_c ;
input RESET_N_c ;
input SRV_MSSB_RX_c ;
input N_1740 ;
input N_1719 ;
input OPB_RE ;
input N_1578 ;
input OPB_WE ;
input N_1710 ;
input N_100_0_i ;
input N_1969_i ;
input N_1967_i ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire OPB_ADDR_0 ;
wire ST_SRV_MSSB_TX_c ;
wire RESET_N_c ;
wire SRV_MSSB_RX_c ;
wire N_1740 ;
wire N_1719 ;
wire OPB_RE ;
wire N_1578 ;
wire OPB_WE ;
wire N_1710 ;
wire N_100_0_i ;
wire N_1969_i ;
wire N_1967_i ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [7:0] DATA_STREAM_IN_Z;
wire [7:7] DATA_STREAM_IN_s_Z;
wire [6:0] DATA_STREAM_IN_s;
wire [7:0] DATA_STREAM_OUT_EXPECTED_Z;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_Z;
wire [6:0] DATA_STREAM_OUT_EXPECTED_s;
wire [19:19] actual_trans_bytes_s_Z;
wire [18:0] actual_trans_bytes_s;
wire [31:0] mssb_recv_bytes_Z;
wire [31:31] mssb_recv_bytes_s_Z;
wire [30:0] mssb_recv_bytes_s;
wire [31:0] mssb_error_bytes_Z;
wire [31:31] mssb_error_bytes_s_Z;
wire [30:0] mssb_error_bytes_s;
wire [0:0] state_1;
wire [0:0] state_ns;
wire [31:0] mssb_config_Z;
wire [31:31] mssb_config_9;
wire [1:0] mssb_status_Z;
wire [1:1] mssb_status_4_Z;
wire [31:0] OPB_DO_5_Z;
wire [6:0] DATA_STREAM_IN_cry_Z;
wire [6:0] DATA_STREAM_IN_cry_Y;
wire [7:7] DATA_STREAM_IN_s_FCO;
wire [7:7] DATA_STREAM_IN_s_Y;
wire [6:0] DATA_STREAM_OUT_EXPECTED_cry_Z;
wire [6:0] DATA_STREAM_OUT_EXPECTED_cry_Y;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_FCO;
wire [7:7] DATA_STREAM_OUT_EXPECTED_s_Y;
wire [18:0] actual_trans_bytes_cry_Z;
wire [18:0] actual_trans_bytes_cry_Y;
wire [19:19] actual_trans_bytes_s_FCO;
wire [19:19] actual_trans_bytes_s_Y;
wire [30:0] mssb_recv_bytes_cry_Z;
wire [30:0] mssb_recv_bytes_cry_Y;
wire [31:31] mssb_recv_bytes_s_FCO;
wire [31:31] mssb_recv_bytes_s_Y;
wire [30:0] mssb_error_bytes_cry_Z;
wire [30:0] mssb_error_bytes_cry_Y;
wire [31:31] mssb_error_bytes_s_FCO;
wire [31:31] mssb_error_bytes_s_Y;
wire [1:0] OPB_DO_5_1_0_Z;
wire [1:1] mssb_status_3_i_a2_23_Z;
wire [1:1] mssb_status_3_i_a2_22_Z;
wire [1:1] mssb_status_3_i_a2_21_Z;
wire [1:1] mssb_status_3_i_a2_20_Z;
wire [1:1] mssb_status_3_i_a2_19_Z;
wire [1:1] mssb_status_3_i_a2_18_Z;
wire [1:1] mssb_status_3_i_a2_17_Z;
wire [1:1] mssb_status_3_i_a2_16_Z;
wire [7:0] DATA_STREAM_OUT;
wire [1:1] mssb_status_3_i_a2_29_Z;
wire [1:1] mssb_status_3_i_a2_28_Z;
wire [31:31] mssb_config_9_2;
wire un1_actual_trans_bytes_i ;
wire un1_actual_trans_bytes_i_0 ;
wire VCC ;
wire DATA_STREAM_INe ;
wire GND ;
wire DATA_STREAM_OUT_EXPECTEDe ;
wire un6_mssb_status_19 ;
wire actual_trans_bytese ;
wire un6_mssb_status_18 ;
wire un6_mssb_status_17 ;
wire un6_mssb_status_16 ;
wire un6_mssb_status_15 ;
wire un6_mssb_status_14 ;
wire un6_mssb_status_13 ;
wire un6_mssb_status_12 ;
wire un6_mssb_status_11 ;
wire un6_mssb_status_10 ;
wire un6_mssb_status_9 ;
wire un6_mssb_status_8 ;
wire un6_mssb_status_7 ;
wire un6_mssb_status_6 ;
wire un6_mssb_status_5 ;
wire un6_mssb_status_4 ;
wire un6_mssb_status_3 ;
wire un6_mssb_status_2 ;
wire un6_mssb_status_1 ;
wire un6_mssb_status_0 ;
wire mssb_recv_bytese ;
wire mssb_error_bytese ;
wire DATA_STREAM_OUT_ACK_Z ;
wire DATA_STREAM_OUT_STB ;
wire DATA_STREAM_IN_STB_Z ;
wire mssb_config_0 ;
wire un1_mssb_config20_0_0 ;
wire un1_actual_trans_bytes14_0_0 ;
wire un6_mssb_status_cry_0_Z ;
wire un6_mssb_status_cry_0_S ;
wire un6_mssb_status_cry_0_Y ;
wire un6_mssb_status_cry_1_Z ;
wire un6_mssb_status_cry_1_S ;
wire un6_mssb_status_cry_1_Y ;
wire un6_mssb_status_cry_2_Z ;
wire un6_mssb_status_cry_2_S ;
wire un6_mssb_status_cry_2_Y ;
wire un6_mssb_status_cry_3_Z ;
wire un6_mssb_status_cry_3_S ;
wire un6_mssb_status_cry_3_Y ;
wire un6_mssb_status_cry_4_Z ;
wire un6_mssb_status_cry_4_S ;
wire un6_mssb_status_cry_4_Y ;
wire un6_mssb_status_cry_5_Z ;
wire un6_mssb_status_cry_5_S ;
wire un6_mssb_status_cry_5_Y ;
wire un6_mssb_status_cry_6_Z ;
wire un6_mssb_status_cry_6_S ;
wire un6_mssb_status_cry_6_Y ;
wire un6_mssb_status_cry_7_Z ;
wire un6_mssb_status_cry_7_S ;
wire un6_mssb_status_cry_7_Y ;
wire un6_mssb_status_cry_8_Z ;
wire un6_mssb_status_cry_8_S ;
wire un6_mssb_status_cry_8_Y ;
wire un6_mssb_status_cry_9_Z ;
wire un6_mssb_status_cry_9_S ;
wire un6_mssb_status_cry_9_Y ;
wire un6_mssb_status_cry_10_Z ;
wire un6_mssb_status_cry_10_S ;
wire un6_mssb_status_cry_10_Y ;
wire un6_mssb_status_cry_11_Z ;
wire un6_mssb_status_cry_11_S ;
wire un6_mssb_status_cry_11_Y ;
wire un6_mssb_status_cry_12_Z ;
wire un6_mssb_status_cry_12_S ;
wire un6_mssb_status_cry_12_Y ;
wire un6_mssb_status_cry_13_Z ;
wire un6_mssb_status_cry_13_S ;
wire un6_mssb_status_cry_13_Y ;
wire un6_mssb_status_cry_14_Z ;
wire un6_mssb_status_cry_14_S ;
wire un6_mssb_status_cry_14_Y ;
wire un6_mssb_status_cry_15_Z ;
wire un6_mssb_status_cry_15_S ;
wire un6_mssb_status_cry_15_Y ;
wire un6_mssb_status_cry_16_Z ;
wire un6_mssb_status_cry_16_S ;
wire un6_mssb_status_cry_16_Y ;
wire un6_mssb_status_cry_17_Z ;
wire un6_mssb_status_cry_17_S ;
wire un6_mssb_status_cry_17_Y ;
wire un6_mssb_status_cry_18_Z ;
wire un6_mssb_status_cry_18_S ;
wire un6_mssb_status_cry_18_Y ;
wire un6_mssb_status_cry_19_Z ;
wire un6_mssb_status_cry_19_S ;
wire un6_mssb_status_cry_19_Y ;
wire un6_mssb_status_cry_20_Z ;
wire un6_mssb_status_cry_20_S ;
wire un6_mssb_status_cry_20_Y ;
wire un6_mssb_status_cry_21_Z ;
wire un6_mssb_status_cry_21_S ;
wire un6_mssb_status_cry_21_Y ;
wire un6_mssb_status_cry_22_Z ;
wire un6_mssb_status_cry_22_S ;
wire un6_mssb_status_cry_22_Y ;
wire un6_mssb_status_cry_23_Z ;
wire un6_mssb_status_cry_23_S ;
wire un6_mssb_status_cry_23_Y ;
wire un6_mssb_status_cry_24_Z ;
wire un6_mssb_status_cry_24_S ;
wire un6_mssb_status_cry_24_Y ;
wire un6_mssb_status_cry_25_Z ;
wire un6_mssb_status_cry_25_S ;
wire un6_mssb_status_cry_25_Y ;
wire un6_mssb_status_cry_26_Z ;
wire un6_mssb_status_cry_26_S ;
wire un6_mssb_status_cry_26_Y ;
wire un6_mssb_status_cry_27_Z ;
wire un6_mssb_status_cry_27_S ;
wire un6_mssb_status_cry_27_Y ;
wire un6_mssb_status_cry_28_Z ;
wire un6_mssb_status_cry_28_S ;
wire un6_mssb_status_cry_28_Y ;
wire un6_mssb_status_cry_29_Z ;
wire un6_mssb_status_cry_29_S ;
wire un6_mssb_status_cry_29_Y ;
wire un6_mssb_status_cry_30_Z ;
wire un6_mssb_status_cry_30_S ;
wire un6_mssb_status_cry_30_Y ;
wire un6_mssb_status_cry_31_Z ;
wire un6_mssb_status_cry_31_S ;
wire un6_mssb_status_cry_31_Y ;
wire un1_actual_trans_bytes_cry_0_Z ;
wire un1_actual_trans_bytes_cry_0_S ;
wire un1_actual_trans_bytes_cry_0_Y ;
wire un1_actual_trans_bytes_cry_1_Z ;
wire un1_actual_trans_bytes_cry_1_S ;
wire un1_actual_trans_bytes_cry_1_Y ;
wire un1_actual_trans_bytes_cry_2_Z ;
wire un1_actual_trans_bytes_cry_2_S ;
wire un1_actual_trans_bytes_cry_2_Y ;
wire un1_actual_trans_bytes_cry_3_Z ;
wire un1_actual_trans_bytes_cry_3_S ;
wire un1_actual_trans_bytes_cry_3_Y ;
wire un1_actual_trans_bytes_cry_4_Z ;
wire un1_actual_trans_bytes_cry_4_S ;
wire un1_actual_trans_bytes_cry_4_Y ;
wire un1_actual_trans_bytes_cry_5_Z ;
wire un1_actual_trans_bytes_cry_5_S ;
wire un1_actual_trans_bytes_cry_5_Y ;
wire un1_actual_trans_bytes_cry_6_Z ;
wire un1_actual_trans_bytes_cry_6_S ;
wire un1_actual_trans_bytes_cry_6_Y ;
wire un1_actual_trans_bytes_cry_7_Z ;
wire un1_actual_trans_bytes_cry_7_S ;
wire un1_actual_trans_bytes_cry_7_Y ;
wire un1_actual_trans_bytes_cry_8_Z ;
wire un1_actual_trans_bytes_cry_8_S ;
wire un1_actual_trans_bytes_cry_8_Y ;
wire un1_actual_trans_bytes_cry_9_Z ;
wire un1_actual_trans_bytes_cry_9_S ;
wire un1_actual_trans_bytes_cry_9_Y ;
wire un1_actual_trans_bytes_cry_10_Z ;
wire un1_actual_trans_bytes_cry_10_S ;
wire un1_actual_trans_bytes_cry_10_Y ;
wire un1_actual_trans_bytes_cry_11_Z ;
wire un1_actual_trans_bytes_cry_11_S ;
wire un1_actual_trans_bytes_cry_11_Y ;
wire un1_actual_trans_bytes_cry_12_Z ;
wire un1_actual_trans_bytes_cry_12_S ;
wire un1_actual_trans_bytes_cry_12_Y ;
wire un1_actual_trans_bytes_cry_13_Z ;
wire un1_actual_trans_bytes_cry_13_S ;
wire un1_actual_trans_bytes_cry_13_Y ;
wire un1_actual_trans_bytes_cry_14_Z ;
wire un1_actual_trans_bytes_cry_14_S ;
wire un1_actual_trans_bytes_cry_14_Y ;
wire un1_actual_trans_bytes_cry_15_Z ;
wire un1_actual_trans_bytes_cry_15_S ;
wire un1_actual_trans_bytes_cry_15_Y ;
wire un1_actual_trans_bytes_cry_16_Z ;
wire un1_actual_trans_bytes_cry_16_S ;
wire un1_actual_trans_bytes_cry_16_Y ;
wire un1_actual_trans_bytes_cry_17_Z ;
wire un1_actual_trans_bytes_cry_17_S ;
wire un1_actual_trans_bytes_cry_17_Y ;
wire un1_actual_trans_bytes_cry_18_Z ;
wire un1_actual_trans_bytes_cry_18_S ;
wire un1_actual_trans_bytes_cry_18_Y ;
wire un1_actual_trans_bytes_cry_19_S ;
wire un1_actual_trans_bytes_cry_19_Y ;
wire DATA_STREAM_IN_s_4634_FCO ;
wire DATA_STREAM_IN_s_4634_S ;
wire DATA_STREAM_IN_s_4634_Y ;
wire DATA_STREAM_OUT_EXPECTED_s_4635_FCO ;
wire DATA_STREAM_OUT_EXPECTED_s_4635_S ;
wire DATA_STREAM_OUT_EXPECTED_s_4635_Y ;
wire un1_mssb_recv_bytes8_0 ;
wire actual_trans_bytes_s_4636_FCO ;
wire actual_trans_bytes_s_4636_S ;
wire actual_trans_bytes_s_4636_Y ;
wire mssb_recv_bytes_s_4637_FCO ;
wire mssb_recv_bytes_s_4637_S ;
wire mssb_recv_bytes_s_4637_Y ;
wire mssb_error_bytes_s_4638_FCO ;
wire mssb_error_bytes_s_4638_S ;
wire mssb_error_bytes_s_4638_Y ;
wire OPB_DO11 ;
wire OPB_DO10 ;
wire OPB_DO9 ;
wire un1_DATA_STREAM_OUT_NE_3_Z ;
wire un1_DATA_STREAM_OUT_NE_2_Z ;
wire un1_DATA_STREAM_OUT_NE_1_Z ;
wire un1_DATA_STREAM_OUT_NE_0_Z ;
wire mssb_error_bytes7 ;
wire N_41 ;
wire N_40 ;
  CFG1 \mssb_status_RNO[0]  (
	.A(un1_actual_trans_bytes_i),
	.Y(un1_actual_trans_bytes_i_0)
);
defparam \mssb_status_RNO[0] .INIT=2'h1;
// @16:118
  SLE \DATA_STREAM_IN[7]  (
	.Q(DATA_STREAM_IN_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s_Z[7]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[6]  (
	.Q(DATA_STREAM_IN_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[6]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[5]  (
	.Q(DATA_STREAM_IN_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[5]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[4]  (
	.Q(DATA_STREAM_IN_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[4]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[3]  (
	.Q(DATA_STREAM_IN_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[3]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[2]  (
	.Q(DATA_STREAM_IN_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[2]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[1]  (
	.Q(DATA_STREAM_IN_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[1]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:118
  SLE \DATA_STREAM_IN[0]  (
	.Q(DATA_STREAM_IN_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN_s[0]),
	.EN(DATA_STREAM_INe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[7]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s_Z[7]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[6]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[6]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[5]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[5]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[4]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[4]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[3]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[3]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[2]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[2]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[1]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[1]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:183
  SLE \DATA_STREAM_OUT_EXPECTED[0]  (
	.Q(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_EXPECTED_s[0]),
	.EN(DATA_STREAM_OUT_EXPECTEDe),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[19]  (
	.Q(un6_mssb_status_19),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s_Z[19]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[18]  (
	.Q(un6_mssb_status_18),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[18]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[17]  (
	.Q(un6_mssb_status_17),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[17]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[16]  (
	.Q(un6_mssb_status_16),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[16]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[15]  (
	.Q(un6_mssb_status_15),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[15]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[14]  (
	.Q(un6_mssb_status_14),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[14]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[13]  (
	.Q(un6_mssb_status_13),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[13]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[12]  (
	.Q(un6_mssb_status_12),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[12]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[11]  (
	.Q(un6_mssb_status_11),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[11]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[10]  (
	.Q(un6_mssb_status_10),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[10]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[9]  (
	.Q(un6_mssb_status_9),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[9]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[8]  (
	.Q(un6_mssb_status_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[8]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[7]  (
	.Q(un6_mssb_status_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[7]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[6]  (
	.Q(un6_mssb_status_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[6]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[5]  (
	.Q(un6_mssb_status_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[5]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[4]  (
	.Q(un6_mssb_status_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[4]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[3]  (
	.Q(un6_mssb_status_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[3]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[2]  (
	.Q(un6_mssb_status_2),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[2]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[1]  (
	.Q(un6_mssb_status_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[1]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:143
  SLE \actual_trans_bytes[0]  (
	.Q(un6_mssb_status_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(actual_trans_bytes_s[0]),
	.EN(actual_trans_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[31]  (
	.Q(mssb_recv_bytes_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s_Z[31]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[30]  (
	.Q(mssb_recv_bytes_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[30]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[29]  (
	.Q(mssb_recv_bytes_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[29]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[28]  (
	.Q(mssb_recv_bytes_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[28]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[27]  (
	.Q(mssb_recv_bytes_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[27]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[26]  (
	.Q(mssb_recv_bytes_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[26]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[25]  (
	.Q(mssb_recv_bytes_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[25]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[24]  (
	.Q(mssb_recv_bytes_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[24]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[23]  (
	.Q(mssb_recv_bytes_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[23]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[22]  (
	.Q(mssb_recv_bytes_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[22]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[21]  (
	.Q(mssb_recv_bytes_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[21]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[20]  (
	.Q(mssb_recv_bytes_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[20]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[19]  (
	.Q(mssb_recv_bytes_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[19]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[18]  (
	.Q(mssb_recv_bytes_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[18]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[17]  (
	.Q(mssb_recv_bytes_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[17]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[16]  (
	.Q(mssb_recv_bytes_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[16]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[15]  (
	.Q(mssb_recv_bytes_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[15]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[14]  (
	.Q(mssb_recv_bytes_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[14]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[13]  (
	.Q(mssb_recv_bytes_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[13]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[12]  (
	.Q(mssb_recv_bytes_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[12]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[11]  (
	.Q(mssb_recv_bytes_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[11]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[10]  (
	.Q(mssb_recv_bytes_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[10]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[9]  (
	.Q(mssb_recv_bytes_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[9]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[8]  (
	.Q(mssb_recv_bytes_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[8]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[7]  (
	.Q(mssb_recv_bytes_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[7]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[6]  (
	.Q(mssb_recv_bytes_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[6]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[5]  (
	.Q(mssb_recv_bytes_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[5]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[4]  (
	.Q(mssb_recv_bytes_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[4]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[3]  (
	.Q(mssb_recv_bytes_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[3]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[2]  (
	.Q(mssb_recv_bytes_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[2]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[1]  (
	.Q(mssb_recv_bytes_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[1]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:171
  SLE \mssb_recv_bytes[0]  (
	.Q(mssb_recv_bytes_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_recv_bytes_s[0]),
	.EN(mssb_recv_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[31]  (
	.Q(mssb_error_bytes_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s_Z[31]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[30]  (
	.Q(mssb_error_bytes_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[30]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[29]  (
	.Q(mssb_error_bytes_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[29]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[28]  (
	.Q(mssb_error_bytes_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[28]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[27]  (
	.Q(mssb_error_bytes_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[27]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[26]  (
	.Q(mssb_error_bytes_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[26]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[25]  (
	.Q(mssb_error_bytes_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[25]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[24]  (
	.Q(mssb_error_bytes_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[24]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[23]  (
	.Q(mssb_error_bytes_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[23]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[22]  (
	.Q(mssb_error_bytes_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[22]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[21]  (
	.Q(mssb_error_bytes_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[21]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[20]  (
	.Q(mssb_error_bytes_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[20]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[19]  (
	.Q(mssb_error_bytes_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[19]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[18]  (
	.Q(mssb_error_bytes_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[18]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[17]  (
	.Q(mssb_error_bytes_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[17]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[16]  (
	.Q(mssb_error_bytes_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[16]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[15]  (
	.Q(mssb_error_bytes_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[15]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[14]  (
	.Q(mssb_error_bytes_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[14]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[13]  (
	.Q(mssb_error_bytes_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[13]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[12]  (
	.Q(mssb_error_bytes_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[12]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[11]  (
	.Q(mssb_error_bytes_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[11]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[10]  (
	.Q(mssb_error_bytes_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[10]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[9]  (
	.Q(mssb_error_bytes_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[9]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[8]  (
	.Q(mssb_error_bytes_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[8]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[7]  (
	.Q(mssb_error_bytes_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[7]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[6]  (
	.Q(mssb_error_bytes_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[6]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[5]  (
	.Q(mssb_error_bytes_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[5]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[4]  (
	.Q(mssb_error_bytes_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[4]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[3]  (
	.Q(mssb_error_bytes_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[3]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[2]  (
	.Q(mssb_error_bytes_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[2]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[1]  (
	.Q(mssb_error_bytes_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[1]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:195
  SLE \mssb_error_bytes[0]  (
	.Q(mssb_error_bytes_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_error_bytes_s[0]),
	.EN(mssb_error_bytese),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:159
  SLE DATA_STREAM_OUT_ACK (
	.Q(DATA_STREAM_OUT_ACK_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_STB),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:132
  SLE DATA_STREAM_IN_STB (
	.Q(DATA_STREAM_IN_STB_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:91
  SLE \state[0]  (
	.Q(state_1[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[12]  (
	.Q(mssb_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[12]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[11]  (
	.Q(mssb_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[11]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[10]  (
	.Q(mssb_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[10]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[9]  (
	.Q(mssb_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1967_i),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[8]  (
	.Q(mssb_config_Z[8]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[8]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[7]  (
	.Q(mssb_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[7]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[6]  (
	.Q(mssb_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_1969_i),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[5]  (
	.Q(mssb_config_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[5]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[4]  (
	.Q(mssb_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[4]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[3]  (
	.Q(mssb_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[3]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[2]  (
	.Q(mssb_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[2]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[1]  (
	.Q(mssb_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[1]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[0]  (
	.Q(mssb_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[0]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[27]  (
	.Q(mssb_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[26]  (
	.Q(mssb_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[25]  (
	.Q(mssb_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[24]  (
	.Q(mssb_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[23]  (
	.Q(mssb_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[22]  (
	.Q(mssb_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[21]  (
	.Q(mssb_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[20]  (
	.Q(mssb_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[19]  (
	.Q(mssb_config_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[18]  (
	.Q(mssb_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[17]  (
	.Q(mssb_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[16]  (
	.Q(mssb_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[15]  (
	.Q(mssb_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[15]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[14]  (
	.Q(mssb_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_100_0_i),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[13]  (
	.Q(mssb_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_7[13]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[31]  (
	.Q(mssb_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_config_9[31]),
	.EN(un1_mssb_config20_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[30]  (
	.Q(mssb_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[29]  (
	.Q(mssb_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:221
  SLE \mssb_config[28]  (
	.Q(mssb_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mssb_config_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:209
  SLE \mssb_status[1]  (
	.Q(mssb_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(mssb_status_4_Z[1]),
	.EN(un1_actual_trans_bytes14_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:209
  SLE \mssb_status[0]  (
	.Q(mssb_status_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_actual_trans_bytes_i_0),
	.EN(un1_actual_trans_bytes14_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[0]  (
	.Q(MSSB_SRV_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[15]  (
	.Q(MSSB_SRV_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[14]  (
	.Q(MSSB_SRV_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[13]  (
	.Q(MSSB_SRV_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[12]  (
	.Q(MSSB_SRV_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[11]  (
	.Q(MSSB_SRV_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[10]  (
	.Q(MSSB_SRV_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[9]  (
	.Q(MSSB_SRV_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[8]  (
	.Q(MSSB_SRV_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[7]  (
	.Q(MSSB_SRV_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[6]  (
	.Q(MSSB_SRV_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[5]  (
	.Q(MSSB_SRV_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[4]  (
	.Q(MSSB_SRV_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[3]  (
	.Q(MSSB_SRV_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[2]  (
	.Q(MSSB_SRV_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO[1]  (
	.Q(MSSB_SRV_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[30]  (
	.Q(MSSB_SRV_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[29]  (
	.Q(MSSB_SRV_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[28]  (
	.Q(MSSB_SRV_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[27]  (
	.Q(MSSB_SRV_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[26]  (
	.Q(MSSB_SRV_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[25]  (
	.Q(MSSB_SRV_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[24]  (
	.Q(MSSB_SRV_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[23]  (
	.Q(MSSB_SRV_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[22]  (
	.Q(MSSB_SRV_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[21]  (
	.Q(MSSB_SRV_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[20]  (
	.Q(MSSB_SRV_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[19]  (
	.Q(MSSB_SRV_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[18]  (
	.Q(MSSB_SRV_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[17]  (
	.Q(MSSB_SRV_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[16]  (
	.Q(MSSB_SRV_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:238
  SLE \OPB_DO_Z[31]  (
	.Q(MSSB_SRV_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_5_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:214
  ARI1 un6_mssb_status_cry_0 (
	.FCO(un6_mssb_status_cry_0_Z),
	.S(un6_mssb_status_cry_0_S),
	.Y(un6_mssb_status_cry_0_Y),
	.B(mssb_recv_bytes_Z[0]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_0),
	.FCI(GND)
);
defparam un6_mssb_status_cry_0.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_1 (
	.FCO(un6_mssb_status_cry_1_Z),
	.S(un6_mssb_status_cry_1_S),
	.Y(un6_mssb_status_cry_1_Y),
	.B(mssb_recv_bytes_Z[1]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_1),
	.FCI(un6_mssb_status_cry_0_Z)
);
defparam un6_mssb_status_cry_1.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_2 (
	.FCO(un6_mssb_status_cry_2_Z),
	.S(un6_mssb_status_cry_2_S),
	.Y(un6_mssb_status_cry_2_Y),
	.B(mssb_recv_bytes_Z[2]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_2),
	.FCI(un6_mssb_status_cry_1_Z)
);
defparam un6_mssb_status_cry_2.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_3 (
	.FCO(un6_mssb_status_cry_3_Z),
	.S(un6_mssb_status_cry_3_S),
	.Y(un6_mssb_status_cry_3_Y),
	.B(mssb_recv_bytes_Z[3]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_3),
	.FCI(un6_mssb_status_cry_2_Z)
);
defparam un6_mssb_status_cry_3.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_4 (
	.FCO(un6_mssb_status_cry_4_Z),
	.S(un6_mssb_status_cry_4_S),
	.Y(un6_mssb_status_cry_4_Y),
	.B(mssb_recv_bytes_Z[4]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_4),
	.FCI(un6_mssb_status_cry_3_Z)
);
defparam un6_mssb_status_cry_4.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_5 (
	.FCO(un6_mssb_status_cry_5_Z),
	.S(un6_mssb_status_cry_5_S),
	.Y(un6_mssb_status_cry_5_Y),
	.B(mssb_recv_bytes_Z[5]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_5),
	.FCI(un6_mssb_status_cry_4_Z)
);
defparam un6_mssb_status_cry_5.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_6 (
	.FCO(un6_mssb_status_cry_6_Z),
	.S(un6_mssb_status_cry_6_S),
	.Y(un6_mssb_status_cry_6_Y),
	.B(mssb_recv_bytes_Z[6]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_6),
	.FCI(un6_mssb_status_cry_5_Z)
);
defparam un6_mssb_status_cry_6.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_7 (
	.FCO(un6_mssb_status_cry_7_Z),
	.S(un6_mssb_status_cry_7_S),
	.Y(un6_mssb_status_cry_7_Y),
	.B(mssb_recv_bytes_Z[7]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_7),
	.FCI(un6_mssb_status_cry_6_Z)
);
defparam un6_mssb_status_cry_7.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_8 (
	.FCO(un6_mssb_status_cry_8_Z),
	.S(un6_mssb_status_cry_8_S),
	.Y(un6_mssb_status_cry_8_Y),
	.B(mssb_recv_bytes_Z[8]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_8),
	.FCI(un6_mssb_status_cry_7_Z)
);
defparam un6_mssb_status_cry_8.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_9 (
	.FCO(un6_mssb_status_cry_9_Z),
	.S(un6_mssb_status_cry_9_S),
	.Y(un6_mssb_status_cry_9_Y),
	.B(mssb_recv_bytes_Z[9]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_9),
	.FCI(un6_mssb_status_cry_8_Z)
);
defparam un6_mssb_status_cry_9.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_10 (
	.FCO(un6_mssb_status_cry_10_Z),
	.S(un6_mssb_status_cry_10_S),
	.Y(un6_mssb_status_cry_10_Y),
	.B(mssb_recv_bytes_Z[10]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_10),
	.FCI(un6_mssb_status_cry_9_Z)
);
defparam un6_mssb_status_cry_10.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_11 (
	.FCO(un6_mssb_status_cry_11_Z),
	.S(un6_mssb_status_cry_11_S),
	.Y(un6_mssb_status_cry_11_Y),
	.B(mssb_recv_bytes_Z[11]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_11),
	.FCI(un6_mssb_status_cry_10_Z)
);
defparam un6_mssb_status_cry_11.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_12 (
	.FCO(un6_mssb_status_cry_12_Z),
	.S(un6_mssb_status_cry_12_S),
	.Y(un6_mssb_status_cry_12_Y),
	.B(mssb_recv_bytes_Z[12]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_12),
	.FCI(un6_mssb_status_cry_11_Z)
);
defparam un6_mssb_status_cry_12.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_13 (
	.FCO(un6_mssb_status_cry_13_Z),
	.S(un6_mssb_status_cry_13_S),
	.Y(un6_mssb_status_cry_13_Y),
	.B(mssb_recv_bytes_Z[13]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_13),
	.FCI(un6_mssb_status_cry_12_Z)
);
defparam un6_mssb_status_cry_13.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_14 (
	.FCO(un6_mssb_status_cry_14_Z),
	.S(un6_mssb_status_cry_14_S),
	.Y(un6_mssb_status_cry_14_Y),
	.B(mssb_recv_bytes_Z[14]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_14),
	.FCI(un6_mssb_status_cry_13_Z)
);
defparam un6_mssb_status_cry_14.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_15 (
	.FCO(un6_mssb_status_cry_15_Z),
	.S(un6_mssb_status_cry_15_S),
	.Y(un6_mssb_status_cry_15_Y),
	.B(mssb_recv_bytes_Z[15]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_15),
	.FCI(un6_mssb_status_cry_14_Z)
);
defparam un6_mssb_status_cry_15.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_16 (
	.FCO(un6_mssb_status_cry_16_Z),
	.S(un6_mssb_status_cry_16_S),
	.Y(un6_mssb_status_cry_16_Y),
	.B(mssb_recv_bytes_Z[16]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_16),
	.FCI(un6_mssb_status_cry_15_Z)
);
defparam un6_mssb_status_cry_16.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_17 (
	.FCO(un6_mssb_status_cry_17_Z),
	.S(un6_mssb_status_cry_17_S),
	.Y(un6_mssb_status_cry_17_Y),
	.B(mssb_recv_bytes_Z[17]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_17),
	.FCI(un6_mssb_status_cry_16_Z)
);
defparam un6_mssb_status_cry_17.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_18 (
	.FCO(un6_mssb_status_cry_18_Z),
	.S(un6_mssb_status_cry_18_S),
	.Y(un6_mssb_status_cry_18_Y),
	.B(mssb_recv_bytes_Z[18]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_18),
	.FCI(un6_mssb_status_cry_17_Z)
);
defparam un6_mssb_status_cry_18.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_19 (
	.FCO(un6_mssb_status_cry_19_Z),
	.S(un6_mssb_status_cry_19_S),
	.Y(un6_mssb_status_cry_19_Y),
	.B(mssb_recv_bytes_Z[19]),
	.C(GND),
	.D(GND),
	.A(un6_mssb_status_19),
	.FCI(un6_mssb_status_cry_18_Z)
);
defparam un6_mssb_status_cry_19.INIT=20'h5AA55;
// @16:214
  ARI1 un6_mssb_status_cry_20 (
	.FCO(un6_mssb_status_cry_20_Z),
	.S(un6_mssb_status_cry_20_S),
	.Y(un6_mssb_status_cry_20_Y),
	.B(mssb_recv_bytes_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_19_Z)
);
defparam un6_mssb_status_cry_20.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_21 (
	.FCO(un6_mssb_status_cry_21_Z),
	.S(un6_mssb_status_cry_21_S),
	.Y(un6_mssb_status_cry_21_Y),
	.B(mssb_recv_bytes_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_20_Z)
);
defparam un6_mssb_status_cry_21.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_22 (
	.FCO(un6_mssb_status_cry_22_Z),
	.S(un6_mssb_status_cry_22_S),
	.Y(un6_mssb_status_cry_22_Y),
	.B(mssb_recv_bytes_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_21_Z)
);
defparam un6_mssb_status_cry_22.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_23 (
	.FCO(un6_mssb_status_cry_23_Z),
	.S(un6_mssb_status_cry_23_S),
	.Y(un6_mssb_status_cry_23_Y),
	.B(mssb_recv_bytes_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_22_Z)
);
defparam un6_mssb_status_cry_23.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_24 (
	.FCO(un6_mssb_status_cry_24_Z),
	.S(un6_mssb_status_cry_24_S),
	.Y(un6_mssb_status_cry_24_Y),
	.B(mssb_recv_bytes_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_23_Z)
);
defparam un6_mssb_status_cry_24.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_25 (
	.FCO(un6_mssb_status_cry_25_Z),
	.S(un6_mssb_status_cry_25_S),
	.Y(un6_mssb_status_cry_25_Y),
	.B(mssb_recv_bytes_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_24_Z)
);
defparam un6_mssb_status_cry_25.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_26 (
	.FCO(un6_mssb_status_cry_26_Z),
	.S(un6_mssb_status_cry_26_S),
	.Y(un6_mssb_status_cry_26_Y),
	.B(mssb_recv_bytes_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_25_Z)
);
defparam un6_mssb_status_cry_26.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_27 (
	.FCO(un6_mssb_status_cry_27_Z),
	.S(un6_mssb_status_cry_27_S),
	.Y(un6_mssb_status_cry_27_Y),
	.B(mssb_recv_bytes_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_26_Z)
);
defparam un6_mssb_status_cry_27.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_28 (
	.FCO(un6_mssb_status_cry_28_Z),
	.S(un6_mssb_status_cry_28_S),
	.Y(un6_mssb_status_cry_28_Y),
	.B(mssb_recv_bytes_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_27_Z)
);
defparam un6_mssb_status_cry_28.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_29 (
	.FCO(un6_mssb_status_cry_29_Z),
	.S(un6_mssb_status_cry_29_S),
	.Y(un6_mssb_status_cry_29_Y),
	.B(mssb_recv_bytes_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_28_Z)
);
defparam un6_mssb_status_cry_29.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_30 (
	.FCO(un6_mssb_status_cry_30_Z),
	.S(un6_mssb_status_cry_30_S),
	.Y(un6_mssb_status_cry_30_Y),
	.B(mssb_recv_bytes_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_29_Z)
);
defparam un6_mssb_status_cry_30.INIT=20'h45500;
// @16:214
  ARI1 un6_mssb_status_cry_31 (
	.FCO(un6_mssb_status_cry_31_Z),
	.S(un6_mssb_status_cry_31_S),
	.Y(un6_mssb_status_cry_31_Y),
	.B(mssb_recv_bytes_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_mssb_status_cry_30_Z)
);
defparam un6_mssb_status_cry_31.INIT=20'h45500;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_0 (
	.FCO(un1_actual_trans_bytes_cry_0_Z),
	.S(un1_actual_trans_bytes_cry_0_S),
	.Y(un1_actual_trans_bytes_cry_0_Y),
	.B(un6_mssb_status_0),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[0]),
	.FCI(GND)
);
defparam un1_actual_trans_bytes_cry_0.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_1 (
	.FCO(un1_actual_trans_bytes_cry_1_Z),
	.S(un1_actual_trans_bytes_cry_1_S),
	.Y(un1_actual_trans_bytes_cry_1_Y),
	.B(un6_mssb_status_1),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[1]),
	.FCI(un1_actual_trans_bytes_cry_0_Z)
);
defparam un1_actual_trans_bytes_cry_1.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_2 (
	.FCO(un1_actual_trans_bytes_cry_2_Z),
	.S(un1_actual_trans_bytes_cry_2_S),
	.Y(un1_actual_trans_bytes_cry_2_Y),
	.B(un6_mssb_status_2),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[2]),
	.FCI(un1_actual_trans_bytes_cry_1_Z)
);
defparam un1_actual_trans_bytes_cry_2.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_3 (
	.FCO(un1_actual_trans_bytes_cry_3_Z),
	.S(un1_actual_trans_bytes_cry_3_S),
	.Y(un1_actual_trans_bytes_cry_3_Y),
	.B(un6_mssb_status_3),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[3]),
	.FCI(un1_actual_trans_bytes_cry_2_Z)
);
defparam un1_actual_trans_bytes_cry_3.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_4 (
	.FCO(un1_actual_trans_bytes_cry_4_Z),
	.S(un1_actual_trans_bytes_cry_4_S),
	.Y(un1_actual_trans_bytes_cry_4_Y),
	.B(un6_mssb_status_4),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[4]),
	.FCI(un1_actual_trans_bytes_cry_3_Z)
);
defparam un1_actual_trans_bytes_cry_4.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_5 (
	.FCO(un1_actual_trans_bytes_cry_5_Z),
	.S(un1_actual_trans_bytes_cry_5_S),
	.Y(un1_actual_trans_bytes_cry_5_Y),
	.B(un6_mssb_status_5),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[5]),
	.FCI(un1_actual_trans_bytes_cry_4_Z)
);
defparam un1_actual_trans_bytes_cry_5.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_6 (
	.FCO(un1_actual_trans_bytes_cry_6_Z),
	.S(un1_actual_trans_bytes_cry_6_S),
	.Y(un1_actual_trans_bytes_cry_6_Y),
	.B(un6_mssb_status_6),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[6]),
	.FCI(un1_actual_trans_bytes_cry_5_Z)
);
defparam un1_actual_trans_bytes_cry_6.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_7 (
	.FCO(un1_actual_trans_bytes_cry_7_Z),
	.S(un1_actual_trans_bytes_cry_7_S),
	.Y(un1_actual_trans_bytes_cry_7_Y),
	.B(un6_mssb_status_7),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[7]),
	.FCI(un1_actual_trans_bytes_cry_6_Z)
);
defparam un1_actual_trans_bytes_cry_7.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_8 (
	.FCO(un1_actual_trans_bytes_cry_8_Z),
	.S(un1_actual_trans_bytes_cry_8_S),
	.Y(un1_actual_trans_bytes_cry_8_Y),
	.B(un6_mssb_status_8),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[8]),
	.FCI(un1_actual_trans_bytes_cry_7_Z)
);
defparam un1_actual_trans_bytes_cry_8.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_9 (
	.FCO(un1_actual_trans_bytes_cry_9_Z),
	.S(un1_actual_trans_bytes_cry_9_S),
	.Y(un1_actual_trans_bytes_cry_9_Y),
	.B(un6_mssb_status_9),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[9]),
	.FCI(un1_actual_trans_bytes_cry_8_Z)
);
defparam un1_actual_trans_bytes_cry_9.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_10 (
	.FCO(un1_actual_trans_bytes_cry_10_Z),
	.S(un1_actual_trans_bytes_cry_10_S),
	.Y(un1_actual_trans_bytes_cry_10_Y),
	.B(un6_mssb_status_10),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[10]),
	.FCI(un1_actual_trans_bytes_cry_9_Z)
);
defparam un1_actual_trans_bytes_cry_10.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_11 (
	.FCO(un1_actual_trans_bytes_cry_11_Z),
	.S(un1_actual_trans_bytes_cry_11_S),
	.Y(un1_actual_trans_bytes_cry_11_Y),
	.B(un6_mssb_status_11),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[11]),
	.FCI(un1_actual_trans_bytes_cry_10_Z)
);
defparam un1_actual_trans_bytes_cry_11.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_12 (
	.FCO(un1_actual_trans_bytes_cry_12_Z),
	.S(un1_actual_trans_bytes_cry_12_S),
	.Y(un1_actual_trans_bytes_cry_12_Y),
	.B(un6_mssb_status_12),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[12]),
	.FCI(un1_actual_trans_bytes_cry_11_Z)
);
defparam un1_actual_trans_bytes_cry_12.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_13 (
	.FCO(un1_actual_trans_bytes_cry_13_Z),
	.S(un1_actual_trans_bytes_cry_13_S),
	.Y(un1_actual_trans_bytes_cry_13_Y),
	.B(un6_mssb_status_13),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[13]),
	.FCI(un1_actual_trans_bytes_cry_12_Z)
);
defparam un1_actual_trans_bytes_cry_13.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_14 (
	.FCO(un1_actual_trans_bytes_cry_14_Z),
	.S(un1_actual_trans_bytes_cry_14_S),
	.Y(un1_actual_trans_bytes_cry_14_Y),
	.B(un6_mssb_status_14),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[14]),
	.FCI(un1_actual_trans_bytes_cry_13_Z)
);
defparam un1_actual_trans_bytes_cry_14.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_15 (
	.FCO(un1_actual_trans_bytes_cry_15_Z),
	.S(un1_actual_trans_bytes_cry_15_S),
	.Y(un1_actual_trans_bytes_cry_15_Y),
	.B(un6_mssb_status_15),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[15]),
	.FCI(un1_actual_trans_bytes_cry_14_Z)
);
defparam un1_actual_trans_bytes_cry_15.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_16 (
	.FCO(un1_actual_trans_bytes_cry_16_Z),
	.S(un1_actual_trans_bytes_cry_16_S),
	.Y(un1_actual_trans_bytes_cry_16_Y),
	.B(un6_mssb_status_16),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[16]),
	.FCI(un1_actual_trans_bytes_cry_15_Z)
);
defparam un1_actual_trans_bytes_cry_16.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_17 (
	.FCO(un1_actual_trans_bytes_cry_17_Z),
	.S(un1_actual_trans_bytes_cry_17_S),
	.Y(un1_actual_trans_bytes_cry_17_Y),
	.B(un6_mssb_status_17),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[17]),
	.FCI(un1_actual_trans_bytes_cry_16_Z)
);
defparam un1_actual_trans_bytes_cry_17.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_18 (
	.FCO(un1_actual_trans_bytes_cry_18_Z),
	.S(un1_actual_trans_bytes_cry_18_S),
	.Y(un1_actual_trans_bytes_cry_18_Y),
	.B(un6_mssb_status_18),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[18]),
	.FCI(un1_actual_trans_bytes_cry_17_Z)
);
defparam un1_actual_trans_bytes_cry_18.INIT=20'h5AA55;
// @16:104
  ARI1 un1_actual_trans_bytes_cry_19 (
	.FCO(un1_actual_trans_bytes_i),
	.S(un1_actual_trans_bytes_cry_19_S),
	.Y(un1_actual_trans_bytes_cry_19_Y),
	.B(un6_mssb_status_19),
	.C(GND),
	.D(GND),
	.A(mssb_config_Z[19]),
	.FCI(un1_actual_trans_bytes_cry_18_Z)
);
defparam un1_actual_trans_bytes_cry_19.INIT=20'h5AA55;
// @16:118
  ARI1 DATA_STREAM_IN_s_4634 (
	.FCO(DATA_STREAM_IN_s_4634_FCO),
	.S(DATA_STREAM_IN_s_4634_S),
	.Y(DATA_STREAM_IN_s_4634_Y),
	.B(state_1[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DATA_STREAM_IN_s_4634.INIT=20'h4AA00;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[0]  (
	.FCO(DATA_STREAM_IN_cry_Z[0]),
	.S(DATA_STREAM_IN_s[0]),
	.Y(DATA_STREAM_IN_cry_Y[0]),
	.B(DATA_STREAM_IN_Z[0]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_s_4634_FCO)
);
defparam \DATA_STREAM_IN_cry[0] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[1]  (
	.FCO(DATA_STREAM_IN_cry_Z[1]),
	.S(DATA_STREAM_IN_s[1]),
	.Y(DATA_STREAM_IN_cry_Y[1]),
	.B(DATA_STREAM_IN_Z[1]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[0])
);
defparam \DATA_STREAM_IN_cry[1] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[2]  (
	.FCO(DATA_STREAM_IN_cry_Z[2]),
	.S(DATA_STREAM_IN_s[2]),
	.Y(DATA_STREAM_IN_cry_Y[2]),
	.B(DATA_STREAM_IN_Z[2]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[1])
);
defparam \DATA_STREAM_IN_cry[2] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[3]  (
	.FCO(DATA_STREAM_IN_cry_Z[3]),
	.S(DATA_STREAM_IN_s[3]),
	.Y(DATA_STREAM_IN_cry_Y[3]),
	.B(DATA_STREAM_IN_Z[3]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[2])
);
defparam \DATA_STREAM_IN_cry[3] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[4]  (
	.FCO(DATA_STREAM_IN_cry_Z[4]),
	.S(DATA_STREAM_IN_s[4]),
	.Y(DATA_STREAM_IN_cry_Y[4]),
	.B(DATA_STREAM_IN_Z[4]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[3])
);
defparam \DATA_STREAM_IN_cry[4] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[5]  (
	.FCO(DATA_STREAM_IN_cry_Z[5]),
	.S(DATA_STREAM_IN_s[5]),
	.Y(DATA_STREAM_IN_cry_Y[5]),
	.B(DATA_STREAM_IN_Z[5]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[4])
);
defparam \DATA_STREAM_IN_cry[5] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_s[7]  (
	.FCO(DATA_STREAM_IN_s_FCO[7]),
	.S(DATA_STREAM_IN_s_Z[7]),
	.Y(DATA_STREAM_IN_s_Y[7]),
	.B(DATA_STREAM_IN_Z[7]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[6])
);
defparam \DATA_STREAM_IN_s[7] .INIT=20'h48800;
// @16:118
  ARI1 \DATA_STREAM_IN_cry[6]  (
	.FCO(DATA_STREAM_IN_cry_Z[6]),
	.S(DATA_STREAM_IN_s[6]),
	.Y(DATA_STREAM_IN_cry_Y[6]),
	.B(DATA_STREAM_IN_Z[6]),
	.C(state_1[0]),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_IN_cry_Z[5])
);
defparam \DATA_STREAM_IN_cry[6] .INIT=20'h48800;
// @16:183
  ARI1 DATA_STREAM_OUT_EXPECTED_s_4635 (
	.FCO(DATA_STREAM_OUT_EXPECTED_s_4635_FCO),
	.S(DATA_STREAM_OUT_EXPECTED_s_4635_S),
	.Y(DATA_STREAM_OUT_EXPECTED_s_4635_Y),
	.B(un1_mssb_recv_bytes8_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DATA_STREAM_OUT_EXPECTED_s_4635.INIT=20'h4AA00;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[0]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[0]),
	.S(DATA_STREAM_OUT_EXPECTED_s[0]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[0]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.C(un1_mssb_recv_bytes8_0),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_s_4635_FCO)
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[0] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[1]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[1]),
	.S(DATA_STREAM_OUT_EXPECTED_s[1]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[1]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.C(un1_mssb_recv_bytes8_0),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[0])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[1] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[2]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[2]),
	.S(DATA_STREAM_OUT_EXPECTED_s[2]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[2]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.C(un1_mssb_recv_bytes8_0),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[1])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[2] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[3]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[3]),
	.S(DATA_STREAM_OUT_EXPECTED_s[3]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[3]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.C(un1_mssb_recv_bytes8_0),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[2])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[3] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[4]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[4]),
	.S(DATA_STREAM_OUT_EXPECTED_s[4]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[4]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.C(un1_mssb_recv_bytes8_0),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[3])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[4] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[5]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[5]),
	.S(DATA_STREAM_OUT_EXPECTED_s[5]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[5]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.C(un1_mssb_recv_bytes8_0),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[4])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[5] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_s[7]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_s_FCO[7]),
	.S(DATA_STREAM_OUT_EXPECTED_s_Z[7]),
	.Y(DATA_STREAM_OUT_EXPECTED_s_Y[7]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.C(un1_mssb_recv_bytes8_0),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[6])
);
defparam \DATA_STREAM_OUT_EXPECTED_s[7] .INIT=20'h48800;
// @16:183
  ARI1 \DATA_STREAM_OUT_EXPECTED_cry[6]  (
	.FCO(DATA_STREAM_OUT_EXPECTED_cry_Z[6]),
	.S(DATA_STREAM_OUT_EXPECTED_s[6]),
	.Y(DATA_STREAM_OUT_EXPECTED_cry_Y[6]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.C(un1_mssb_recv_bytes8_0),
	.D(GND),
	.A(VCC),
	.FCI(DATA_STREAM_OUT_EXPECTED_cry_Z[5])
);
defparam \DATA_STREAM_OUT_EXPECTED_cry[6] .INIT=20'h48800;
// @16:143
  ARI1 actual_trans_bytes_s_4636 (
	.FCO(actual_trans_bytes_s_4636_FCO),
	.S(actual_trans_bytes_s_4636_S),
	.Y(actual_trans_bytes_s_4636_Y),
	.B(state_1[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam actual_trans_bytes_s_4636.INIT=20'h4AA00;
// @16:143
  ARI1 \actual_trans_bytes_cry[0]  (
	.FCO(actual_trans_bytes_cry_Z[0]),
	.S(actual_trans_bytes_s[0]),
	.Y(actual_trans_bytes_cry_Y[0]),
	.B(state_1[0]),
	.C(un6_mssb_status_0),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_s_4636_FCO)
);
defparam \actual_trans_bytes_cry[0] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[1]  (
	.FCO(actual_trans_bytes_cry_Z[1]),
	.S(actual_trans_bytes_s[1]),
	.Y(actual_trans_bytes_cry_Y[1]),
	.B(state_1[0]),
	.C(un6_mssb_status_1),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[0])
);
defparam \actual_trans_bytes_cry[1] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[2]  (
	.FCO(actual_trans_bytes_cry_Z[2]),
	.S(actual_trans_bytes_s[2]),
	.Y(actual_trans_bytes_cry_Y[2]),
	.B(state_1[0]),
	.C(un6_mssb_status_2),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[1])
);
defparam \actual_trans_bytes_cry[2] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[3]  (
	.FCO(actual_trans_bytes_cry_Z[3]),
	.S(actual_trans_bytes_s[3]),
	.Y(actual_trans_bytes_cry_Y[3]),
	.B(state_1[0]),
	.C(un6_mssb_status_3),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[2])
);
defparam \actual_trans_bytes_cry[3] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[4]  (
	.FCO(actual_trans_bytes_cry_Z[4]),
	.S(actual_trans_bytes_s[4]),
	.Y(actual_trans_bytes_cry_Y[4]),
	.B(state_1[0]),
	.C(un6_mssb_status_4),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[3])
);
defparam \actual_trans_bytes_cry[4] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[5]  (
	.FCO(actual_trans_bytes_cry_Z[5]),
	.S(actual_trans_bytes_s[5]),
	.Y(actual_trans_bytes_cry_Y[5]),
	.B(state_1[0]),
	.C(un6_mssb_status_5),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[4])
);
defparam \actual_trans_bytes_cry[5] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[6]  (
	.FCO(actual_trans_bytes_cry_Z[6]),
	.S(actual_trans_bytes_s[6]),
	.Y(actual_trans_bytes_cry_Y[6]),
	.B(state_1[0]),
	.C(un6_mssb_status_6),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[5])
);
defparam \actual_trans_bytes_cry[6] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[7]  (
	.FCO(actual_trans_bytes_cry_Z[7]),
	.S(actual_trans_bytes_s[7]),
	.Y(actual_trans_bytes_cry_Y[7]),
	.B(state_1[0]),
	.C(un6_mssb_status_7),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[6])
);
defparam \actual_trans_bytes_cry[7] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[8]  (
	.FCO(actual_trans_bytes_cry_Z[8]),
	.S(actual_trans_bytes_s[8]),
	.Y(actual_trans_bytes_cry_Y[8]),
	.B(state_1[0]),
	.C(un6_mssb_status_8),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[7])
);
defparam \actual_trans_bytes_cry[8] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[9]  (
	.FCO(actual_trans_bytes_cry_Z[9]),
	.S(actual_trans_bytes_s[9]),
	.Y(actual_trans_bytes_cry_Y[9]),
	.B(state_1[0]),
	.C(un6_mssb_status_9),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[8])
);
defparam \actual_trans_bytes_cry[9] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[10]  (
	.FCO(actual_trans_bytes_cry_Z[10]),
	.S(actual_trans_bytes_s[10]),
	.Y(actual_trans_bytes_cry_Y[10]),
	.B(state_1[0]),
	.C(un6_mssb_status_10),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[9])
);
defparam \actual_trans_bytes_cry[10] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[11]  (
	.FCO(actual_trans_bytes_cry_Z[11]),
	.S(actual_trans_bytes_s[11]),
	.Y(actual_trans_bytes_cry_Y[11]),
	.B(state_1[0]),
	.C(un6_mssb_status_11),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[10])
);
defparam \actual_trans_bytes_cry[11] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[12]  (
	.FCO(actual_trans_bytes_cry_Z[12]),
	.S(actual_trans_bytes_s[12]),
	.Y(actual_trans_bytes_cry_Y[12]),
	.B(state_1[0]),
	.C(un6_mssb_status_12),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[11])
);
defparam \actual_trans_bytes_cry[12] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[13]  (
	.FCO(actual_trans_bytes_cry_Z[13]),
	.S(actual_trans_bytes_s[13]),
	.Y(actual_trans_bytes_cry_Y[13]),
	.B(state_1[0]),
	.C(un6_mssb_status_13),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[12])
);
defparam \actual_trans_bytes_cry[13] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[14]  (
	.FCO(actual_trans_bytes_cry_Z[14]),
	.S(actual_trans_bytes_s[14]),
	.Y(actual_trans_bytes_cry_Y[14]),
	.B(state_1[0]),
	.C(un6_mssb_status_14),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[13])
);
defparam \actual_trans_bytes_cry[14] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[15]  (
	.FCO(actual_trans_bytes_cry_Z[15]),
	.S(actual_trans_bytes_s[15]),
	.Y(actual_trans_bytes_cry_Y[15]),
	.B(state_1[0]),
	.C(un6_mssb_status_15),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[14])
);
defparam \actual_trans_bytes_cry[15] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[16]  (
	.FCO(actual_trans_bytes_cry_Z[16]),
	.S(actual_trans_bytes_s[16]),
	.Y(actual_trans_bytes_cry_Y[16]),
	.B(state_1[0]),
	.C(un6_mssb_status_16),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[15])
);
defparam \actual_trans_bytes_cry[16] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[17]  (
	.FCO(actual_trans_bytes_cry_Z[17]),
	.S(actual_trans_bytes_s[17]),
	.Y(actual_trans_bytes_cry_Y[17]),
	.B(state_1[0]),
	.C(un6_mssb_status_17),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[16])
);
defparam \actual_trans_bytes_cry[17] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_s[19]  (
	.FCO(actual_trans_bytes_s_FCO[19]),
	.S(actual_trans_bytes_s_Z[19]),
	.Y(actual_trans_bytes_s_Y[19]),
	.B(state_1[0]),
	.C(un6_mssb_status_19),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[18])
);
defparam \actual_trans_bytes_s[19] .INIT=20'h48800;
// @16:143
  ARI1 \actual_trans_bytes_cry[18]  (
	.FCO(actual_trans_bytes_cry_Z[18]),
	.S(actual_trans_bytes_s[18]),
	.Y(actual_trans_bytes_cry_Y[18]),
	.B(state_1[0]),
	.C(un6_mssb_status_18),
	.D(GND),
	.A(VCC),
	.FCI(actual_trans_bytes_cry_Z[17])
);
defparam \actual_trans_bytes_cry[18] .INIT=20'h48800;
// @16:171
  ARI1 mssb_recv_bytes_s_4637 (
	.FCO(mssb_recv_bytes_s_4637_FCO),
	.S(mssb_recv_bytes_s_4637_S),
	.Y(mssb_recv_bytes_s_4637_Y),
	.B(un1_mssb_recv_bytes8_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mssb_recv_bytes_s_4637.INIT=20'h4AA00;
// @16:171
  ARI1 \mssb_recv_bytes_cry[0]  (
	.FCO(mssb_recv_bytes_cry_Z[0]),
	.S(mssb_recv_bytes_s[0]),
	.Y(mssb_recv_bytes_cry_Y[0]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_s_4637_FCO)
);
defparam \mssb_recv_bytes_cry[0] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[1]  (
	.FCO(mssb_recv_bytes_cry_Z[1]),
	.S(mssb_recv_bytes_s[1]),
	.Y(mssb_recv_bytes_cry_Y[1]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[0])
);
defparam \mssb_recv_bytes_cry[1] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[2]  (
	.FCO(mssb_recv_bytes_cry_Z[2]),
	.S(mssb_recv_bytes_s[2]),
	.Y(mssb_recv_bytes_cry_Y[2]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[1])
);
defparam \mssb_recv_bytes_cry[2] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[3]  (
	.FCO(mssb_recv_bytes_cry_Z[3]),
	.S(mssb_recv_bytes_s[3]),
	.Y(mssb_recv_bytes_cry_Y[3]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[2])
);
defparam \mssb_recv_bytes_cry[3] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[4]  (
	.FCO(mssb_recv_bytes_cry_Z[4]),
	.S(mssb_recv_bytes_s[4]),
	.Y(mssb_recv_bytes_cry_Y[4]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[3])
);
defparam \mssb_recv_bytes_cry[4] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[5]  (
	.FCO(mssb_recv_bytes_cry_Z[5]),
	.S(mssb_recv_bytes_s[5]),
	.Y(mssb_recv_bytes_cry_Y[5]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[4])
);
defparam \mssb_recv_bytes_cry[5] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[6]  (
	.FCO(mssb_recv_bytes_cry_Z[6]),
	.S(mssb_recv_bytes_s[6]),
	.Y(mssb_recv_bytes_cry_Y[6]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[5])
);
defparam \mssb_recv_bytes_cry[6] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[7]  (
	.FCO(mssb_recv_bytes_cry_Z[7]),
	.S(mssb_recv_bytes_s[7]),
	.Y(mssb_recv_bytes_cry_Y[7]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[6])
);
defparam \mssb_recv_bytes_cry[7] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[8]  (
	.FCO(mssb_recv_bytes_cry_Z[8]),
	.S(mssb_recv_bytes_s[8]),
	.Y(mssb_recv_bytes_cry_Y[8]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[7])
);
defparam \mssb_recv_bytes_cry[8] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[9]  (
	.FCO(mssb_recv_bytes_cry_Z[9]),
	.S(mssb_recv_bytes_s[9]),
	.Y(mssb_recv_bytes_cry_Y[9]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[8])
);
defparam \mssb_recv_bytes_cry[9] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[10]  (
	.FCO(mssb_recv_bytes_cry_Z[10]),
	.S(mssb_recv_bytes_s[10]),
	.Y(mssb_recv_bytes_cry_Y[10]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[9])
);
defparam \mssb_recv_bytes_cry[10] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[11]  (
	.FCO(mssb_recv_bytes_cry_Z[11]),
	.S(mssb_recv_bytes_s[11]),
	.Y(mssb_recv_bytes_cry_Y[11]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[10])
);
defparam \mssb_recv_bytes_cry[11] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[12]  (
	.FCO(mssb_recv_bytes_cry_Z[12]),
	.S(mssb_recv_bytes_s[12]),
	.Y(mssb_recv_bytes_cry_Y[12]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[11])
);
defparam \mssb_recv_bytes_cry[12] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[13]  (
	.FCO(mssb_recv_bytes_cry_Z[13]),
	.S(mssb_recv_bytes_s[13]),
	.Y(mssb_recv_bytes_cry_Y[13]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[12])
);
defparam \mssb_recv_bytes_cry[13] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[14]  (
	.FCO(mssb_recv_bytes_cry_Z[14]),
	.S(mssb_recv_bytes_s[14]),
	.Y(mssb_recv_bytes_cry_Y[14]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[13])
);
defparam \mssb_recv_bytes_cry[14] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[15]  (
	.FCO(mssb_recv_bytes_cry_Z[15]),
	.S(mssb_recv_bytes_s[15]),
	.Y(mssb_recv_bytes_cry_Y[15]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[14])
);
defparam \mssb_recv_bytes_cry[15] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[16]  (
	.FCO(mssb_recv_bytes_cry_Z[16]),
	.S(mssb_recv_bytes_s[16]),
	.Y(mssb_recv_bytes_cry_Y[16]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[15])
);
defparam \mssb_recv_bytes_cry[16] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[17]  (
	.FCO(mssb_recv_bytes_cry_Z[17]),
	.S(mssb_recv_bytes_s[17]),
	.Y(mssb_recv_bytes_cry_Y[17]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[16])
);
defparam \mssb_recv_bytes_cry[17] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[18]  (
	.FCO(mssb_recv_bytes_cry_Z[18]),
	.S(mssb_recv_bytes_s[18]),
	.Y(mssb_recv_bytes_cry_Y[18]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[17])
);
defparam \mssb_recv_bytes_cry[18] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[19]  (
	.FCO(mssb_recv_bytes_cry_Z[19]),
	.S(mssb_recv_bytes_s[19]),
	.Y(mssb_recv_bytes_cry_Y[19]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[18])
);
defparam \mssb_recv_bytes_cry[19] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[20]  (
	.FCO(mssb_recv_bytes_cry_Z[20]),
	.S(mssb_recv_bytes_s[20]),
	.Y(mssb_recv_bytes_cry_Y[20]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[19])
);
defparam \mssb_recv_bytes_cry[20] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[21]  (
	.FCO(mssb_recv_bytes_cry_Z[21]),
	.S(mssb_recv_bytes_s[21]),
	.Y(mssb_recv_bytes_cry_Y[21]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[20])
);
defparam \mssb_recv_bytes_cry[21] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[22]  (
	.FCO(mssb_recv_bytes_cry_Z[22]),
	.S(mssb_recv_bytes_s[22]),
	.Y(mssb_recv_bytes_cry_Y[22]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[21])
);
defparam \mssb_recv_bytes_cry[22] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[23]  (
	.FCO(mssb_recv_bytes_cry_Z[23]),
	.S(mssb_recv_bytes_s[23]),
	.Y(mssb_recv_bytes_cry_Y[23]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[22])
);
defparam \mssb_recv_bytes_cry[23] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[24]  (
	.FCO(mssb_recv_bytes_cry_Z[24]),
	.S(mssb_recv_bytes_s[24]),
	.Y(mssb_recv_bytes_cry_Y[24]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[23])
);
defparam \mssb_recv_bytes_cry[24] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[25]  (
	.FCO(mssb_recv_bytes_cry_Z[25]),
	.S(mssb_recv_bytes_s[25]),
	.Y(mssb_recv_bytes_cry_Y[25]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[24])
);
defparam \mssb_recv_bytes_cry[25] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[26]  (
	.FCO(mssb_recv_bytes_cry_Z[26]),
	.S(mssb_recv_bytes_s[26]),
	.Y(mssb_recv_bytes_cry_Y[26]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[25])
);
defparam \mssb_recv_bytes_cry[26] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[27]  (
	.FCO(mssb_recv_bytes_cry_Z[27]),
	.S(mssb_recv_bytes_s[27]),
	.Y(mssb_recv_bytes_cry_Y[27]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[26])
);
defparam \mssb_recv_bytes_cry[27] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[28]  (
	.FCO(mssb_recv_bytes_cry_Z[28]),
	.S(mssb_recv_bytes_s[28]),
	.Y(mssb_recv_bytes_cry_Y[28]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[27])
);
defparam \mssb_recv_bytes_cry[28] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[29]  (
	.FCO(mssb_recv_bytes_cry_Z[29]),
	.S(mssb_recv_bytes_s[29]),
	.Y(mssb_recv_bytes_cry_Y[29]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[28])
);
defparam \mssb_recv_bytes_cry[29] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_s[31]  (
	.FCO(mssb_recv_bytes_s_FCO[31]),
	.S(mssb_recv_bytes_s_Z[31]),
	.Y(mssb_recv_bytes_s_Y[31]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[30])
);
defparam \mssb_recv_bytes_s[31] .INIT=20'h48800;
// @16:171
  ARI1 \mssb_recv_bytes_cry[30]  (
	.FCO(mssb_recv_bytes_cry_Z[30]),
	.S(mssb_recv_bytes_s[30]),
	.Y(mssb_recv_bytes_cry_Y[30]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_recv_bytes_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_recv_bytes_cry_Z[29])
);
defparam \mssb_recv_bytes_cry[30] .INIT=20'h48800;
// @16:195
  ARI1 mssb_error_bytes_s_4638 (
	.FCO(mssb_error_bytes_s_4638_FCO),
	.S(mssb_error_bytes_s_4638_S),
	.Y(mssb_error_bytes_s_4638_Y),
	.B(un1_mssb_recv_bytes8_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam mssb_error_bytes_s_4638.INIT=20'h4AA00;
// @16:195
  ARI1 \mssb_error_bytes_cry[0]  (
	.FCO(mssb_error_bytes_cry_Z[0]),
	.S(mssb_error_bytes_s[0]),
	.Y(mssb_error_bytes_cry_Y[0]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_s_4638_FCO)
);
defparam \mssb_error_bytes_cry[0] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[1]  (
	.FCO(mssb_error_bytes_cry_Z[1]),
	.S(mssb_error_bytes_s[1]),
	.Y(mssb_error_bytes_cry_Y[1]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[0])
);
defparam \mssb_error_bytes_cry[1] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[2]  (
	.FCO(mssb_error_bytes_cry_Z[2]),
	.S(mssb_error_bytes_s[2]),
	.Y(mssb_error_bytes_cry_Y[2]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[1])
);
defparam \mssb_error_bytes_cry[2] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[3]  (
	.FCO(mssb_error_bytes_cry_Z[3]),
	.S(mssb_error_bytes_s[3]),
	.Y(mssb_error_bytes_cry_Y[3]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[2])
);
defparam \mssb_error_bytes_cry[3] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[4]  (
	.FCO(mssb_error_bytes_cry_Z[4]),
	.S(mssb_error_bytes_s[4]),
	.Y(mssb_error_bytes_cry_Y[4]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[3])
);
defparam \mssb_error_bytes_cry[4] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[5]  (
	.FCO(mssb_error_bytes_cry_Z[5]),
	.S(mssb_error_bytes_s[5]),
	.Y(mssb_error_bytes_cry_Y[5]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[4])
);
defparam \mssb_error_bytes_cry[5] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[6]  (
	.FCO(mssb_error_bytes_cry_Z[6]),
	.S(mssb_error_bytes_s[6]),
	.Y(mssb_error_bytes_cry_Y[6]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[5])
);
defparam \mssb_error_bytes_cry[6] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[7]  (
	.FCO(mssb_error_bytes_cry_Z[7]),
	.S(mssb_error_bytes_s[7]),
	.Y(mssb_error_bytes_cry_Y[7]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[6])
);
defparam \mssb_error_bytes_cry[7] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[8]  (
	.FCO(mssb_error_bytes_cry_Z[8]),
	.S(mssb_error_bytes_s[8]),
	.Y(mssb_error_bytes_cry_Y[8]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[7])
);
defparam \mssb_error_bytes_cry[8] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[9]  (
	.FCO(mssb_error_bytes_cry_Z[9]),
	.S(mssb_error_bytes_s[9]),
	.Y(mssb_error_bytes_cry_Y[9]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[8])
);
defparam \mssb_error_bytes_cry[9] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[10]  (
	.FCO(mssb_error_bytes_cry_Z[10]),
	.S(mssb_error_bytes_s[10]),
	.Y(mssb_error_bytes_cry_Y[10]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[9])
);
defparam \mssb_error_bytes_cry[10] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[11]  (
	.FCO(mssb_error_bytes_cry_Z[11]),
	.S(mssb_error_bytes_s[11]),
	.Y(mssb_error_bytes_cry_Y[11]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[10])
);
defparam \mssb_error_bytes_cry[11] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[12]  (
	.FCO(mssb_error_bytes_cry_Z[12]),
	.S(mssb_error_bytes_s[12]),
	.Y(mssb_error_bytes_cry_Y[12]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[11])
);
defparam \mssb_error_bytes_cry[12] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[13]  (
	.FCO(mssb_error_bytes_cry_Z[13]),
	.S(mssb_error_bytes_s[13]),
	.Y(mssb_error_bytes_cry_Y[13]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[12])
);
defparam \mssb_error_bytes_cry[13] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[14]  (
	.FCO(mssb_error_bytes_cry_Z[14]),
	.S(mssb_error_bytes_s[14]),
	.Y(mssb_error_bytes_cry_Y[14]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[13])
);
defparam \mssb_error_bytes_cry[14] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[15]  (
	.FCO(mssb_error_bytes_cry_Z[15]),
	.S(mssb_error_bytes_s[15]),
	.Y(mssb_error_bytes_cry_Y[15]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[14])
);
defparam \mssb_error_bytes_cry[15] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[16]  (
	.FCO(mssb_error_bytes_cry_Z[16]),
	.S(mssb_error_bytes_s[16]),
	.Y(mssb_error_bytes_cry_Y[16]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[15])
);
defparam \mssb_error_bytes_cry[16] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[17]  (
	.FCO(mssb_error_bytes_cry_Z[17]),
	.S(mssb_error_bytes_s[17]),
	.Y(mssb_error_bytes_cry_Y[17]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[16])
);
defparam \mssb_error_bytes_cry[17] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[18]  (
	.FCO(mssb_error_bytes_cry_Z[18]),
	.S(mssb_error_bytes_s[18]),
	.Y(mssb_error_bytes_cry_Y[18]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[17])
);
defparam \mssb_error_bytes_cry[18] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[19]  (
	.FCO(mssb_error_bytes_cry_Z[19]),
	.S(mssb_error_bytes_s[19]),
	.Y(mssb_error_bytes_cry_Y[19]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[18])
);
defparam \mssb_error_bytes_cry[19] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[20]  (
	.FCO(mssb_error_bytes_cry_Z[20]),
	.S(mssb_error_bytes_s[20]),
	.Y(mssb_error_bytes_cry_Y[20]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[19])
);
defparam \mssb_error_bytes_cry[20] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[21]  (
	.FCO(mssb_error_bytes_cry_Z[21]),
	.S(mssb_error_bytes_s[21]),
	.Y(mssb_error_bytes_cry_Y[21]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[20])
);
defparam \mssb_error_bytes_cry[21] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[22]  (
	.FCO(mssb_error_bytes_cry_Z[22]),
	.S(mssb_error_bytes_s[22]),
	.Y(mssb_error_bytes_cry_Y[22]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[21])
);
defparam \mssb_error_bytes_cry[22] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[23]  (
	.FCO(mssb_error_bytes_cry_Z[23]),
	.S(mssb_error_bytes_s[23]),
	.Y(mssb_error_bytes_cry_Y[23]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[22])
);
defparam \mssb_error_bytes_cry[23] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[24]  (
	.FCO(mssb_error_bytes_cry_Z[24]),
	.S(mssb_error_bytes_s[24]),
	.Y(mssb_error_bytes_cry_Y[24]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[23])
);
defparam \mssb_error_bytes_cry[24] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[25]  (
	.FCO(mssb_error_bytes_cry_Z[25]),
	.S(mssb_error_bytes_s[25]),
	.Y(mssb_error_bytes_cry_Y[25]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[24])
);
defparam \mssb_error_bytes_cry[25] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[26]  (
	.FCO(mssb_error_bytes_cry_Z[26]),
	.S(mssb_error_bytes_s[26]),
	.Y(mssb_error_bytes_cry_Y[26]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[25])
);
defparam \mssb_error_bytes_cry[26] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[27]  (
	.FCO(mssb_error_bytes_cry_Z[27]),
	.S(mssb_error_bytes_s[27]),
	.Y(mssb_error_bytes_cry_Y[27]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[26])
);
defparam \mssb_error_bytes_cry[27] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[28]  (
	.FCO(mssb_error_bytes_cry_Z[28]),
	.S(mssb_error_bytes_s[28]),
	.Y(mssb_error_bytes_cry_Y[28]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[28]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[27])
);
defparam \mssb_error_bytes_cry[28] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[29]  (
	.FCO(mssb_error_bytes_cry_Z[29]),
	.S(mssb_error_bytes_s[29]),
	.Y(mssb_error_bytes_cry_Y[29]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[29]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[28])
);
defparam \mssb_error_bytes_cry[29] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_s[31]  (
	.FCO(mssb_error_bytes_s_FCO[31]),
	.S(mssb_error_bytes_s_Z[31]),
	.Y(mssb_error_bytes_s_Y[31]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[31]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[30])
);
defparam \mssb_error_bytes_s[31] .INIT=20'h48800;
// @16:195
  ARI1 \mssb_error_bytes_cry[30]  (
	.FCO(mssb_error_bytes_cry_Z[30]),
	.S(mssb_error_bytes_s[30]),
	.Y(mssb_error_bytes_cry_Y[30]),
	.B(un1_mssb_recv_bytes8_0),
	.C(mssb_error_bytes_Z[30]),
	.D(GND),
	.A(VCC),
	.FCI(mssb_error_bytes_cry_Z[29])
);
defparam \mssb_error_bytes_cry[30] .INIT=20'h48800;
// @16:239
  CFG3 \OPB_DO_5[1]  (
	.A(OPB_DO_5_1_0_Z[1]),
	.B(mssb_recv_bytes_Z[1]),
	.C(OPB_DO11),
	.Y(OPB_DO_5_Z[1])
);
defparam \OPB_DO_5[1] .INIT=8'hC5;
// @16:239
  CFG4 \OPB_DO_5_1_0[1]  (
	.A(mssb_status_Z[1]),
	.B(mssb_config_Z[1]),
	.C(OPB_DO10),
	.D(OPB_DO9),
	.Y(OPB_DO_5_1_0_Z[1])
);
defparam \OPB_DO_5_1_0[1] .INIT=16'h335F;
// @16:239
  CFG3 \OPB_DO_5[0]  (
	.A(OPB_DO_5_1_0_Z[0]),
	.B(mssb_recv_bytes_Z[0]),
	.C(OPB_DO11),
	.Y(OPB_DO_5_Z[0])
);
defparam \OPB_DO_5[0] .INIT=8'hC5;
// @16:239
  CFG4 \OPB_DO_5_1_0[0]  (
	.A(mssb_status_Z[0]),
	.B(mssb_config_Z[0]),
	.C(OPB_DO10),
	.D(OPB_DO9),
	.Y(OPB_DO_5_1_0_Z[0])
);
defparam \OPB_DO_5_1_0[0] .INIT=16'h335F;
// @16:91
  CFG3 \state_ns_i_m2[0]  (
	.A(mssb_config_Z[31]),
	.B(state_1[0]),
	.C(un1_actual_trans_bytes_i),
	.Y(state_ns[0])
);
defparam \state_ns_i_m2[0] .INIT=8'hE2;
// @16:214
  CFG4 \mssb_status_3_i_a2_23[1]  (
	.A(mssb_error_bytes_Z[30]),
	.B(mssb_error_bytes_Z[29]),
	.C(mssb_error_bytes_Z[28]),
	.D(mssb_error_bytes_Z[27]),
	.Y(mssb_status_3_i_a2_23_Z[1])
);
defparam \mssb_status_3_i_a2_23[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_22[1]  (
	.A(mssb_error_bytes_Z[26]),
	.B(mssb_error_bytes_Z[25]),
	.C(mssb_error_bytes_Z[24]),
	.D(mssb_error_bytes_Z[23]),
	.Y(mssb_status_3_i_a2_22_Z[1])
);
defparam \mssb_status_3_i_a2_22[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_21[1]  (
	.A(mssb_error_bytes_Z[22]),
	.B(mssb_error_bytes_Z[21]),
	.C(mssb_error_bytes_Z[20]),
	.D(mssb_error_bytes_Z[19]),
	.Y(mssb_status_3_i_a2_21_Z[1])
);
defparam \mssb_status_3_i_a2_21[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_20[1]  (
	.A(mssb_error_bytes_Z[18]),
	.B(mssb_error_bytes_Z[17]),
	.C(mssb_error_bytes_Z[16]),
	.D(mssb_error_bytes_Z[15]),
	.Y(mssb_status_3_i_a2_20_Z[1])
);
defparam \mssb_status_3_i_a2_20[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_19[1]  (
	.A(mssb_error_bytes_Z[14]),
	.B(mssb_error_bytes_Z[13]),
	.C(mssb_error_bytes_Z[12]),
	.D(mssb_error_bytes_Z[11]),
	.Y(mssb_status_3_i_a2_19_Z[1])
);
defparam \mssb_status_3_i_a2_19[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_18[1]  (
	.A(mssb_error_bytes_Z[10]),
	.B(mssb_error_bytes_Z[9]),
	.C(mssb_error_bytes_Z[8]),
	.D(mssb_error_bytes_Z[7]),
	.Y(mssb_status_3_i_a2_18_Z[1])
);
defparam \mssb_status_3_i_a2_18[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_17[1]  (
	.A(mssb_error_bytes_Z[6]),
	.B(mssb_error_bytes_Z[5]),
	.C(mssb_error_bytes_Z[4]),
	.D(mssb_error_bytes_Z[3]),
	.Y(mssb_status_3_i_a2_17_Z[1])
);
defparam \mssb_status_3_i_a2_17[1] .INIT=16'h0001;
// @16:214
  CFG4 \mssb_status_3_i_a2_16[1]  (
	.A(mssb_error_bytes_Z[31]),
	.B(mssb_error_bytes_Z[2]),
	.C(mssb_error_bytes_Z[1]),
	.D(mssb_error_bytes_Z[0]),
	.Y(mssb_status_3_i_a2_16_Z[1])
);
defparam \mssb_status_3_i_a2_16[1] .INIT=16'h0001;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE_3 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[3]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[2]),
	.C(DATA_STREAM_OUT[3]),
	.D(DATA_STREAM_OUT[2]),
	.Y(un1_DATA_STREAM_OUT_NE_3_Z)
);
defparam un1_DATA_STREAM_OUT_NE_3.INIT=16'h7BDE;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE_2 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[0]),
	.B(DATA_STREAM_OUT[1]),
	.C(DATA_STREAM_OUT[0]),
	.D(DATA_STREAM_OUT_EXPECTED_Z[1]),
	.Y(un1_DATA_STREAM_OUT_NE_2_Z)
);
defparam un1_DATA_STREAM_OUT_NE_2.INIT=16'h7BDE;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE_1 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[7]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[6]),
	.C(DATA_STREAM_OUT[7]),
	.D(DATA_STREAM_OUT[6]),
	.Y(un1_DATA_STREAM_OUT_NE_1_Z)
);
defparam un1_DATA_STREAM_OUT_NE_1.INIT=16'h7BDE;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE_0 (
	.A(DATA_STREAM_OUT_EXPECTED_Z[5]),
	.B(DATA_STREAM_OUT_EXPECTED_Z[4]),
	.C(DATA_STREAM_OUT[5]),
	.D(DATA_STREAM_OUT[4]),
	.Y(un1_DATA_STREAM_OUT_NE_0_Z)
);
defparam un1_DATA_STREAM_OUT_NE_0.INIT=16'h7BDE;
// @16:212
  CFG3 un1_actual_trans_bytes14_0 (
	.A(mssb_config_Z[31]),
	.B(state_1[0]),
	.C(un1_actual_trans_bytes_i),
	.Y(un1_actual_trans_bytes14_0_0)
);
defparam un1_actual_trans_bytes14_0.INIT=8'h2F;
// @16:172
  CFG4 un1_mssb_recv_bytes8 (
	.A(DATA_STREAM_OUT_ACK_Z),
	.B(DATA_STREAM_OUT_STB),
	.C(state_1[0]),
	.D(mssb_config_Z[31]),
	.Y(un1_mssb_recv_bytes8_0)
);
defparam un1_mssb_recv_bytes8.INIT=16'hF8FF;
// @25:794
  CFG3 DATA_STREAM_OUT_ACK_RNI3JUV2_0 (
	.A(DATA_STREAM_OUT_ACK_Z),
	.B(un1_mssb_recv_bytes8_0),
	.C(DATA_STREAM_OUT_STB),
	.Y(DATA_STREAM_OUT_EXPECTEDe)
);
defparam DATA_STREAM_OUT_ACK_RNI3JUV2_0.INIT=8'hB3;
// @25:794
  CFG3 DATA_STREAM_OUT_ACK_RNI3JUV2 (
	.A(DATA_STREAM_OUT_ACK_Z),
	.B(un1_mssb_recv_bytes8_0),
	.C(DATA_STREAM_OUT_STB),
	.Y(mssb_recv_bytese)
);
defparam DATA_STREAM_OUT_ACK_RNI3JUV2.INIT=8'hB3;
// @16:239
  CFG4 \OPB_DO_5[2]  (
	.A(mssb_recv_bytes_Z[2]),
	.B(mssb_config_Z[2]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[2])
);
defparam \OPB_DO_5[2] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[3]  (
	.A(mssb_recv_bytes_Z[3]),
	.B(mssb_config_Z[3]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[3])
);
defparam \OPB_DO_5[3] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[4]  (
	.A(mssb_recv_bytes_Z[4]),
	.B(mssb_config_Z[4]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[4])
);
defparam \OPB_DO_5[4] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[5]  (
	.A(mssb_recv_bytes_Z[5]),
	.B(mssb_config_Z[5]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[5])
);
defparam \OPB_DO_5[5] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[6]  (
	.A(mssb_recv_bytes_Z[6]),
	.B(mssb_config_Z[6]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[6])
);
defparam \OPB_DO_5[6] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[7]  (
	.A(mssb_recv_bytes_Z[7]),
	.B(mssb_config_Z[7]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[7])
);
defparam \OPB_DO_5[7] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[8]  (
	.A(mssb_recv_bytes_Z[8]),
	.B(mssb_config_Z[8]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[8])
);
defparam \OPB_DO_5[8] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[9]  (
	.A(mssb_recv_bytes_Z[9]),
	.B(mssb_config_Z[9]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[9])
);
defparam \OPB_DO_5[9] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[10]  (
	.A(mssb_recv_bytes_Z[10]),
	.B(mssb_config_Z[10]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[10])
);
defparam \OPB_DO_5[10] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[11]  (
	.A(mssb_recv_bytes_Z[11]),
	.B(mssb_config_Z[11]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[11])
);
defparam \OPB_DO_5[11] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[12]  (
	.A(mssb_recv_bytes_Z[12]),
	.B(mssb_config_Z[12]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[12])
);
defparam \OPB_DO_5[12] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[13]  (
	.A(mssb_recv_bytes_Z[13]),
	.B(mssb_config_Z[13]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[13])
);
defparam \OPB_DO_5[13] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[14]  (
	.A(mssb_recv_bytes_Z[14]),
	.B(mssb_config_Z[14]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[14])
);
defparam \OPB_DO_5[14] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[15]  (
	.A(mssb_recv_bytes_Z[15]),
	.B(mssb_config_Z[15]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[15])
);
defparam \OPB_DO_5[15] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[16]  (
	.A(mssb_recv_bytes_Z[16]),
	.B(mssb_config_Z[16]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[16])
);
defparam \OPB_DO_5[16] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[17]  (
	.A(mssb_recv_bytes_Z[17]),
	.B(mssb_config_Z[17]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[17])
);
defparam \OPB_DO_5[17] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[18]  (
	.A(mssb_recv_bytes_Z[18]),
	.B(mssb_config_Z[18]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[18])
);
defparam \OPB_DO_5[18] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[19]  (
	.A(mssb_recv_bytes_Z[19]),
	.B(mssb_config_Z[19]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[19])
);
defparam \OPB_DO_5[19] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[20]  (
	.A(mssb_recv_bytes_Z[20]),
	.B(mssb_config_Z[20]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[20])
);
defparam \OPB_DO_5[20] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[21]  (
	.A(mssb_recv_bytes_Z[21]),
	.B(mssb_config_Z[21]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[21])
);
defparam \OPB_DO_5[21] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[22]  (
	.A(mssb_recv_bytes_Z[22]),
	.B(mssb_config_Z[22]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[22])
);
defparam \OPB_DO_5[22] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[23]  (
	.A(mssb_recv_bytes_Z[23]),
	.B(mssb_config_Z[23]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[23])
);
defparam \OPB_DO_5[23] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[24]  (
	.A(mssb_recv_bytes_Z[24]),
	.B(mssb_config_Z[24]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[24])
);
defparam \OPB_DO_5[24] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[25]  (
	.A(mssb_recv_bytes_Z[25]),
	.B(mssb_config_Z[25]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[25])
);
defparam \OPB_DO_5[25] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[26]  (
	.A(mssb_recv_bytes_Z[26]),
	.B(mssb_config_Z[26]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[26])
);
defparam \OPB_DO_5[26] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[30]  (
	.A(mssb_recv_bytes_Z[30]),
	.B(mssb_config_Z[30]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[30])
);
defparam \OPB_DO_5[30] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[31]  (
	.A(mssb_recv_bytes_Z[31]),
	.B(mssb_config_Z[31]),
	.C(OPB_DO11),
	.D(OPB_DO9),
	.Y(OPB_DO_5_Z[31])
);
defparam \OPB_DO_5[31] .INIT=16'hACA0;
// @16:239
  CFG4 \OPB_DO_5[29]  (
	.A(mssb_recv_bytes_Z[29]),
	.B(mssb_config_Z[29]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[29])
);
defparam \OPB_DO_5[29] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[28]  (
	.A(mssb_recv_bytes_Z[28]),
	.B(mssb_config_Z[28]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[28])
);
defparam \OPB_DO_5[28] .INIT=16'hAAC0;
// @16:239
  CFG4 \OPB_DO_5[27]  (
	.A(mssb_recv_bytes_Z[27]),
	.B(mssb_config_Z[27]),
	.C(OPB_DO9),
	.D(OPB_DO11),
	.Y(OPB_DO_5_Z[27])
);
defparam \OPB_DO_5[27] .INIT=16'hAAC0;
// @16:214
  CFG4 \mssb_status_3_i_a2_29[1]  (
	.A(mssb_status_3_i_a2_23_Z[1]),
	.B(mssb_status_3_i_a2_22_Z[1]),
	.C(mssb_status_3_i_a2_21_Z[1]),
	.D(mssb_status_3_i_a2_20_Z[1]),
	.Y(mssb_status_3_i_a2_29_Z[1])
);
defparam \mssb_status_3_i_a2_29[1] .INIT=16'h8000;
// @16:214
  CFG4 \mssb_status_3_i_a2_28[1]  (
	.A(mssb_status_3_i_a2_19_Z[1]),
	.B(mssb_status_3_i_a2_18_Z[1]),
	.C(mssb_status_3_i_a2_17_Z[1]),
	.D(mssb_status_3_i_a2_16_Z[1]),
	.Y(mssb_status_3_i_a2_28_Z[1])
);
defparam \mssb_status_3_i_a2_28[1] .INIT=16'h8000;
// @16:199
  CFG4 un1_DATA_STREAM_OUT_NE (
	.A(un1_DATA_STREAM_OUT_NE_3_Z),
	.B(un1_DATA_STREAM_OUT_NE_2_Z),
	.C(un1_DATA_STREAM_OUT_NE_1_Z),
	.D(un1_DATA_STREAM_OUT_NE_0_Z),
	.Y(mssb_error_bytes7)
);
defparam un1_DATA_STREAM_OUT_NE.INIT=16'hFFFE;
// @25:794
  CFG4 un1_DATA_STREAM_OUT_NE_RNI54DTA (
	.A(DATA_STREAM_OUT_STB),
	.B(DATA_STREAM_OUT_ACK_Z),
	.C(mssb_error_bytes7),
	.D(un1_mssb_recv_bytes8_0),
	.Y(mssb_error_bytese)
);
defparam un1_DATA_STREAM_OUT_NE_RNI54DTA.INIT=16'h80FF;
// @16:210
  CFG4 \mssb_status_4[1]  (
	.A(mssb_status_3_i_a2_29_Z[1]),
	.B(mssb_status_3_i_a2_28_Z[1]),
	.C(un6_mssb_status_cry_31_Z),
	.D(un1_actual_trans_bytes_i),
	.Y(mssb_status_4_Z[1])
);
defparam \mssb_status_4[1] .INIT=16'h00F7;
// @16:222
  CFG3 \mssb_config_9_0_a2_2[31]  (
	.A(N_1710),
	.B(OPB_WE),
	.C(N_1578),
	.Y(mssb_config_9_2[31])
);
defparam \mssb_config_9_0_a2_2[31] .INIT=8'h08;
// @16:222
  CFG3 \mssb_config_9_0_a2[31]  (
	.A(OPB_ADDR_0),
	.B(OPB_DO[31]),
	.C(mssb_config_9_2[31]),
	.Y(mssb_config_9[31])
);
defparam \mssb_config_9_0_a2[31] .INIT=8'h80;
// @16:241
  CFG4 OPB_DO11_0_a2 (
	.A(OPB_RE),
	.B(OPB_ADDR_0),
	.C(N_1710),
	.D(N_1719),
	.Y(OPB_DO11)
);
defparam OPB_DO11_0_a2.INIT=16'h8000;
// @16:225
  CFG4 mssb_config20_0_a2 (
	.A(OPB_ADDR_0),
	.B(OPB_WE),
	.C(N_1578),
	.D(N_1710),
	.Y(mssb_config_0)
);
defparam mssb_config20_0_a2.INIT=16'h0800;
// @16:241
  CFG4 OPB_DO9_0_a2 (
	.A(OPB_ADDR_0),
	.B(OPB_RE),
	.C(N_1578),
	.D(N_1710),
	.Y(OPB_DO9)
);
defparam OPB_DO9_0_a2.INIT=16'h0800;
// @16:241
  CFG4 OPB_DO10_0_a2 (
	.A(OPB_RE),
	.B(OPB_ADDR_0),
	.C(N_1710),
	.D(N_1740),
	.Y(OPB_DO10)
);
defparam OPB_DO10_0_a2.INIT=16'h8000;
// @16:225
  CFG3 un1_mssb_config20_0 (
	.A(OPB_ADDR_0),
	.B(mssb_config_9_2[31]),
	.C(mssb_config_Z[31]),
	.Y(un1_mssb_config20_0_0)
);
defparam un1_mssb_config20_0.INIT=8'hF8;
// @16:261
  work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY_1_0 cmn_uart_inst (
	.mssb_config_0(mssb_config_Z[31]),
	.DATA_STREAM_IN(DATA_STREAM_IN_Z[7:0]),
	.state_1_0(state_1[0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK_Z),
	.actual_trans_bytese(actual_trans_bytese),
	.SRV_MSSB_RX_c(SRV_MSSB_RX_c),
	.RESET_N_c(RESET_N_c),
	.DATA_STREAM_INe(DATA_STREAM_INe),
	.DATA_STREAM_IN_STB(DATA_STREAM_IN_STB_Z),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.ST_SRV_MSSB_TX_c(ST_SRV_MSSB_TX_c),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MSSB_IF_1 */

module CLOCK_DIV_10 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_6;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_6 ;
wire GND ;
wire un1_cntrlto15_Z ;
wire un5_cntr_cry_4_S_6 ;
wire un5_cntr_cry_3_S_6 ;
wire un5_cntr_cry_2_S_6 ;
wire un5_cntr_cry_1_S_6 ;
wire N_17 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_6 ;
wire un5_cntr_cry_14_S_6 ;
wire un5_cntr_cry_13_S_6 ;
wire un5_cntr_cry_12_S_6 ;
wire un5_cntr_cry_11_S_6 ;
wire un5_cntr_cry_10_S_6 ;
wire un5_cntr_cry_9_S_6 ;
wire un5_cntr_cry_8_S_6 ;
wire un5_cntr_cry_7_S_6 ;
wire un5_cntr_cry_6_S_6 ;
wire un5_cntr_s_1_4653_FCO ;
wire un5_cntr_s_1_4653_S ;
wire un5_cntr_s_1_4653_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_6 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_6 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_6 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_6 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_6 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_6 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_6 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_6 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_6 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_6 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_6 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_6 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_6 ;
wire un5_cntr_s_15_FCO_6 ;
wire un5_cntr_s_15_Y_6 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_6 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_6[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE clkout (
	.Q(N_17),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_4653 (
	.FCO(un5_cntr_s_1_4653_FCO),
	.S(un5_cntr_s_1_4653_S),
	.Y(un5_cntr_s_1_4653_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4653.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_6),
	.Y(un5_cntr_cry_1_Y_6),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4653_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_6),
	.Y(un5_cntr_cry_2_Y_6),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_6),
	.Y(un5_cntr_cry_3_Y_6),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_6),
	.Y(un5_cntr_cry_4_Y_6),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_6),
	.Y(un5_cntr_cry_5_Y_6),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_6),
	.Y(un5_cntr_cry_6_Y_6),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_6),
	.Y(un5_cntr_cry_7_Y_6),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_6),
	.Y(un5_cntr_cry_8_Y_6),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_6),
	.Y(un5_cntr_cry_9_Y_6),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_6),
	.Y(un5_cntr_cry_10_Y_6),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_6),
	.Y(un5_cntr_cry_11_Y_6),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_6),
	.Y(un5_cntr_cry_12_Y_6),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_6),
	.Y(un5_cntr_cry_13_Y_6),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_6),
	.S(un5_cntr_s_15_S_6),
	.Y(un5_cntr_s_15_Y_6),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_6),
	.Y(un5_cntr_cry_14_Y_6),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_Z)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIQJ1U5 (
	.Y(clk_25MHz),
	.A(N_17)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_10 */

module PH_PWM_625_0_80_3_1_0 (
  state_0,
  sync_cntr,
  sync_mot_pwm_param01,
  sync_mot_pwm_param23,
  sync_mot_pwm_param45,
  pwm_config_0,
  mot_pwm_raw_i,
  mot_pwm_raw,
  start_pwm_period_out,
  sync_cntr_0_sqmuxa,
  un24_clk_en_RNIDHIGJ1_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [8:0] sync_mot_pwm_param01 ;
input [8:0] sync_mot_pwm_param23 ;
input [8:0] sync_mot_pwm_param45 ;
input pwm_config_0 ;
output [2:0] mot_pwm_raw_i ;
output [2:0] mot_pwm_raw ;
output start_pwm_period_out ;
input sync_cntr_0_sqmuxa ;
output un24_clk_en_RNIDHIGJ1_Y ;
input clk_25MHz ;
wire state_0 ;
wire pwm_config_0 ;
wire start_pwm_period_out ;
wire sync_cntr_0_sqmuxa ;
wire un24_clk_en_RNIDHIGJ1_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [3:1] pwm_out_12_i;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_Z;
wire [0:0] start_timerce_Z;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIC89U04_Y;
wire [1:1] PWM_counter_RNIC00CE6_Y;
wire [2:2] PWM_counter_RNIDPMPR8_Y;
wire [3:3] PWM_counter_RNIFJD79B_Y;
wire [4:4] PWM_counter_RNIIE4LMD_Y;
wire [5:5] PWM_counter_RNIMAR24G_Y;
wire [6:6] PWM_counter_RNIR7IGHI_Y;
wire [8:8] PWM_counter_RNO_FCO;
wire [8:8] PWM_counter_RNO_Y;
wire [7:7] PWM_counter_RNI169UUK_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire down_RNO_Z ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNI0UJ5R_S ;
wire un24_clk_en_RNI0UJ5R_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter ;
wire un24_clk_en_RNIDHIGJ1_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_6 ;
wire un13_clk_en_cry_0_Y_6 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_6 ;
wire un13_clk_en_cry_1_Y_6 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_6 ;
wire un13_clk_en_cry_2_Y_6 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_6 ;
wire un13_clk_en_cry_3_Y_6 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_6 ;
wire un13_clk_en_cry_4_Y_6 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_6 ;
wire un13_clk_en_cry_5_Y_6 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_6 ;
wire un13_clk_en_cry_6_Y_6 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_6 ;
wire un13_clk_en_cry_7_Y_6 ;
wire un13_clk_en ;
wire un13_clk_en_cry_8_S_6 ;
wire un13_clk_en_cry_8_Y_6 ;
wire un9_clk_en_cry_0 ;
wire un9_clk_en_cry_0_S_0 ;
wire un9_clk_en_cry_0_Y_0 ;
wire un9_clk_en_cry_1 ;
wire un9_clk_en_cry_1_S_0 ;
wire un9_clk_en_cry_1_Y_0 ;
wire un9_clk_en_cry_2 ;
wire un9_clk_en_cry_2_S_0 ;
wire un9_clk_en_cry_2_Y_0 ;
wire un9_clk_en_cry_3 ;
wire un9_clk_en_cry_3_S_0 ;
wire un9_clk_en_cry_3_Y_0 ;
wire un9_clk_en_cry_4 ;
wire un9_clk_en_cry_4_S_0 ;
wire un9_clk_en_cry_4_Y_0 ;
wire un9_clk_en_cry_5 ;
wire un9_clk_en_cry_5_S_0 ;
wire un9_clk_en_cry_5_Y_0 ;
wire un9_clk_en_cry_6 ;
wire un9_clk_en_cry_6_S_0 ;
wire un9_clk_en_cry_6_Y_0 ;
wire un9_clk_en_cry_7 ;
wire un9_clk_en_cry_7_S_0 ;
wire un9_clk_en_cry_7_Y_0 ;
wire un9_clk_en ;
wire un9_clk_en_cry_8_S_0 ;
wire un9_clk_en_cry_8_Y_0 ;
wire un5_clk_en_cry_0 ;
wire un5_clk_en_cry_0_S_0 ;
wire un5_clk_en_cry_0_Y_0 ;
wire un5_clk_en_cry_1 ;
wire un5_clk_en_cry_1_S_0 ;
wire un5_clk_en_cry_1_Y_0 ;
wire un5_clk_en_cry_2 ;
wire un5_clk_en_cry_2_S_0 ;
wire un5_clk_en_cry_2_Y_0 ;
wire un5_clk_en_cry_3 ;
wire un5_clk_en_cry_3_S_0 ;
wire un5_clk_en_cry_3_Y_0 ;
wire un5_clk_en_cry_4 ;
wire un5_clk_en_cry_4_S_0 ;
wire un5_clk_en_cry_4_Y_0 ;
wire un5_clk_en_cry_5 ;
wire un5_clk_en_cry_5_S_0 ;
wire un5_clk_en_cry_5_Y_0 ;
wire un5_clk_en_cry_6 ;
wire un5_clk_en_cry_6_S_0 ;
wire un5_clk_en_cry_6_Y_0 ;
wire un5_clk_en_cry_7 ;
wire un5_clk_en_cry_7_S_0 ;
wire un5_clk_en_cry_7_Y_0 ;
wire un5_clk_en ;
wire un5_clk_en_cry_8_S_0 ;
wire un5_clk_en_cry_8_Y_0 ;
wire un1_start_period_0_Z ;
wire un1_start_period_3_Z ;
wire un1_start_time ;
wire un1_start_period_4_Z ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire un21_clk_en ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNIBHDG6[3]  (
	.A(mot_pwm_raw[2]),
	.Y(mot_pwm_raw_i[2])
);
defparam \sPWM_RNIBHDG6[3] .INIT=2'h1;
  CFG1 \sPWM_RNIAGDG6[2]  (
	.A(mot_pwm_raw[1]),
	.Y(mot_pwm_raw_i[1])
);
defparam \sPWM_RNIAGDG6[2] .INIT=2'h1;
  CFG1 \sPWM_RNI9FDG6[1]  (
	.A(mot_pwm_raw[0]),
	.Y(mot_pwm_raw_i[0])
);
defparam \sPWM_RNI9FDG6[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(down_RNO_Z),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[3]  (
	.Q(mot_pwm_raw[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[2]  (
	.Q(mot_pwm_raw[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(mot_pwm_raw[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_Z[1]),
	.EN(start_timerce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:128
  ARI1 \PWM_PROC.un24_clk_en_RNI0UJ5R  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNI0UJ5R_S),
	.Y(un24_clk_en_RNI0UJ5R_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNI0UJ5R .INIT=20'h41100;
// @41:128
  ARI1 \PWM_PROC.un24_clk_en_RNIDHIGJ1  (
	.FCO(PWM_counter),
	.S(un24_clk_en_RNIDHIGJ1_S),
	.Y(un24_clk_en_RNIDHIGJ1_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNIDHIGJ1 .INIT=20'h5CCAA;
// @41:128
  ARI1 \PWM_counter_RNIC89U04[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIC89U04_Y[0]),
	.B(PWM_counter_Z[0]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNIC89U04[0] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIC00CE6[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIC00CE6_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIC00CE6[1] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIDPMPR8[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIDPMPR8_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIDPMPR8[2] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIFJD79B[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIFJD79B_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIFJD79B[3] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIIE4LMD[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIIE4LMD_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIIE4LMD[4] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIMAR24G[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIMAR24G_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIMAR24G[5] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIR7IGHI[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIR7IGHI_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIR7IGHI[6] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y[8]),
	.B(PWM_counter_Z[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNIDHIGJ1_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:128
  ARI1 \PWM_counter_RNI169UUK[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNI169UUK_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNI169UUK[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_6),
	.Y(un13_clk_en_cry_0_Y_6),
	.B(sync_mot_pwm_param45[0]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_6),
	.Y(un13_clk_en_cry_1_Y_6),
	.B(sync_mot_pwm_param45[1]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_6),
	.Y(un13_clk_en_cry_2_Y_6),
	.B(sync_mot_pwm_param45[2]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_6),
	.Y(un13_clk_en_cry_3_Y_6),
	.B(sync_mot_pwm_param45[3]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_6),
	.Y(un13_clk_en_cry_4_Y_6),
	.B(sync_mot_pwm_param45[4]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_6),
	.Y(un13_clk_en_cry_5_Y_6),
	.B(sync_mot_pwm_param45[5]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_6),
	.Y(un13_clk_en_cry_6_Y_6),
	.B(sync_mot_pwm_param45[6]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_6),
	.Y(un13_clk_en_cry_7_Y_6),
	.B(sync_mot_pwm_param45[7]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un13_clk_en),
	.S(un13_clk_en_cry_8_S_6),
	.Y(un13_clk_en_cry_8_Y_6),
	.B(sync_mot_pwm_param45[8]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_0  (
	.FCO(un9_clk_en_cry_0),
	.S(un9_clk_en_cry_0_S_0),
	.Y(un9_clk_en_cry_0_Y_0),
	.B(sync_mot_pwm_param23[0]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un9_clk_en_cry_0 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_1  (
	.FCO(un9_clk_en_cry_1),
	.S(un9_clk_en_cry_1_S_0),
	.Y(un9_clk_en_cry_1_Y_0),
	.B(sync_mot_pwm_param23[1]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un9_clk_en_cry_0)
);
defparam \PWM_PROC.un9_clk_en_cry_1 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_2  (
	.FCO(un9_clk_en_cry_2),
	.S(un9_clk_en_cry_2_S_0),
	.Y(un9_clk_en_cry_2_Y_0),
	.B(sync_mot_pwm_param23[2]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un9_clk_en_cry_1)
);
defparam \PWM_PROC.un9_clk_en_cry_2 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_3  (
	.FCO(un9_clk_en_cry_3),
	.S(un9_clk_en_cry_3_S_0),
	.Y(un9_clk_en_cry_3_Y_0),
	.B(sync_mot_pwm_param23[3]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un9_clk_en_cry_2)
);
defparam \PWM_PROC.un9_clk_en_cry_3 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_4  (
	.FCO(un9_clk_en_cry_4),
	.S(un9_clk_en_cry_4_S_0),
	.Y(un9_clk_en_cry_4_Y_0),
	.B(sync_mot_pwm_param23[4]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un9_clk_en_cry_3)
);
defparam \PWM_PROC.un9_clk_en_cry_4 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_5  (
	.FCO(un9_clk_en_cry_5),
	.S(un9_clk_en_cry_5_S_0),
	.Y(un9_clk_en_cry_5_Y_0),
	.B(sync_mot_pwm_param23[5]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un9_clk_en_cry_4)
);
defparam \PWM_PROC.un9_clk_en_cry_5 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_6  (
	.FCO(un9_clk_en_cry_6),
	.S(un9_clk_en_cry_6_S_0),
	.Y(un9_clk_en_cry_6_Y_0),
	.B(sync_mot_pwm_param23[6]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un9_clk_en_cry_5)
);
defparam \PWM_PROC.un9_clk_en_cry_6 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_7  (
	.FCO(un9_clk_en_cry_7),
	.S(un9_clk_en_cry_7_S_0),
	.Y(un9_clk_en_cry_7_Y_0),
	.B(sync_mot_pwm_param23[7]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un9_clk_en_cry_6)
);
defparam \PWM_PROC.un9_clk_en_cry_7 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_8  (
	.FCO(un9_clk_en),
	.S(un9_clk_en_cry_8_S_0),
	.Y(un9_clk_en_cry_8_Y_0),
	.B(sync_mot_pwm_param23[8]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un9_clk_en_cry_7)
);
defparam \PWM_PROC.un9_clk_en_cry_8 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_0  (
	.FCO(un5_clk_en_cry_0),
	.S(un5_clk_en_cry_0_S_0),
	.Y(un5_clk_en_cry_0_Y_0),
	.B(sync_mot_pwm_param01[0]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un5_clk_en_cry_0 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_1  (
	.FCO(un5_clk_en_cry_1),
	.S(un5_clk_en_cry_1_S_0),
	.Y(un5_clk_en_cry_1_Y_0),
	.B(sync_mot_pwm_param01[1]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un5_clk_en_cry_0)
);
defparam \PWM_PROC.un5_clk_en_cry_1 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_2  (
	.FCO(un5_clk_en_cry_2),
	.S(un5_clk_en_cry_2_S_0),
	.Y(un5_clk_en_cry_2_Y_0),
	.B(sync_mot_pwm_param01[2]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un5_clk_en_cry_1)
);
defparam \PWM_PROC.un5_clk_en_cry_2 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_3  (
	.FCO(un5_clk_en_cry_3),
	.S(un5_clk_en_cry_3_S_0),
	.Y(un5_clk_en_cry_3_Y_0),
	.B(sync_mot_pwm_param01[3]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un5_clk_en_cry_2)
);
defparam \PWM_PROC.un5_clk_en_cry_3 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_4  (
	.FCO(un5_clk_en_cry_4),
	.S(un5_clk_en_cry_4_S_0),
	.Y(un5_clk_en_cry_4_Y_0),
	.B(sync_mot_pwm_param01[4]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un5_clk_en_cry_3)
);
defparam \PWM_PROC.un5_clk_en_cry_4 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_5  (
	.FCO(un5_clk_en_cry_5),
	.S(un5_clk_en_cry_5_S_0),
	.Y(un5_clk_en_cry_5_Y_0),
	.B(sync_mot_pwm_param01[5]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un5_clk_en_cry_4)
);
defparam \PWM_PROC.un5_clk_en_cry_5 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_6  (
	.FCO(un5_clk_en_cry_6),
	.S(un5_clk_en_cry_6_S_0),
	.Y(un5_clk_en_cry_6_Y_0),
	.B(sync_mot_pwm_param01[6]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un5_clk_en_cry_5)
);
defparam \PWM_PROC.un5_clk_en_cry_6 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_7  (
	.FCO(un5_clk_en_cry_7),
	.S(un5_clk_en_cry_7_S_0),
	.Y(un5_clk_en_cry_7_Y_0),
	.B(sync_mot_pwm_param01[7]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un5_clk_en_cry_6)
);
defparam \PWM_PROC.un5_clk_en_cry_7 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un5_clk_en_cry_8_S_0),
	.Y(un5_clk_en_cry_8_Y_0),
	.B(sync_mot_pwm_param01[8]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un5_clk_en_cry_7)
);
defparam \PWM_PROC.un5_clk_en_cry_8 .INIT=20'h5AA55;
// @25:810
  CFG4 down_RNIU4A1K (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNIU4A1K.INIT=16'h8F00;
// @38:150
  CFG2 un1_start_period_0 (
	.A(PWM_counter_Z[0]),
	.B(PWM_counter_Z[1]),
	.Y(un1_start_period_0_Z)
);
defparam un1_start_period_0.INIT=4'h1;
// @38:150
  CFG2 un1_start_period_3 (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[7]),
	.Y(un1_start_period_3_Z)
);
defparam un1_start_period_3.INIT=4'h1;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_Z[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:150
  CFG4 un1_start_period_4 (
	.A(PWM_counter_Z[2]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[3]),
	.D(PWM_counter_Z[8]),
	.Y(un1_start_period_4_Z)
);
defparam un1_start_period_4.INIT=16'h0001;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter_Z[1]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[8]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter_Z[5]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_Z[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(un24_clk_en_RNIDHIGJ1_Y),
	.B(pwm_config_0),
	.Y(start_timerce_Z[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter_Z[0]),
	.B(PWM_counter_Z[2]),
	.C(un1_start_period_3_Z),
	.D(PWM_counter_Z[3]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0020;
// @38:85
  CFG2 down_RNO (
	.A(un24_clk_en_RNIDHIGJ1_Y),
	.B(PWM_counter_Z[8]),
	.Y(down_RNO_Z)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[3]  (
	.A(un1_start_time),
	.B(un13_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[3])
);
defparam \sPWM_RNO[3] .INIT=8'h07;
// @38:85
  CFG3 \sPWM_RNO[2]  (
	.A(un1_start_time),
	.B(un9_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[2])
);
defparam \sPWM_RNO[2] .INIT=8'h07;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:150
  CFG4 un1_start_period (
	.A(un1_start_period_0_Z),
	.B(PWM_counter_Z[4]),
	.C(un1_start_period_3_Z),
	.D(un1_start_period_4_Z),
	.Y(start_pwm_period_out)
);
defparam un1_start_period.INIT=16'h2000;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(un19_clk_enlt7),
	.B(un1_start_period_3_Z),
	.C(down_Z),
	.D(PWM_counter_Z[8]),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0700;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(un24_clk_en_RNIDHIGJ1_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(un31_clk_en_4),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.D(un31_clk_en_5),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hEFAF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_1_0 */

module CMN_DEADBAND_5_0 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [1:0] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_1;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_946_3 ;
wire N_940 ;
wire N_931 ;
wire N_935 ;
wire N_953 ;
wire N_36 ;
wire N_937 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_946_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_940)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_931)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_935)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_931),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_953)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_931),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_36)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_935),
	.Y(N_946_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_935),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_937)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_953),
	.Y(DB_STATE_ns_i_i_a3_1[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_36),
	.Y(DB_STATE_ns_i_i_a3_1[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_940),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_935),
	.D(N_931),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_36),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_953),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_940),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_946_3),
	.D(N_937),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0 */

module CMN_DEADBAND_5_0_8 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [3:2] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_0;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_974_3 ;
wire N_963 ;
wire N_954 ;
wire N_958 ;
wire N_988 ;
wire N_987 ;
wire N_960 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_974_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_963)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_954)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_958)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_954),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_988)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_954),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_987)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_958),
	.Y(N_974_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_958),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_960)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_988),
	.Y(DB_STATE_ns_i_i_a3_0[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_987),
	.Y(DB_STATE_ns_i_i_a3_0[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_963),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_958),
	.D(N_954),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_987),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_988),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_963),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_974_3),
	.D(N_960),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_8 */

module CMN_DEADBAND_5_0_9 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [5:4] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_Z;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_1009_3 ;
wire N_998 ;
wire N_989 ;
wire N_993 ;
wire N_1023 ;
wire N_1022 ;
wire N_995 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_1009_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_998)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_989)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_993)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_989),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_1023)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_989),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_1022)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_993),
	.Y(N_1009_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_993),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_995)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1023),
	.Y(DB_STATE_ns_i_i_a3_Z[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1022),
	.Y(DB_STATE_ns_i_i_a3_Z[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_998),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_993),
	.D(N_989),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1022),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1023),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_998),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_1009_3),
	.D(N_995),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_9 */

module cmn_debouncer_8_8_1_0 (
  OC_V_GNT_MOT_DRV_c,
  filt_mot_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_MOT_DRV_c ;
output filt_mot_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_MOT_DRV_c ;
wire filt_mot_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S;
wire [0:0] debounce_cntr_cry_cy_Y;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y;
wire [27:27] debounce_cntr_s_FCO;
wire [27:27] debounce_cntr_s_Y;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_Z ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @40:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE deb_sig_out (
	.Q(filt_mot_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_MOT_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S[0]),
	.Y(debounce_cntr_cry_cy_Y[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @40:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @40:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @40:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_Z),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @40:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_mot_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_Z)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @40:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_mot_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_1_0 */

module cmn_pwm_0 (
  mot_pwm,
  pwm_config_0,
  sync_cntr,
  state_0,
  mot_pwm_param45,
  mot_pwm_param23,
  mot_pwm_param01,
  filt_mot_over_curr,
  OC_V_GNT_MOT_DRV_c,
  un24_clk_en_RNIDHIGJ1_Y,
  sync_cntr_0_sqmuxa,
  pulse_200us_cntr15,
  start_pwm_period_out,
  clk_25MHz,
  RESET_N_arst
)
;
output [5:0] mot_pwm ;
input pwm_config_0 ;
input [1:0] sync_cntr ;
input state_0 ;
input [9:0] mot_pwm_param45 ;
input [9:0] mot_pwm_param23 ;
input [9:0] mot_pwm_param01 ;
output filt_mot_over_curr ;
input OC_V_GNT_MOT_DRV_c ;
output un24_clk_en_RNIDHIGJ1_Y ;
input sync_cntr_0_sqmuxa ;
input pulse_200us_cntr15 ;
output start_pwm_period_out ;
input clk_25MHz ;
input RESET_N_arst ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_mot_over_curr ;
wire OC_V_GNT_MOT_DRV_c ;
wire un24_clk_en_RNIDHIGJ1_Y ;
wire sync_cntr_0_sqmuxa ;
wire pulse_200us_cntr15 ;
wire start_pwm_period_out ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [8:0] sync_mot_pwm_param45_Z;
wire [8:0] valid_mot_pwm_param45_Z;
wire [8:0] sync_mot_pwm_param01_Z;
wire [8:0] valid_mot_pwm_param01_Z;
wire [8:0] sync_mot_pwm_param23_Z;
wire [8:0] valid_mot_pwm_param23_Z;
wire [2:0] mot_pwm_raw_i;
wire [2:0] mot_pwm_raw;
wire VCC ;
wire GND ;
wire N_14_i ;
wire N_16_i ;
wire N_15_i ;
wire un3_pulse_200uslto9_1 ;
wire un7_pulse_200uslto9_1 ;
wire un11_pulse_200uslto9_1 ;
// @41:185
  SLE \sync_mot_pwm_param45[4]  (
	.Q(sync_mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[4]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[3]  (
	.Q(sync_mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[3]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[2]  (
	.Q(sync_mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[2]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[1]  (
	.Q(sync_mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[1]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[0]  (
	.Q(sync_mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[0]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[1]  (
	.Q(sync_mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[1]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[0]  (
	.Q(sync_mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[0]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[8]  (
	.Q(sync_mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[8]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[7]  (
	.Q(sync_mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[7]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[6]  (
	.Q(sync_mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[6]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[5]  (
	.Q(sync_mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[5]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[4]  (
	.Q(sync_mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[4]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[3]  (
	.Q(sync_mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[3]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[2]  (
	.Q(sync_mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[2]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[1]  (
	.Q(sync_mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[1]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[0]  (
	.Q(sync_mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[0]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[8]  (
	.Q(sync_mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[8]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[7]  (
	.Q(sync_mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[7]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[6]  (
	.Q(sync_mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[6]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[5]  (
	.Q(sync_mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[5]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:157
  SLE \valid_mot_pwm_param45[7]  (
	.Q(valid_mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[7]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[6]  (
	.Q(valid_mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[6]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[5]  (
	.Q(valid_mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[5]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[4]  (
	.Q(valid_mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[4]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[3]  (
	.Q(valid_mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[3]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[2]  (
	.Q(valid_mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[2]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[1]  (
	.Q(valid_mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[1]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[0]  (
	.Q(valid_mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[0]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:185
  SLE \sync_mot_pwm_param01[8]  (
	.Q(sync_mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[8]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[7]  (
	.Q(sync_mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[7]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[6]  (
	.Q(sync_mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[6]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[5]  (
	.Q(sync_mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[5]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[4]  (
	.Q(sync_mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[4]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[3]  (
	.Q(sync_mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[3]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[2]  (
	.Q(sync_mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[2]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:157
  SLE \valid_mot_pwm_param01[4]  (
	.Q(valid_mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[4]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[3]  (
	.Q(valid_mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[3]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[2]  (
	.Q(valid_mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[2]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[1]  (
	.Q(valid_mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[1]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[0]  (
	.Q(valid_mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[0]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[8]  (
	.Q(valid_mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[8]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[7]  (
	.Q(valid_mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[7]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[6]  (
	.Q(valid_mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[6]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[5]  (
	.Q(valid_mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[5]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[4]  (
	.Q(valid_mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[4]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[3]  (
	.Q(valid_mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[3]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[2]  (
	.Q(valid_mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[2]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[1]  (
	.Q(valid_mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[1]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[0]  (
	.Q(valid_mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[0]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[8]  (
	.Q(valid_mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[8]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[8]  (
	.Q(valid_mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[8]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[7]  (
	.Q(valid_mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[7]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[6]  (
	.Q(valid_mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[6]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[5]  (
	.Q(valid_mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[5]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:164
  CFG4 \p_pwm_val.un3_pulse_200uslto9  (
	.A(un3_pulse_200uslto9_1),
	.B(mot_pwm_param01[9]),
	.C(mot_pwm_param01[8]),
	.D(mot_pwm_param01[7]),
	.Y(N_16_i)
);
defparam \p_pwm_val.un3_pulse_200uslto9 .INIT=16'h0323;
// @41:164
  CFG4 \p_pwm_val.un3_pulse_200uslto9_1  (
	.A(mot_pwm_param01[6]),
	.B(mot_pwm_param01[5]),
	.C(mot_pwm_param01[4]),
	.D(mot_pwm_param01[3]),
	.Y(un3_pulse_200uslto9_1)
);
defparam \p_pwm_val.un3_pulse_200uslto9_1 .INIT=16'h1555;
// @41:169
  CFG4 \p_pwm_val.un7_pulse_200uslto9  (
	.A(un7_pulse_200uslto9_1),
	.B(mot_pwm_param23[9]),
	.C(mot_pwm_param23[8]),
	.D(mot_pwm_param23[7]),
	.Y(N_15_i)
);
defparam \p_pwm_val.un7_pulse_200uslto9 .INIT=16'h0323;
// @41:169
  CFG4 \p_pwm_val.un7_pulse_200uslto9_1  (
	.A(mot_pwm_param23[6]),
	.B(mot_pwm_param23[5]),
	.C(mot_pwm_param23[4]),
	.D(mot_pwm_param23[3]),
	.Y(un7_pulse_200uslto9_1)
);
defparam \p_pwm_val.un7_pulse_200uslto9_1 .INIT=16'h1555;
// @41:174
  CFG4 \p_pwm_val.un11_pulse_200uslto9  (
	.A(un11_pulse_200uslto9_1),
	.B(mot_pwm_param45[9]),
	.C(mot_pwm_param45[8]),
	.D(mot_pwm_param45[7]),
	.Y(N_14_i)
);
defparam \p_pwm_val.un11_pulse_200uslto9 .INIT=16'h0323;
// @41:174
  CFG4 \p_pwm_val.un11_pulse_200uslto9_1  (
	.A(mot_pwm_param45[6]),
	.B(mot_pwm_param45[5]),
	.C(mot_pwm_param45[4]),
	.D(mot_pwm_param45[3]),
	.Y(un11_pulse_200uslto9_1)
);
defparam \p_pwm_val.un11_pulse_200uslto9_1 .INIT=16'h1555;
// @41:128
  PH_PWM_625_0_80_3_1_0 i_mot_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.sync_mot_pwm_param01(sync_mot_pwm_param01_Z[8:0]),
	.sync_mot_pwm_param23(sync_mot_pwm_param23_Z[8:0]),
	.sync_mot_pwm_param45(sync_mot_pwm_param45_Z[8:0]),
	.pwm_config_0(pwm_config_0),
	.mot_pwm_raw_i(mot_pwm_raw_i[2:0]),
	.mot_pwm_raw(mot_pwm_raw[2:0]),
	.start_pwm_period_out(start_pwm_period_out),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.un24_clk_en_RNIDHIGJ1_Y(un24_clk_en_RNIDHIGJ1_Y),
	.clk_25MHz(clk_25MHz)
);
// @41:203
  CMN_DEADBAND_5_0 \gen_dead_band_col_pwm.1.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[0]),
	.mot_pwm_raw_0(mot_pwm_raw[0]),
	.mot_pwm(mot_pwm[1:0]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @41:203
  CMN_DEADBAND_5_0_8 \gen_dead_band_col_pwm.2.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[1]),
	.mot_pwm_raw_0(mot_pwm_raw[1]),
	.mot_pwm(mot_pwm[3:2]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @41:203
  CMN_DEADBAND_5_0_9 \gen_dead_band_col_pwm.3.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[2]),
	.mot_pwm_raw_0(mot_pwm_raw[2]),
	.mot_pwm(mot_pwm[5:4]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_1_0 i_mot_filt (
	.OC_V_GNT_MOT_DRV_c(OC_V_GNT_MOT_DRV_c),
	.filt_mot_over_curr(filt_mot_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_0 */

module cmn_pwm_wrapper_7 (
  OPB_ADDR,
  GANTRY_MOT_IN,
  OPB_DO,
  pwm_config_0,
  filt_mot_over_curr,
  N_1686,
  N_1690,
  N_1691,
  GNT_PWM_PHA_HI_c,
  GNT_PWM_PHA_LO_c,
  GNT_PWM_PHB_HI_c,
  GNT_PWM_PHB_LO_c,
  GNT_PWM_PHC_HI_c,
  GNT_PWM_PHC_LO_c,
  gnt_mot_pwr_override,
  GANTRY_MOT_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_MOT_DRV_c
)
;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_MOT_IN ;
input [31:0] OPB_DO ;
output pwm_config_0 ;
output filt_mot_over_curr ;
input N_1686 ;
input N_1690 ;
input N_1691 ;
output GNT_PWM_PHA_HI_c ;
output GNT_PWM_PHA_LO_c ;
output GNT_PWM_PHB_HI_c ;
output GNT_PWM_PHB_LO_c ;
output GNT_PWM_PHC_HI_c ;
output GNT_PWM_PHC_LO_c ;
output gnt_mot_pwr_override ;
input GANTRY_MOT_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_MOT_DRV_c ;
wire pwm_config_0 ;
wire filt_mot_over_curr ;
wire N_1686 ;
wire N_1690 ;
wire N_1691 ;
wire GNT_PWM_PHA_HI_c ;
wire GNT_PWM_PHA_LO_c ;
wire GNT_PWM_PHB_HI_c ;
wire GNT_PWM_PHB_LO_c ;
wire GNT_PWM_PHC_HI_c ;
wire GNT_PWM_PHC_LO_c ;
wire gnt_mot_pwr_override ;
wire GANTRY_MOT_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_MOT_DRV_c ;
wire [23:0] pwm_status_Z;
wire [0:0] pwm_status_9_fast_Z;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:0] state_Z;
wire [1:0] state_ns;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_6;
wire [15:15] act_test_duration_s_FCO_6;
wire [15:15] act_test_duration_s_Y_6;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [30:9] OPB_DO_10_4_1_wmux_0_S;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [30:9] OPB_DO_10_4_1_0_wmux_S;
wire [31:14] OPB_DO_10_4_1_wmux_0_S_0;
wire [31:14] OPB_DO_10_4_1_wmux_S_0;
wire [29:0] OPB_DO_10_4_1_wmux_0_S_1;
wire [29:0] OPB_DO_10_4_1_wmux_S_1;
wire [21:7] OPB_DO_10_4_1_wmux_0_S_2;
wire [21:7] OPB_DO_10_4_1_wmux_S_2;
wire [6:6] OPB_DO_10_4_1_wmux_0_S_3;
wire [6:6] OPB_DO_10_4_1_wmux_S_3;
wire [3:3] OPB_DO_10_4_1_wmux_0_S_4;
wire [3:3] OPB_DO_10_4_1_wmux_S_4;
wire [5:5] OPB_DO_10_4_1_wmux_0_S_5;
wire [5:5] OPB_DO_10_4_1_wmux_S_5;
wire [23:0] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [5:0] mot_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S ;
wire un6_pulse_200us_cntr_1_cry_10_S ;
wire un6_pulse_200us_cntr_1_cry_6_S ;
wire un6_pulse_200us_cntr_1_cry_5_S ;
wire un6_pulse_200us_cntr_1_cry_4_S ;
wire un6_pulse_200us_cntr_1_cry_2_S ;
wire un6_pulse_200us_cntr_1_cry_1_S ;
wire un6_pulse_200us_cntr_1_s_15_S ;
wire un6_pulse_200us_cntr_1_cry_14_S ;
wire un6_pulse_200us_cntr_1_cry_13_S ;
wire pwm_control9_0_a2_Z ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S ;
wire un1_act_test_duration_1_a_4_cry_0_Y ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y ;
wire state28_RNO_7_S_6 ;
wire state28_RNO_7_Y_6 ;
wire state28_RNO_6_S_6 ;
wire state28_RNO_6_Y_6 ;
wire state28_RNO_5_S_6 ;
wire state28_RNO_5_Y_6 ;
wire state28_RNO_4_S_6 ;
wire state28_RNO_4_Y_6 ;
wire state28_RNO_3_S_6 ;
wire state28_RNO_3_Y_6 ;
wire state28_RNO_2_S_6 ;
wire state28_RNO_2_Y_6 ;
wire state28_RNO_1_S_6 ;
wire state28_RNO_1_Y_6 ;
wire state28_RNO_0_S_6 ;
wire state28_RNO_0_Y_6 ;
wire state28_RNO_FCO ;
wire state28_RNO_S_6 ;
wire state28_RNO_Y_6 ;
wire act_test_duration_s_4633_FCO ;
wire act_test_duration_s_4633_S ;
wire act_test_duration_s_4633_Y ;
wire un6_pulse_200us_cntr_1_s_1_4654_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4654_S ;
wire un6_pulse_200us_cntr_1_s_1_4654_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S ;
wire un6_pulse_200us_cntr_1_cry_3_Y ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S ;
wire un6_pulse_200us_cntr_1_cry_7_Y ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S ;
wire un6_pulse_200us_cntr_1_cry_8_Y ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S ;
wire un6_pulse_200us_cntr_1_cry_9_Y ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S ;
wire un6_pulse_200us_cntr_1_cry_12_Y ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y ;
wire un6_pulse_200us_cntr_1_s_15_FCO ;
wire un6_pulse_200us_cntr_1_s_15_Y ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y ;
wire N_546 ;
wire N_550 ;
wire N_1197 ;
wire N_921 ;
wire N_1196 ;
wire N_1198 ;
wire N_542 ;
wire N_543 ;
wire N_544 ;
wire N_922 ;
wire N_545 ;
wire N_547 ;
wire N_549 ;
wire N_927 ;
wire N_537 ;
wire N_920 ;
wire N_534 ;
wire N_556 ;
wire N_552 ;
wire N_554 ;
wire N_553 ;
wire N_548 ;
wire N_539 ;
wire N_540 ;
wire N_541 ;
wire N_555 ;
wire N_551 ;
wire N_535 ;
wire N_536 ;
wire N_925 ;
wire N_538 ;
wire N_533 ;
wire OPB_DO_10_sn_N_8_mux ;
wire OPB_DO_10_sn_N_6 ;
wire N_589 ;
wire N_575 ;
wire N_587 ;
wire N_577 ;
wire N_576 ;
wire N_578 ;
wire N_585 ;
wire N_567 ;
wire N_586 ;
wire N_579 ;
wire N_588 ;
wire N_590 ;
wire N_584 ;
wire N_583 ;
wire N_580 ;
wire N_582 ;
wire N_581 ;
wire state28_Z ;
wire state18_Z ;
wire state_s0_0_a3_Z ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire N_568 ;
wire N_569 ;
wire N_596 ;
wire N_572 ;
wire N_573 ;
wire N_574 ;
wire N_598 ;
wire N_570 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_595 ;
wire N_597 ;
wire pwm_config8lt6 ;
wire N_571 ;
wire pulse_200us_cntr15_Z ;
wire N_637 ;
wire pwm_config8lt9 ;
wire un24_clk_en_RNIDHIGJ1_Y ;
wire pwm_config8lt11 ;
wire start_pwm_period_out ;
wire pwm_config8lt15 ;
wire pwm_config8 ;
wire N_1024 ;
wire N_8318 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[0]  (
	.A(pwm_status_Z[0]),
	.B(OC_V_GNT_MOT_DRV_c),
	.Y(pwm_status_9_fast_Z[0])
);
defparam \pwm_status_9_fast[0] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[0]  (
	.Q(pwm_status_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_Z[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_MOT_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_MOT_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_MOT_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_MOT_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_MOT_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_MOT_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_MOT_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_MOT_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_MOT_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_MOT_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_MOT_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_MOT_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_MOT_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_MOT_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_MOT_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_MOT_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_MOT_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_MOT_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_MOT_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_MOT_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_MOT_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_MOT_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_MOT_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_MOT_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_MOT_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_MOT_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_MOT_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_MOT_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_MOT_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_MOT_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_MOT_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_MOT_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_Z)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:810
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_6),
	.Y(state28_RNO_7_Y_6),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:810
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_6),
	.Y(state28_RNO_6_Y_6),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:810
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_6),
	.Y(state28_RNO_5_Y_6),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:810
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_6),
	.Y(state28_RNO_4_Y_6),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:810
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_6),
	.Y(state28_RNO_3_Y_6),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:810
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_6),
	.Y(state28_RNO_2_Y_6),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:810
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_6),
	.Y(state28_RNO_1_Y_6),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:810
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_6),
	.Y(state28_RNO_0_Y_6),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:810
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO),
	.S(state28_RNO_S_6),
	.Y(state28_RNO_Y_6),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4633 (
	.FCO(act_test_duration_s_4633_FCO),
	.S(act_test_duration_s_4633_S),
	.Y(act_test_duration_s_4633_Y),
	.B(state_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4633.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_6[0]),
	.B(act_test_duration_Z[0]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4633_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_6[1]),
	.B(act_test_duration_Z[1]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_6[2]),
	.B(act_test_duration_Z[2]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_6[3]),
	.B(act_test_duration_Z[3]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_6[4]),
	.B(act_test_duration_Z[4]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_6[5]),
	.B(act_test_duration_Z[5]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_6[6]),
	.B(act_test_duration_Z[6]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_6[7]),
	.B(act_test_duration_Z[7]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_6[8]),
	.B(act_test_duration_Z[8]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_6[9]),
	.B(act_test_duration_Z[9]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_6[10]),
	.B(act_test_duration_Z[10]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_6[11]),
	.B(act_test_duration_Z[11]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_6[12]),
	.B(act_test_duration_Z[12]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_6[13]),
	.B(act_test_duration_Z[13]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_6[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_6[15]),
	.B(act_test_duration_Z[15]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_6[14]),
	.B(act_test_duration_Z[14]),
	.C(state_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4654 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4654_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4654_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4654_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4654.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4654_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO),
	.S(un6_pulse_200us_cntr_1_s_15_S),
	.Y(un6_pulse_200us_cntr_1_s_15_Y),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_0_wmux_S[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_0[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S[28]),
	.Y(N_1197),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_0_wmux_S[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[25]),
	.Y(N_921),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_0[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S[27]),
	.Y(N_1196),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_0_wmux_S[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S[30]),
	.Y(N_1198),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_0_wmux_S[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_0_wmux_S[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_0_wmux_S[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_0_wmux_S[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[26]),
	.Y(N_922),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_1[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_1[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_0[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_0[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[31]),
	.Y(N_927),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_0[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[4]),
	.Y(N_537),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_1[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[24]),
	.Y(N_920),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_1[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[1]),
	.Y(N_534),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_1[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_0),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_0[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_2[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_2[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_1[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_0[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[6]),
	.Y(N_539),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_3[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[7]),
	.Y(N_540),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_2[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_2[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_1[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_1[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_1[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[3]),
	.Y(N_536),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_4[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[29]),
	.Y(N_925),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_1[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[5]),
	.Y(N_538),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_5[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_1[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(pwm_status_Z[22]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[22]),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(pwm_status_Z[8]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[8]),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(pwm_status_Z[20]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[20]),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(pwm_status_Z[10]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[10]),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(pwm_status_Z[9]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[9]),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(pwm_status_Z[11]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[11]),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(pwm_status_Z[18]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[18]),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(pwm_status_Z[0]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[0]),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_N_6),
	.Y(OPB_DO_10_5_1[0])
);
defparam \OPB_DO_10_5_1_0[0] .INIT=16'h350F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(pwm_status_Z[19]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[19]),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(pwm_status_Z[12]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[12]),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(pwm_status_Z[21]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[21]),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[23]),
	.C(brk_pwm_param_Z[23]),
	.D(OPB_ADDR[0]),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(pwm_control_Z[23]),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[17]),
	.C(brk_pwm_param_Z[17]),
	.D(OPB_ADDR[0]),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(pwm_control_Z[17]),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[16]),
	.C(brk_pwm_param_Z[16]),
	.D(OPB_ADDR[0]),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(pwm_control_Z[16]),
	.B(pwm_status_Z[16]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[13]),
	.C(brk_pwm_param_Z[13]),
	.D(OPB_ADDR[0]),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(pwm_control_Z[13]),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[15]),
	.C(brk_pwm_param_Z[15]),
	.D(OPB_ADDR[0]),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(pwm_control_Z[15]),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[14]),
	.C(brk_pwm_param_Z[14]),
	.D(OPB_ADDR[0]),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(pwm_control_Z[14]),
	.B(pwm_status_Z[14]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h553F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO),
	.B(OC_V_GNT_MOT_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.Y(state_s0_0_a3_Z)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:151
  CFG2 OPB_DO_10_sn_m1_e (
	.A(GANTRY_MOT_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(OPB_DO_10_sn_N_8_mux)
);
defparam OPB_DO_10_sn_m1_e.INIT=4'h2;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[4]),
	.C(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h01;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:161
  CFG3 OPB_DO_10_sn_m5 (
	.A(OPB_ADDR[1]),
	.B(GANTRY_MOT_IF_RE),
	.C(OPB_ADDR[3]),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5.INIT=8'h04;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_N_6),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'hCA00;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:262
  CFG3 \pwm_control_RNISC1RH[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_Z[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNISC1RH[0] .INIT=8'h32;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_9_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_8_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_Z),
	.B(sync_cntr_Z[0]),
	.C(un24_clk_en_RNIDHIGJ1_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(OPB_ADDR[2]),
	.B(N_535),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_569),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_596),
	.C(OPB_ADDR[2]),
	.D(N_925),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(OPB_ADDR[2]),
	.B(N_538),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_572),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(OPB_ADDR[2]),
	.B(N_539),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_573),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(OPB_ADDR[2]),
	.B(N_540),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_574),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_598),
	.C(OPB_ADDR[2]),
	.D(N_927),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(OPB_ADDR[2]),
	.B(N_536),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_570),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_591),
	.C(OPB_ADDR[2]),
	.D(N_920),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_592),
	.C(OPB_ADDR[2]),
	.D(N_921),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_593),
	.C(OPB_ADDR[2]),
	.D(N_922),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_594),
	.C(OPB_ADDR[2]),
	.D(N_1196),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_595),
	.C(OPB_ADDR[2]),
	.D(N_1197),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_597),
	.C(OPB_ADDR[2]),
	.D(N_1198),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(OPB_ADDR[2]),
	.B(N_537),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_571),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(OPB_ADDR[2]),
	.B(N_534),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_568),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hEF40;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_Z),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(un24_clk_en_RNIDHIGJ1_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @25:810
  CFG4 state_s0_0_a3_RNIBJTHE (
	.A(state_Z[1]),
	.B(state_s0_0_a3_Z),
	.C(start_pwm_period_out),
	.D(pwm_config_Z[2]),
	.Y(act_test_duratione)
);
defparam state_s0_0_a3_RNIBJTHE.INIT=16'hECCC;
// @24:325
  CFG3 pwm_override_o (
	.A(state_Z[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(gnt_mot_pwr_override)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:326
  CFG2 \mot_pwm_o[5]  (
	.A(mot_pwm[5]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHC_LO_c)
);
defparam \mot_pwm_o[5] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[4]  (
	.A(mot_pwm[4]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHC_HI_c)
);
defparam \mot_pwm_o[4] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[3]  (
	.A(mot_pwm[3]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHB_LO_c)
);
defparam \mot_pwm_o[3] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[2]  (
	.A(mot_pwm[2]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHB_HI_c)
);
defparam \mot_pwm_o[2] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[1]  (
	.A(mot_pwm[1]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHA_LO_c)
);
defparam \mot_pwm_o[1] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[0]  (
	.A(mot_pwm[0]),
	.B(gnt_mot_pwr_override),
	.Y(GNT_PWM_PHA_HI_c)
);
defparam \mot_pwm_o[0] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(OPB_ADDR[2]),
	.B(N_533),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_567),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(OPB_ADDR[2]),
	.B(N_542),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_576),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(OPB_ADDR[2]),
	.B(N_543),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_577),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(OPB_ADDR[2]),
	.B(N_544),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_578),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(OPB_ADDR[2]),
	.B(N_545),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_579),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(OPB_ADDR[2]),
	.B(N_546),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_580),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(OPB_ADDR[2]),
	.B(N_547),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_581),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(OPB_ADDR[2]),
	.B(N_548),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_582),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(OPB_ADDR[2]),
	.B(N_549),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_583),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(OPB_ADDR[2]),
	.B(N_550),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_584),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(OPB_ADDR[2]),
	.B(N_551),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_585),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(OPB_ADDR[2]),
	.B(N_552),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_586),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(OPB_ADDR[2]),
	.B(N_554),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_588),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(OPB_ADDR[2]),
	.B(N_556),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_590),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(OPB_ADDR[2]),
	.B(N_553),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_587),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(OPB_ADDR[2]),
	.B(N_541),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_575),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hEF40;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(OPB_ADDR[2]),
	.B(N_555),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(N_589),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hEF40;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0 (
	.A(N_1691),
	.B(N_1690),
	.C(OPB_ADDR[3]),
	.D(N_1686),
	.Y(N_1024)
);
defparam mot_pwm_param018_0_a2_0.INIT=16'h0800;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1024),
	.Y(pwm_control9_0_a2_Z)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1024),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1024),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1024),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1024),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1024),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_10 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_0 pwm_0 (
	.mot_pwm(mot_pwm[5:0]),
	.pwm_config_0(pwm_config_0),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.mot_pwm_param45(mot_pwm_param45_Z[9:0]),
	.mot_pwm_param23(mot_pwm_param23_Z[9:0]),
	.mot_pwm_param01(mot_pwm_param01_Z[9:0]),
	.filt_mot_over_curr(filt_mot_over_curr),
	.OC_V_GNT_MOT_DRV_c(OC_V_GNT_MOT_DRV_c),
	.un24_clk_en_RNIDHIGJ1_Y(un24_clk_en_RNIDHIGJ1_Y),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.pulse_200us_cntr15(pulse_200us_cntr15_Z),
	.start_pwm_period_out(start_pwm_period_out),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_7 */

module CLOCK_DIV_11_0 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_7;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_7 ;
wire GND ;
wire un1_cntrlto15_4 ;
wire un5_cntr_cry_4_S_7 ;
wire un5_cntr_cry_3_S_7 ;
wire un5_cntr_cry_2_S_7 ;
wire un5_cntr_cry_1_S_7 ;
wire N_17_3 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_7 ;
wire un5_cntr_cry_14_S_7 ;
wire un5_cntr_cry_13_S_7 ;
wire un5_cntr_cry_12_S_7 ;
wire un5_cntr_cry_11_S_7 ;
wire un5_cntr_cry_10_S_7 ;
wire un5_cntr_cry_9_S_7 ;
wire un5_cntr_cry_8_S_7 ;
wire un5_cntr_cry_7_S_7 ;
wire un5_cntr_cry_6_S_7 ;
wire un5_cntr_s_1_4655_FCO ;
wire un5_cntr_s_1_4655_S ;
wire un5_cntr_s_1_4655_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_7 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_7 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_7 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_7 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_7 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_7 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_7 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_7 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_7 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_7 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_7 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_7 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_7 ;
wire un5_cntr_s_15_FCO_7 ;
wire un5_cntr_s_15_Y_7 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_7 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_7[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE clkout (
	.Q(N_17_3),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_4)
);
// @5:48
  ARI1 un5_cntr_s_1_4655 (
	.FCO(un5_cntr_s_1_4655_FCO),
	.S(un5_cntr_s_1_4655_S),
	.Y(un5_cntr_s_1_4655_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4655.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_7),
	.Y(un5_cntr_cry_1_Y_7),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4655_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_7),
	.Y(un5_cntr_cry_2_Y_7),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_7),
	.Y(un5_cntr_cry_3_Y_7),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_7),
	.Y(un5_cntr_cry_4_Y_7),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_7),
	.Y(un5_cntr_cry_5_Y_7),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_7),
	.Y(un5_cntr_cry_6_Y_7),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_7),
	.Y(un5_cntr_cry_7_Y_7),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_7),
	.Y(un5_cntr_cry_8_Y_7),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_7),
	.Y(un5_cntr_cry_9_Y_7),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_7),
	.Y(un5_cntr_cry_10_Y_7),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_7),
	.Y(un5_cntr_cry_11_Y_7),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_7),
	.Y(un5_cntr_cry_12_Y_7),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_7),
	.Y(un5_cntr_cry_13_Y_7),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_7),
	.S(un5_cntr_s_15_S_7),
	.Y(un5_cntr_s_15_Y_7),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_7),
	.Y(un5_cntr_cry_14_Y_7),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_4)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIQKG67 (
	.Y(clk_25MHz),
	.A(N_17_3)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_0 */

module PH_PWM_625_0_80_3_1_1 (
  state_0,
  sync_cntr,
  PWM_counter,
  act_test_duration15_2,
  act_test_duration15_3,
  sync_cntr_0_sqmuxa_0_4,
  PWM_counter_2_sqmuxa_RNIKT7AF_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
output [8:0] PWM_counter ;
input act_test_duration15_2 ;
input act_test_duration15_3 ;
input sync_cntr_0_sqmuxa_0_4 ;
input PWM_counter_2_sqmuxa_RNIKT7AF_Y ;
input clk_25MHz ;
wire state_0 ;
wire act_test_duration15_2 ;
wire act_test_duration15_3 ;
wire sync_cntr_0_sqmuxa_0_4 ;
wire PWM_counter_2_sqmuxa_RNIKT7AF_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_s;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNI3F6US1_Y;
wire [1:1] PWM_counter_RNIAOA4P2_Y;
wire [2:2] PWM_counter_RNII2FAL3_Y;
wire [3:3] PWM_counter_RNIRDJGH4_Y;
wire [4:4] PWM_counter_RNI5QNMD5_Y;
wire [5:5] PWM_counter_RNIG7SS96_Y;
wire [6:6] PWM_counter_RNISL0367_Y;
wire [8:8] PWM_counter_RNO_FCO_0;
wire [8:8] PWM_counter_RNO_Y_0;
wire [7:7] PWM_counter_RNI955928_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_62 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un21_clk_en_1_RNI1D6OP_S ;
wire un21_clk_en_1_RNI1D6OP_Y ;
wire un21_clk_en_1 ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un21_clk_en_1_RNIT62O01_S ;
wire un21_clk_en_1_RNIT62O01_Y ;
wire un19_clk_enlt7 ;
wire un31_clk_en_4 ;
wire un31_clk_en ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_7 ;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_62),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNI1D6OP  (
	.FCO(PWM_counter_lcry_cy),
	.S(un21_clk_en_1_RNI1D6OP_S),
	.Y(un21_clk_en_1_RNI1D6OP_Y),
	.B(un21_clk_en_1),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un21_clk_en_1_RNI1D6OP .INIT=20'h41300;
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNIT62O01  (
	.FCO(PWM_counter_Z),
	.S(un21_clk_en_1_RNIT62O01_S),
	.Y(un21_clk_en_1_RNIT62O01_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_0_4),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un21_clk_en_1_RNIT62O01 .INIT=20'h5CCAA;
// @41:128
  ARI1 \PWM_counter_RNI3F6US1[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNI3F6US1_Y[0]),
	.B(PWM_counter[0]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNI3F6US1[0] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIAOA4P2[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIAOA4P2_Y[1]),
	.B(PWM_counter[1]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIAOA4P2[1] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNII2FAL3[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNII2FAL3_Y[2]),
	.B(PWM_counter[2]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNII2FAL3[2] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIRDJGH4[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIRDJGH4_Y[3]),
	.B(PWM_counter[3]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIRDJGH4[3] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI5QNMD5[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI5QNMD5_Y[4]),
	.B(PWM_counter[4]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI5QNMD5[4] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIG7SS96[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIG7SS96_Y[5]),
	.B(PWM_counter[5]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIG7SS96[5] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNISL0367[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNISL0367_Y[6]),
	.B(PWM_counter[6]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNISL0367[6] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_0[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_0[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:128
  ARI1 \PWM_counter_RNI955928[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNI955928_Y[7]),
	.B(PWM_counter[7]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNI955928[7] .INIT=20'h57788;
  CFG4 down_RNIU8MU6 (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNIU8MU6.INIT=16'h8F00;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[8]),
	.B(act_test_duration15_3),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0004;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.B(PWM_counter[8]),
	.Y(N_62)
);
defparam down_RNO.INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en  (
	.A(PWM_counter[0]),
	.B(act_test_duration15_2),
	.C(un31_clk_en_4),
	.D(PWM_counter[3]),
	.Y(un31_clk_en)
);
defparam \PWM_PROC.un31_clk_en .INIT=16'h0080;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter[8]),
	.B(un19_clk_enlt7),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'hAAA2;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en_1),
	.B(down_Z),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(un31_clk_en),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFF2F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_1_1 */

module PH_PWM_625_0_80_3_0_1 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  un2_valid_brk_pwm_paramlt9,
  sync_cntr_0_sqmuxa,
  PWM_counter_2_sqmuxa_RNIKT7AF_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [9:0] brk_pwm_param ;
input pwm_config_0 ;
input un2_valid_brk_pwm_paramlt9 ;
input sync_cntr_0_sqmuxa ;
output PWM_counter_2_sqmuxa_RNIKT7AF_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire sync_cntr_0_sqmuxa ;
wire PWM_counter_2_sqmuxa_RNIKT7AF_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_1;
wire [0:0] start_timerce_0;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNILU7351_Y;
wire [1:1] PWM_counter_RNIN08SQ1_Y;
wire [2:2] PWM_counter_RNIQ38LG2_Y;
wire [3:3] PWM_counter_RNIU78E63_Y;
wire [4:4] PWM_counter_RNI3D87S3_Y;
wire [5:5] PWM_counter_RNI9J80I4_Y;
wire [6:6] PWM_counter_RNIGQ8P75_Y;
wire [8:8] PWM_counter_RNO_FCO_1;
wire [8:8] PWM_counter_RNO_Y_1;
wire [7:7] PWM_counter_RNIO29IT5_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIRL7EA_S ;
wire un24_clk_en_RNIRL7EA_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter ;
wire PWM_counter_2_sqmuxa_RNIKT7AF_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_5 ;
wire un13_clk_en_cry_0_Y_5 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_5 ;
wire un13_clk_en_cry_1_Y_5 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_5 ;
wire un13_clk_en_cry_2_Y_5 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_5 ;
wire un13_clk_en_cry_3_Y_5 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_5 ;
wire un13_clk_en_cry_4_Y_5 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_5 ;
wire un13_clk_en_cry_5_Y_5 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_5 ;
wire un13_clk_en_cry_6_Y_5 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_5 ;
wire un13_clk_en_cry_7_Y_5 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_5 ;
wire un13_clk_en_cry_8_Y_5 ;
wire un31_clk_en_3 ;
wire un1_start_time ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire un21_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNIOGQ87[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNIOGQ87[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_1[1]),
	.EN(start_timerce_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:226
  ARI1 \PWM_PROC.un24_clk_en_RNIRL7EA  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIRL7EA_S),
	.Y(un24_clk_en_RNIRL7EA_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIRL7EA .INIT=20'h41100;
// @41:226
  ARI1 PWM_counter_2_sqmuxa_RNIKT7AF (
	.FCO(PWM_counter),
	.S(PWM_counter_2_sqmuxa_RNIKT7AF_S),
	.Y(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam PWM_counter_2_sqmuxa_RNIKT7AF.INIT=20'h5CCAA;
// @41:226
  ARI1 \PWM_counter_RNILU7351[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNILU7351_Y[0]),
	.B(PWM_counter_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNILU7351[0] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIN08SQ1[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIN08SQ1_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIN08SQ1[1] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIQ38LG2[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIQ38LG2_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIQ38LG2[2] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIU78E63[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIU78E63_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIU78E63[3] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNI3D87S3[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI3D87S3_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI3D87S3[4] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNI9J80I4[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNI9J80I4_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNI9J80I4[5] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIGQ8P75[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIGQ8P75_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIGQ8P75[6] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_1[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_1[8]),
	.B(PWM_counter_Z[8]),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:226
  ARI1 \PWM_counter_RNIO29IT5[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNIO29IT5_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNIO29IT5[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_5),
	.Y(un13_clk_en_cry_0_Y_5),
	.B(brk_pwm_param[0]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_5),
	.Y(un13_clk_en_cry_1_Y_5),
	.B(brk_pwm_param[1]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_5),
	.Y(un13_clk_en_cry_2_Y_5),
	.B(brk_pwm_param[2]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_5),
	.Y(un13_clk_en_cry_3_Y_5),
	.B(brk_pwm_param[3]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_5),
	.Y(un13_clk_en_cry_4_Y_5),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_5),
	.Y(un13_clk_en_cry_5_Y_5),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5FE01;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_5),
	.Y(un13_clk_en_cry_6_Y_5),
	.B(brk_pwm_param[6]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_5),
	.Y(un13_clk_en_cry_7_Y_5),
	.B(brk_pwm_param[7]),
	.C(brk_pwm_param[9]),
	.D(un2_valid_brk_pwm_paramlt9),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h502FD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_5),
	.Y(un13_clk_en_cry_8_Y_5),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[9]),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
// @38:121
  CFG4 PWM_counter_2_sqmuxa (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam PWM_counter_2_sqmuxa.INIT=16'h8F00;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_3  (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[7]),
	.Y(un31_clk_en_3)
);
defparam \PWM_PROC.un31_clk_en_3 .INIT=4'h1;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_1[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter_Z[1]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[8]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter_Z[5]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_Z[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.B(pwm_config_0),
	.Y(start_timerce_0[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter_Z[3]),
	.B(un31_clk_en_3),
	.C(PWM_counter_Z[2]),
	.D(PWM_counter_Z[0]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0400;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.B(PWM_counter_Z[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter_Z[8]),
	.C(un31_clk_en_3),
	.D(un19_clk_enlt7),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0444;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.C(un31_clk_en_4),
	.D(un31_clk_en_5),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_0_1 */

module CMN_DEADBAND_5_0_1 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_26 ;
wire N_25 ;
wire N_1985_3 ;
wire N_1981 ;
wire N_12 ;
wire N_16 ;
wire N_1989 ;
wire N_1988 ;
wire N_18 ;
wire N_100 ;
wire N_13 ;
wire N_12_0 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_26),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_25),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_1985_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_1981)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_12)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_16)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_12),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_1989)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_12),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_1988)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_16),
	.Y(N_1985_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_16),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_18)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1989),
	.Y(N_26)
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1988),
	.Y(N_25)
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_1981),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_16),
	.D(N_12),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1988),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1989),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_1981),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_1985_3),
	.D(N_18),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_1 */

module cmn_debouncer_8_8_0_1 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_0;
wire [0:0] debounce_cntr_cry_cy_Y_0;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_0;
wire [27:27] debounce_cntr_s_FCO_0;
wire [27:27] debounce_cntr_s_Y_0;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_1 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @40:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_0[0]),
	.Y(debounce_cntr_cry_cy_Y_0[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @40:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_0[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_0[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_0[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_0[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @40:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_0[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_0[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_0[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_0[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_0[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_0[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_0[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_0[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_0[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_0[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_0[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_0[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_0[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_0[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_0[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_0[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_0[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_0[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_0[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_0[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_0[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_0[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_0[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_0[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @40:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_0[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_1),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @40:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_1)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @40:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_1 */

module cmn_pwm_1 (
  brk_pwm,
  pwm_config,
  brk_pwm_param,
  PWM_counter,
  sync_cntr,
  state_0,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  sync_cntr_0_sqmuxa,
  clk_25MHz,
  PWM_counter_2_sqmuxa_RNIKT7AF_Y,
  sync_cntr_0_sqmuxa_0_4,
  act_test_duration15_3,
  act_test_duration15_2,
  GNT_MOT_PWR_EN_c,
  filt_mot_over_curr,
  gnt_mot_pwr_en_1,
  gnt_mot_pwr_override
)
;
output [1:0] brk_pwm ;
input [1:0] pwm_config ;
input [9:0] brk_pwm_param ;
output [8:0] PWM_counter ;
input [1:0] sync_cntr ;
input state_0 ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input sync_cntr_0_sqmuxa ;
input clk_25MHz ;
output PWM_counter_2_sqmuxa_RNIKT7AF_Y ;
input sync_cntr_0_sqmuxa_0_4 ;
input act_test_duration15_3 ;
input act_test_duration15_2 ;
output GNT_MOT_PWR_EN_c ;
input filt_mot_over_curr ;
input gnt_mot_pwr_en_1 ;
input gnt_mot_pwr_override ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire sync_cntr_0_sqmuxa ;
wire clk_25MHz ;
wire PWM_counter_2_sqmuxa_RNIKT7AF_Y ;
wire sync_cntr_0_sqmuxa_0_4 ;
wire act_test_duration15_3 ;
wire act_test_duration15_2 ;
wire GNT_MOT_PWR_EN_c ;
wire filt_mot_over_curr ;
wire gnt_mot_pwr_en_1 ;
wire gnt_mot_pwr_override ;
wire un2_valid_brk_pwm_paramlt7 ;
wire un2_valid_brk_pwm_paramlt9 ;
wire N_765 ;
wire N_764 ;
wire N_763 ;
wire N_762 ;
wire N_761 ;
wire N_760 ;
wire N_759 ;
wire N_758 ;
wire N_757 ;
wire N_756 ;
wire N_755 ;
wire N_754 ;
wire N_753 ;
wire N_752 ;
wire N_751 ;
wire N_750 ;
wire N_749 ;
wire N_748 ;
wire N_747 ;
wire N_746 ;
wire N_745 ;
wire N_744 ;
wire N_743 ;
wire N_742 ;
wire N_741 ;
wire N_740 ;
wire N_739 ;
wire N_603 ;
wire N_602 ;
wire N_601 ;
wire N_600 ;
wire N_599 ;
wire N_598 ;
wire N_597 ;
wire N_596 ;
wire N_595 ;
wire N_594 ;
wire N_593 ;
wire N_592 ;
wire N_591 ;
wire N_590 ;
wire N_589 ;
wire N_588 ;
wire N_587 ;
wire N_586 ;
wire N_585 ;
wire N_584 ;
wire N_583 ;
wire N_582 ;
wire N_581 ;
wire N_580 ;
wire N_579 ;
wire N_578 ;
wire N_577 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @41:257
  CFG3 un2_valid_brk_pwm_paramlto5 (
	.A(brk_pwm_param[5]),
	.B(brk_pwm_param[4]),
	.C(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlt7)
);
defparam un2_valid_brk_pwm_paramlto5.INIT=8'h80;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto8 (
	.A(un2_valid_brk_pwm_paramlt7),
	.B(brk_pwm_param[8]),
	.C(brk_pwm_param[7]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlt9)
);
defparam un2_valid_brk_pwm_paramlto8.INIT=16'hCCC8;
// @25:348
  CFG4 GNT_MOT_PWR_EN (
	.A(gnt_mot_pwr_override),
	.B(gnt_mot_pwr_en_1),
	.C(pwm_config[1]),
	.D(filt_mot_over_curr),
	.Y(GNT_MOT_PWR_EN_c)
);
defparam GNT_MOT_PWR_EN.INIT=16'h44E4;
// @41:128
  PH_PWM_625_0_80_3_1_1 i_mot_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_2(act_test_duration15_2),
	.act_test_duration15_3(act_test_duration15_3),
	.sync_cntr_0_sqmuxa_0_4(sync_cntr_0_sqmuxa_0_4),
	.PWM_counter_2_sqmuxa_RNIKT7AF_Y(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.clk_25MHz(clk_25MHz)
);
// @41:226
  PH_PWM_625_0_80_3_0_1 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[9:0]),
	.pwm_config_0(pwm_config[0]),
	.un2_valid_brk_pwm_paramlt9(un2_valid_brk_pwm_paramlt9),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.PWM_counter_2_sqmuxa_RNIKT7AF_Y(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @41:259
  CMN_DEADBAND_5_0_1 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_1 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_1 */

module cmn_pwm_wrapper_6 (
  pwm_config_0_0,
  gnt_brk_pwr_override_0,
  OPB_ADDR,
  GANTRY_BRK1_IN,
  OPB_DO,
  pwm_config_0_d0,
  gnt_mot_pwr_override,
  gnt_mot_pwr_en_1,
  filt_mot_over_curr,
  GNT_MOT_PWR_EN_c,
  filt_brk_over_curr,
  N_1686,
  N_1711,
  GNT_BRK1_PWM_LO_c,
  GNT_BRK1_PWM_HI_c,
  GANTRY_BRK1_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
input pwm_config_0_0 ;
output gnt_brk_pwr_override_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK1_IN ;
input [31:0] OPB_DO ;
output pwm_config_0_d0 ;
input gnt_mot_pwr_override ;
input gnt_mot_pwr_en_1 ;
input filt_mot_over_curr ;
output GNT_MOT_PWR_EN_c ;
output filt_brk_over_curr ;
input N_1686 ;
input N_1711 ;
output GNT_BRK1_PWM_LO_c ;
output GNT_BRK1_PWM_HI_c ;
input GANTRY_BRK1_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire pwm_config_0_0 ;
wire gnt_brk_pwr_override_0 ;
wire pwm_config_0_d0 ;
wire gnt_mot_pwr_override ;
wire gnt_mot_pwr_en_1 ;
wire filt_mot_over_curr ;
wire GNT_MOT_PWR_EN_c ;
wire filt_brk_over_curr ;
wire N_1686 ;
wire N_1711 ;
wire GNT_BRK1_PWM_LO_c ;
wire GNT_BRK1_PWM_HI_c ;
wire GANTRY_BRK1_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_Z;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_1;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:1] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_5;
wire [15:15] act_test_duration_s_FCO_5;
wire [15:15] act_test_duration_s_Y_5;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [29:3] OPB_DO_10_4_1_wmux_0_S;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [29:3] OPB_DO_10_4_1_0_wmux_S;
wire [24:12] OPB_DO_10_4_1_wmux_0_S_0;
wire [24:12] OPB_DO_10_4_1_wmux_S_0;
wire [27:6] OPB_DO_10_4_1_wmux_0_S_1;
wire [27:6] OPB_DO_10_4_1_wmux_S_1;
wire [30:1] OPB_DO_10_4_1_wmux_0_S_2;
wire [30:1] OPB_DO_10_4_1_wmux_S_2;
wire [28:10] OPB_DO_10_4_1_wmux_0_S_3;
wire [28:10] OPB_DO_10_4_1_wmux_S_3;
wire [31:31] OPB_DO_10_4_1_wmux_0_S_4;
wire [31:31] OPB_DO_10_4_1_wmux_S_4;
wire [16:0] OPB_DO_10_4_1_wmux_0_S_5;
wire [16:0] OPB_DO_10_4_1_wmux_S_5;
wire [17:17] OPB_DO_10_4_1_wmux_0_S_6;
wire [17:17] OPB_DO_10_4_1_wmux_S_6;
wire [23:1] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_0 ;
wire un6_pulse_200us_cntr_1_cry_10_S_0 ;
wire un6_pulse_200us_cntr_1_cry_6_S_0 ;
wire un6_pulse_200us_cntr_1_cry_5_S_0 ;
wire un6_pulse_200us_cntr_1_cry_4_S_0 ;
wire un6_pulse_200us_cntr_1_cry_2_S_0 ;
wire un6_pulse_200us_cntr_1_cry_1_S_0 ;
wire un6_pulse_200us_cntr_1_s_15_S_0 ;
wire un6_pulse_200us_cntr_1_cry_14_S_0 ;
wire un6_pulse_200us_cntr_1_cry_13_S_0 ;
wire pwm_control9_0_a2_1 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_0 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_0 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_0 ;
wire state28_RNO_7_S_5 ;
wire state28_RNO_7_Y_5 ;
wire state28_RNO_6_S_5 ;
wire state28_RNO_6_Y_5 ;
wire state28_RNO_5_S_5 ;
wire state28_RNO_5_Y_5 ;
wire state28_RNO_4_S_5 ;
wire state28_RNO_4_Y_5 ;
wire state28_RNO_3_S_5 ;
wire state28_RNO_3_Y_5 ;
wire state28_RNO_2_S_5 ;
wire state28_RNO_2_Y_5 ;
wire state28_RNO_1_S_5 ;
wire state28_RNO_1_Y_5 ;
wire state28_RNO_0_S_5 ;
wire state28_RNO_0_Y_5 ;
wire state28_RNO_FCO_1 ;
wire state28_RNO_S_5 ;
wire state28_RNO_Y_5 ;
wire act_test_duration_s_4632_FCO ;
wire act_test_duration_s_4632_S ;
wire act_test_duration_s_4632_Y ;
wire un6_pulse_200us_cntr_1_s_1_4656_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4656_S ;
wire un6_pulse_200us_cntr_1_s_1_4656_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_0 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_0 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_0 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_0 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_0 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_0 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_0 ;
wire un6_pulse_200us_cntr_1_s_15_Y_0 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_0 ;
wire N_3117 ;
wire N_545 ;
wire N_546 ;
wire N_3116 ;
wire N_3115 ;
wire N_3120 ;
wire N_547 ;
wire N_3113 ;
wire N_3114 ;
wire N_553 ;
wire N_1005 ;
wire N_1002 ;
wire N_3118 ;
wire N_551 ;
wire N_552 ;
wire N_554 ;
wire N_3112 ;
wire N_543 ;
wire N_555 ;
wire N_556 ;
wire N_1003 ;
wire N_3119 ;
wire N_541 ;
wire N_542 ;
wire N_544 ;
wire N_3588 ;
wire N_548 ;
wire N_3587 ;
wire N_535 ;
wire N_549 ;
wire N_550 ;
wire N_533 ;
wire sync_cntr_0_sqmuxa_0_4 ;
wire OPB_DO_10_sn_m5_0_a2_Z ;
wire N_1755 ;
wire N_588 ;
wire N_582 ;
wire N_590 ;
wire N_580 ;
wire N_581 ;
wire N_578 ;
wire N_579 ;
wire N_585 ;
wire N_589 ;
wire N_586 ;
wire N_577 ;
wire N_575 ;
wire N_576 ;
wire N_587 ;
wire N_583 ;
wire N_568 ;
wire N_584 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_7_1_Z ;
wire act_test_duration15_7_Z ;
wire act_test_duration15_3_Z ;
wire act_test_duration15_2_Z ;
wire state_s0_0_a3_1 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire N_567 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_596 ;
wire N_597 ;
wire pwm_config8lt6 ;
wire N_570 ;
wire N_573 ;
wire N_571 ;
wire N_572 ;
wire N_574 ;
wire N_569 ;
wire N_595 ;
wire N_598 ;
wire pwm_config8lt9 ;
wire N_637 ;
wire pulse_200us_cntr15_Z ;
wire PWM_counter_2_sqmuxa_RNIKT7AF_Y ;
wire pwm_config8lt11 ;
wire pwm_config8lt15 ;
wire pwm_config8 ;
wire N_1733 ;
wire N_8319 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_Z[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_1[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_0_d0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_1[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK1_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK1_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK1_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK1_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK1_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK1_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK1_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK1_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK1_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK1_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK1_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK1_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK1_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK1_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK1_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK1_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK1_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK1_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK1_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK1_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK1_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK1_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK1_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK1_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK1_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK1_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK1_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK1_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK1_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK1_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK1_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK1_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_1)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_0),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_0),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_0),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_0),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_0),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_0),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_0),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_0),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_0),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_0),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_0),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_0),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_0),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_0),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_0),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_0),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_0),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:831
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_5),
	.Y(state28_RNO_7_Y_5),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:831
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_5),
	.Y(state28_RNO_6_Y_5),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:831
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_5),
	.Y(state28_RNO_5_Y_5),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:831
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_5),
	.Y(state28_RNO_4_Y_5),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:831
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_5),
	.Y(state28_RNO_3_Y_5),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:831
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_5),
	.Y(state28_RNO_2_Y_5),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:831
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_5),
	.Y(state28_RNO_1_Y_5),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:831
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_5),
	.Y(state28_RNO_0_Y_5),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:831
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_1),
	.S(state28_RNO_S_5),
	.Y(state28_RNO_Y_5),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4632 (
	.FCO(act_test_duration_s_4632_FCO),
	.S(act_test_duration_s_4632_S),
	.Y(act_test_duration_s_4632_Y),
	.B(state_1[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4632.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_5[0]),
	.B(act_test_duration_Z[0]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4632_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_5[1]),
	.B(act_test_duration_Z[1]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_5[2]),
	.B(act_test_duration_Z[2]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_5[3]),
	.B(act_test_duration_Z[3]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_5[4]),
	.B(act_test_duration_Z[4]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_5[5]),
	.B(act_test_duration_Z[5]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_5[6]),
	.B(act_test_duration_Z[6]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_5[7]),
	.B(act_test_duration_Z[7]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_5[8]),
	.B(act_test_duration_Z[8]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_5[9]),
	.B(act_test_duration_Z[9]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_5[10]),
	.B(act_test_duration_Z[10]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_5[11]),
	.B(act_test_duration_Z[11]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_5[12]),
	.B(act_test_duration_Z[12]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_5[13]),
	.B(act_test_duration_Z[13]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_5[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_5[15]),
	.B(act_test_duration_Z[15]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_5[14]),
	.B(act_test_duration_Z[14]),
	.C(state_1[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4656 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4656_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4656_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4656_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4656.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_0),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4656_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_0),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_0),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_0),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_0),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_0),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_0),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_0),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_0),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_0),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_0),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_0),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_0),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_0),
	.S(un6_pulse_200us_cntr_1_s_15_S_0),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_0),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_0),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_0),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S[26]),
	.Y(N_3117),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_0_wmux_S[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_0[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_1[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[25]),
	.Y(N_3116),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_1[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[24]),
	.Y(N_3115),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_0[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S[29]),
	.Y(N_3120),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_0_wmux_S[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_0_wmux_S[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S[3]),
	.Y(N_3113),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_0_wmux_S[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[6]),
	.Y(N_3114),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_1[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_0_wmux_S[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[7]),
	.Y(N_1005),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_1[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[4]),
	.Y(N_1002),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_2[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[27]),
	.Y(N_3118),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_1[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_0[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_1[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_1[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[1]),
	.Y(N_3112),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_2[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_3[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_0[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_2[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[5]),
	.Y(N_1003),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_2[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[28]),
	.Y(N_3119),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_3[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_1[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_1[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_3[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[30]),
	.Y(N_3588),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_2[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_2[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[31]),
	.Y(N_3587),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_4[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_5[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_5[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_6[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_5[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_0_d0),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:242
  CFG3 sync_cntr_0_sqmuxa_0 (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_0_4)
);
defparam sync_cntr_0_sqmuxa_0.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_5_1[21]),
	.D(N_1755),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_5_1[15]),
	.D(N_1755),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_5_1[23]),
	.D(N_1755),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_5_1[13]),
	.D(N_1755),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[14]),
	.C(OPB_DO_10_5_1[14]),
	.D(N_1755),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_5_1[11]),
	.D(N_1755),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[12]),
	.C(OPB_DO_10_5_1[12]),
	.D(N_1755),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[18]),
	.C(OPB_DO_10_5_1[18]),
	.D(N_1755),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[22]),
	.C(OPB_DO_10_5_1[22]),
	.D(N_1755),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_5_1[19]),
	.D(N_1755),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_5_1[10]),
	.D(N_1755),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(OPB_DO_10_5_1[8]),
	.C(brk_pwm_param_Z[8]),
	.D(OPB_ADDR[0]),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(pwm_status_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_ADDR[0]),
	.D(N_1755),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(OPB_DO_10_5_1[9]),
	.C(brk_pwm_param_Z[9]),
	.D(OPB_ADDR[0]),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(pwm_status_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_ADDR[0]),
	.D(N_1755),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(OPB_DO_10_5_1[20]),
	.C(brk_pwm_param_Z[20]),
	.D(OPB_ADDR[0]),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(pwm_status_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_ADDR[0]),
	.D(N_1755),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(OPB_DO_10_5_1[16]),
	.C(brk_pwm_param_Z[16]),
	.D(OPB_ADDR[0]),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(pwm_status_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_ADDR[0]),
	.D(N_1755),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(OPB_DO_10_5_1[1]),
	.C(brk_pwm_param_Z[1]),
	.D(OPB_ADDR[0]),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[1]  (
	.A(pwm_status_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_ADDR[0]),
	.D(N_1755),
	.Y(OPB_DO_10_5_1[1])
);
defparam \OPB_DO_10_5_1_0[1] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_m5_0_a2_Z),
	.B(OPB_DO_10_5_1[17]),
	.C(brk_pwm_param_Z[17]),
	.D(OPB_ADDR[0]),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(pwm_status_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_ADDR[0]),
	.D(N_1755),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h353F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_1[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG4 act_test_duration15_7 (
	.A(PWM_counter[8]),
	.B(act_test_duration15_7_1_Z),
	.C(PWM_counter[0]),
	.D(PWM_counter[7]),
	.Y(act_test_duration15_7_Z)
);
defparam act_test_duration15_7.INIT=16'h0004;
// @24:254
  CFG4 act_test_duration15_7_1 (
	.A(state_1[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[6]),
	.D(PWM_counter[3]),
	.Y(act_test_duration15_7_1_Z)
);
defparam act_test_duration15_7_1.INIT=16'h0008;
// @24:254
  CFG2 act_test_duration15_3 (
	.A(PWM_counter[4]),
	.B(PWM_counter[5]),
	.Y(act_test_duration15_3_Z)
);
defparam act_test_duration15_3.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[1]),
	.B(PWM_counter[2]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:161
  CFG2 OPB_DO_10_sn_m6_0_a2_0 (
	.A(GANTRY_BRK1_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(N_1755)
);
defparam OPB_DO_10_sn_m6_0_a2_0.INIT=4'h2;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_1[1]),
	.Y(state_s0_0_a3_1)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_1),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[6]),
	.C(pulse_200us_cntr_Z[4]),
	.D(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h8000;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[12]),
	.B(pulse_200us_cntr_Z[11]),
	.C(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h02;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2 (
	.A(GANTRY_BRK1_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_m5_0_a2_Z)
);
defparam OPB_DO_10_sn_m5_0_a2.INIT=8'h02;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_m5_0_a2_Z),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'hCA00;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_m5_0_a2_Z),
	.D(OPB_ADDR[0]),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_1[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:262
  CFG3 \pwm_control_RNISF9FB[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_1[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNISF9FB[0] .INIT=8'h32;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_8_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_1),
	.B(sync_cntr_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_3115),
	.B(OPB_ADDR[2]),
	.C(N_591),
	.D(N_1755),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_3116),
	.B(OPB_ADDR[2]),
	.C(N_592),
	.D(N_1755),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_3117),
	.B(OPB_ADDR[2]),
	.C(N_593),
	.D(N_1755),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_3118),
	.B(OPB_ADDR[2]),
	.C(N_594),
	.D(N_1755),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_3120),
	.B(OPB_ADDR[2]),
	.C(N_596),
	.D(N_1755),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_3588),
	.B(OPB_ADDR[2]),
	.C(N_597),
	.D(N_1755),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_3113),
	.B(OPB_ADDR[2]),
	.C(N_570),
	.D(N_1755),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_3114),
	.B(OPB_ADDR[2]),
	.C(N_573),
	.D(N_1755),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_1755),
	.B(N_571),
	.C(OPB_ADDR[2]),
	.D(N_1002),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_1755),
	.B(N_572),
	.C(OPB_ADDR[2]),
	.D(N_1003),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_1755),
	.B(N_574),
	.C(OPB_ADDR[2]),
	.D(N_1005),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_535),
	.B(OPB_ADDR[2]),
	.C(N_569),
	.D(N_1755),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_3119),
	.B(OPB_ADDR[2]),
	.C(N_595),
	.D(N_1755),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_3587),
	.B(OPB_ADDR[2]),
	.C(N_598),
	.D(N_1755),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(OPB_ADDR[2]),
	.C(N_567),
	.D(N_1755),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hE2F0;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_1),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_0),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_0),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_0),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_0),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_0),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @25:831
  CFG4 act_test_duration15_7_RNI0FDL3 (
	.A(act_test_duration15_3_Z),
	.B(act_test_duration15_7_Z),
	.C(state_s0_0_a3_1),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_7_RNI0FDL3.INIT=16'hF8F0;
// @24:325
  CFG3 pwm_override_o (
	.A(state_1[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK1_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK1_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_551),
	.B(OPB_ADDR[2]),
	.C(N_585),
	.D(N_1755),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_552),
	.B(OPB_ADDR[2]),
	.C(N_586),
	.D(N_1755),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_554),
	.B(OPB_ADDR[2]),
	.C(N_588),
	.D(N_1755),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_555),
	.B(OPB_ADDR[2]),
	.C(N_589),
	.D(N_1755),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_556),
	.B(OPB_ADDR[2]),
	.C(N_590),
	.D(N_1755),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_543),
	.B(OPB_ADDR[2]),
	.C(N_577),
	.D(N_1755),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_541),
	.B(OPB_ADDR[2]),
	.C(N_575),
	.D(N_1755),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_542),
	.B(OPB_ADDR[2]),
	.C(N_576),
	.D(N_1755),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_553),
	.B(OPB_ADDR[2]),
	.C(N_587),
	.D(N_1755),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_544),
	.B(OPB_ADDR[2]),
	.C(N_578),
	.D(N_1755),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_550),
	.B(OPB_ADDR[2]),
	.C(N_584),
	.D(N_1755),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_549),
	.B(OPB_ADDR[2]),
	.C(N_583),
	.D(N_1755),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_548),
	.B(OPB_ADDR[2]),
	.C(N_582),
	.D(N_1755),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_547),
	.B(OPB_ADDR[2]),
	.C(N_581),
	.D(N_1755),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_546),
	.B(OPB_ADDR[2]),
	.C(N_580),
	.D(N_1755),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_545),
	.B(OPB_ADDR[2]),
	.C(N_579),
	.D(N_1755),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_3112),
	.B(OPB_ADDR[2]),
	.C(N_568),
	.D(N_1755),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hE2F0;
// @24:122
  CFG3 mot_pwm_param018_0_a2_0 (
	.A(N_1711),
	.B(OPB_ADDR[3]),
	.C(N_1686),
	.Y(N_1733)
);
defparam mot_pwm_param018_0_a2_0.INIT=8'h20;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1733),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1733),
	.Y(pwm_control9_0_a2_1)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1733),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1733),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1733),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1733),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_11_0 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_1 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.pwm_config({pwm_config_0_0, pwm_config_0_d0}),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.PWM_counter(PWM_counter[8:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.clk_25MHz(clk_25MHz),
	.PWM_counter_2_sqmuxa_RNIKT7AF_Y(PWM_counter_2_sqmuxa_RNIKT7AF_Y),
	.sync_cntr_0_sqmuxa_0_4(sync_cntr_0_sqmuxa_0_4),
	.act_test_duration15_3(act_test_duration15_3_Z),
	.act_test_duration15_2(act_test_duration15_2_Z),
	.GNT_MOT_PWR_EN_c(GNT_MOT_PWR_EN_c),
	.filt_mot_over_curr(filt_mot_over_curr),
	.gnt_mot_pwr_en_1(gnt_mot_pwr_en_1),
	.gnt_mot_pwr_override(gnt_mot_pwr_override)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_6 */

module CLOCK_DIV_11_1 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_8;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_8 ;
wire GND ;
wire un1_cntrlto15_5 ;
wire un5_cntr_cry_4_S_8 ;
wire un5_cntr_cry_3_S_8 ;
wire un5_cntr_cry_2_S_8 ;
wire un5_cntr_cry_1_S_8 ;
wire N_17_4 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_8 ;
wire un5_cntr_cry_14_S_8 ;
wire un5_cntr_cry_13_S_8 ;
wire un5_cntr_cry_12_S_8 ;
wire un5_cntr_cry_11_S_8 ;
wire un5_cntr_cry_10_S_8 ;
wire un5_cntr_cry_9_S_8 ;
wire un5_cntr_cry_8_S_8 ;
wire un5_cntr_cry_7_S_8 ;
wire un5_cntr_cry_6_S_8 ;
wire un5_cntr_s_1_4657_FCO ;
wire un5_cntr_s_1_4657_S ;
wire un5_cntr_s_1_4657_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_8 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_8 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_8 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_8 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_8 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_8 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_8 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_8 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_8 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_8 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_8 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_8 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_8 ;
wire un5_cntr_s_15_FCO_8 ;
wire un5_cntr_s_15_Y_8 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_8 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_8[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE clkout (
	.Q(N_17_4),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_5)
);
// @5:48
  ARI1 un5_cntr_s_1_4657 (
	.FCO(un5_cntr_s_1_4657_FCO),
	.S(un5_cntr_s_1_4657_S),
	.Y(un5_cntr_s_1_4657_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4657.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_8),
	.Y(un5_cntr_cry_1_Y_8),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4657_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_8),
	.Y(un5_cntr_cry_2_Y_8),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_8),
	.Y(un5_cntr_cry_3_Y_8),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_8),
	.Y(un5_cntr_cry_4_Y_8),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_8),
	.Y(un5_cntr_cry_5_Y_8),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_8),
	.Y(un5_cntr_cry_6_Y_8),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_8),
	.Y(un5_cntr_cry_7_Y_8),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_8),
	.Y(un5_cntr_cry_8_Y_8),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_8),
	.Y(un5_cntr_cry_9_Y_8),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_8),
	.Y(un5_cntr_cry_10_Y_8),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_8),
	.Y(un5_cntr_cry_11_Y_8),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_8),
	.Y(un5_cntr_cry_12_Y_8),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_8),
	.Y(un5_cntr_cry_13_Y_8),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_8),
	.S(un5_cntr_s_15_S_8),
	.Y(un5_cntr_s_15_Y_8),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_8),
	.Y(un5_cntr_cry_14_Y_8),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_5)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIRRMG (
	.Y(clk_25MHz),
	.A(N_17_4)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_1 */

module PH_PWM_625_0_80_3_1_2 (
  state_0,
  sync_cntr,
  PWM_counter,
  act_test_duration15_2,
  act_test_duration15_3,
  sync_cntr_0_sqmuxa_0_3,
  PWM_counter_2_sqmuxa_RNIOJNJD_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
output [8:0] PWM_counter ;
input act_test_duration15_2 ;
input act_test_duration15_3 ;
input sync_cntr_0_sqmuxa_0_3 ;
input PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
input clk_25MHz ;
wire state_0 ;
wire act_test_duration15_2 ;
wire act_test_duration15_3 ;
wire sync_cntr_0_sqmuxa_0_3 ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_s;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIQ9JKL2_Y;
wire [1:1] PWM_counter_RNIAPI6O3_Y;
wire [2:2] PWM_counter_RNIR9IOQ4_Y;
wire [3:3] PWM_counter_RNIDRHAT5_Y;
wire [4:4] PWM_counter_RNI0EHSV6_Y;
wire [5:5] PWM_counter_RNIK1HE28_Y;
wire [6:6] PWM_counter_RNI9MG059_Y;
wire [8:8] PWM_counter_RNO_FCO_2;
wire [8:8] PWM_counter_RNO_Y_2;
wire [7:7] PWM_counter_RNIVBGI7A_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_62 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un21_clk_en_1_RNIART5T_S ;
wire un21_clk_en_1_RNIART5T_Y ;
wire un21_clk_en_1 ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un21_clk_en_1_RNIBRJ2J1_S ;
wire un21_clk_en_1_RNIBRJ2J1_Y ;
wire un19_clk_enlt7 ;
wire un31_clk_en_4 ;
wire un31_clk_en ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_7 ;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_62),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNIART5T  (
	.FCO(PWM_counter_lcry_cy),
	.S(un21_clk_en_1_RNIART5T_S),
	.Y(un21_clk_en_1_RNIART5T_Y),
	.B(un21_clk_en_1),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un21_clk_en_1_RNIART5T .INIT=20'h41300;
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNIBRJ2J1  (
	.FCO(PWM_counter_Z),
	.S(un21_clk_en_1_RNIBRJ2J1_S),
	.Y(un21_clk_en_1_RNIBRJ2J1_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_0_3),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un21_clk_en_1_RNIBRJ2J1 .INIT=20'h5CCAA;
// @41:128
  ARI1 \PWM_counter_RNIQ9JKL2[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIQ9JKL2_Y[0]),
	.B(PWM_counter[0]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNIQ9JKL2[0] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIAPI6O3[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIAPI6O3_Y[1]),
	.B(PWM_counter[1]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIAPI6O3[1] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIR9IOQ4[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIR9IOQ4_Y[2]),
	.B(PWM_counter[2]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIR9IOQ4[2] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIDRHAT5[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIDRHAT5_Y[3]),
	.B(PWM_counter[3]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIDRHAT5[3] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI0EHSV6[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI0EHSV6_Y[4]),
	.B(PWM_counter[4]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI0EHSV6[4] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIK1HE28[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIK1HE28_Y[5]),
	.B(PWM_counter[5]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIK1HE28[5] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI9MG059[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNI9MG059_Y[6]),
	.B(PWM_counter[6]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNI9MG059[6] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_2[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_2[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:128
  ARI1 \PWM_counter_RNIVBGI7A[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNIVBGI7A_Y[7]),
	.B(PWM_counter[7]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNIVBGI7A[7] .INIT=20'h57788;
  CFG4 down_RNI2LA9E (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNI2LA9E.INIT=16'h8F00;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[8]),
	.B(act_test_duration15_3),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0004;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(PWM_counter[8]),
	.Y(N_62)
);
defparam down_RNO.INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en  (
	.A(PWM_counter[0]),
	.B(act_test_duration15_2),
	.C(un31_clk_en_4),
	.D(PWM_counter[3]),
	.Y(un31_clk_en)
);
defparam \PWM_PROC.un31_clk_en .INIT=16'h0080;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter[8]),
	.B(un19_clk_enlt7),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'hAAA2;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en_1),
	.B(down_Z),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(un31_clk_en),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFF2F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_1_2 */

module PH_PWM_625_0_80_3_0_2 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  un2_valid_brk_pwm_paramlto9,
  sync_cntr_0_sqmuxa,
  PWM_counter_2_sqmuxa_RNIOJNJD_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [8:0] brk_pwm_param ;
input pwm_config_0 ;
input un2_valid_brk_pwm_paramlto9 ;
input sync_cntr_0_sqmuxa ;
output PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire un2_valid_brk_pwm_paramlto9 ;
wire sync_cntr_0_sqmuxa ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_2;
wire [0:0] start_timerce_1;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIVOS041_Y;
wire [1:1] PWM_counter_RNI7V1EQ1_Y;
wire [2:2] PWM_counter_RNIG67RG2_Y;
wire [3:3] PWM_counter_RNIQEC873_Y;
wire [4:4] PWM_counter_RNI5OHLT3_Y;
wire [5:5] PWM_counter_RNIH2N2K4_Y;
wire [6:6] PWM_counter_RNIUDSFA5_Y;
wire [8:8] PWM_counter_RNO_FCO_3;
wire [8:8] PWM_counter_RNO_Y_3;
wire [7:7] PWM_counter_RNICQ1T06_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIT94K5_S ;
wire un24_clk_en_RNIT94K5_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_4 ;
wire un13_clk_en_cry_0_Y_4 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_4 ;
wire un13_clk_en_cry_1_Y_4 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_4 ;
wire un13_clk_en_cry_2_Y_4 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_4 ;
wire un13_clk_en_cry_3_Y_4 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_4 ;
wire un13_clk_en_cry_4_Y_4 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_4 ;
wire un13_clk_en_cry_5_Y_4 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_4 ;
wire un13_clk_en_cry_6_Y_4 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_4 ;
wire un13_clk_en_cry_7_Y_4 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_4 ;
wire un13_clk_en_cry_8_Y_4 ;
wire un31_clk_en_3 ;
wire un1_start_time ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire un21_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNIPDHR[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNIPDHR[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_2[1]),
	.EN(start_timerce_1[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_1[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:226
  ARI1 \PWM_PROC.un24_clk_en_RNIT94K5  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIT94K5_S),
	.Y(un24_clk_en_RNIT94K5_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIT94K5 .INIT=20'h41100;
// @41:226
  ARI1 PWM_counter_2_sqmuxa_RNIOJNJD (
	.FCO(PWM_counter),
	.S(PWM_counter_2_sqmuxa_RNIOJNJD_S),
	.Y(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam PWM_counter_2_sqmuxa_RNIOJNJD.INIT=20'h5CCAA;
// @41:226
  ARI1 \PWM_counter_RNIVOS041[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIVOS041_Y[0]),
	.B(PWM_counter_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNIVOS041[0] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNI7V1EQ1[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNI7V1EQ1_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNI7V1EQ1[1] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIG67RG2[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIG67RG2_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIG67RG2[2] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIQEC873[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIQEC873_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIQEC873[3] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNI5OHLT3[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI5OHLT3_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI5OHLT3[4] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIH2N2K4[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIH2N2K4_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIH2N2K4[5] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIUDSFA5[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIUDSFA5_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIUDSFA5[6] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_3[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_3[8]),
	.B(PWM_counter_Z[8]),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:226
  ARI1 \PWM_counter_RNICQ1T06[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNICQ1T06_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNICQ1T06[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_4),
	.Y(un13_clk_en_cry_0_Y_4),
	.B(brk_pwm_param[0]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_4),
	.Y(un13_clk_en_cry_1_Y_4),
	.B(brk_pwm_param[1]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_4),
	.Y(un13_clk_en_cry_2_Y_4),
	.B(brk_pwm_param[2]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_4),
	.Y(un13_clk_en_cry_3_Y_4),
	.B(brk_pwm_param[3]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_4),
	.Y(un13_clk_en_cry_4_Y_4),
	.B(brk_pwm_param[4]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_4),
	.Y(un13_clk_en_cry_5_Y_4),
	.B(brk_pwm_param[5]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_4),
	.Y(un13_clk_en_cry_6_Y_4),
	.B(brk_pwm_param[6]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_4),
	.Y(un13_clk_en_cry_7_Y_4),
	.B(brk_pwm_param[7]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_4),
	.Y(un13_clk_en_cry_8_Y_4),
	.B(brk_pwm_param[8]),
	.C(un2_valid_brk_pwm_paramlto9),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
// @38:121
  CFG4 PWM_counter_2_sqmuxa (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam PWM_counter_2_sqmuxa.INIT=16'h8F00;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_3  (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[7]),
	.Y(un31_clk_en_3)
);
defparam \PWM_PROC.un31_clk_en_3 .INIT=4'h1;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_2[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter_Z[1]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[8]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter_Z[5]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_Z[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(pwm_config_0),
	.Y(start_timerce_1[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter_Z[3]),
	.B(un31_clk_en_3),
	.C(PWM_counter_Z[2]),
	.D(PWM_counter_Z[0]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0400;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(PWM_counter_Z[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter_Z[8]),
	.C(un31_clk_en_3),
	.D(un19_clk_enlt7),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0444;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.C(un31_clk_en_4),
	.D(un31_clk_en_5),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_0_2 */

module CMN_DEADBAND_5_0_2 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_9;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2011_3 ;
wire N_2000 ;
wire N_1991 ;
wire N_1995 ;
wire N_2025 ;
wire N_2024 ;
wire N_1997 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_9[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_9[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2011_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2000)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_1991)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_1995)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_1991),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2025)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_1991),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2024)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_1995),
	.Y(N_2011_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_1995),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_1997)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2025),
	.Y(DB_STATE_ns_i_i_a3_9[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2024),
	.Y(DB_STATE_ns_i_i_a3_9[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2000),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_1995),
	.D(N_1991),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2024),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2025),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2000),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2011_3),
	.D(N_1997),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_2 */

module cmn_debouncer_8_8_0_2 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_1;
wire [0:0] debounce_cntr_cry_cy_Y_1;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_1;
wire [27:27] debounce_cntr_s_FCO_1;
wire [27:27] debounce_cntr_s_Y_1;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_2 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @40:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_1[0]),
	.Y(debounce_cntr_cry_cy_Y_1[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @40:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_1[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_1[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_1[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_1[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @40:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_1[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_1[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_1[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_1[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_1[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_1[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_1[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_1[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_1[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_1[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_1[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_1[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_1[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_1[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_1[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_1[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_1[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_1[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_1[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_1[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_1[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_1[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_1[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_1[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @40:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_1[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_2),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @40:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_2)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @40:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_2 */

module cmn_pwm_2 (
  brk_pwm,
  pwm_config_0,
  brk_pwm_param,
  PWM_counter,
  sync_cntr,
  state_0,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  sync_cntr_0_sqmuxa,
  clk_25MHz,
  PWM_counter_2_sqmuxa_RNIOJNJD_Y,
  sync_cntr_0_sqmuxa_0_3,
  act_test_duration15_3,
  act_test_duration15_2
)
;
output [1:0] brk_pwm ;
input pwm_config_0 ;
input [9:0] brk_pwm_param ;
output [8:0] PWM_counter ;
input [1:0] sync_cntr ;
input state_0 ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input sync_cntr_0_sqmuxa ;
input clk_25MHz ;
output PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
input sync_cntr_0_sqmuxa_0_3 ;
input act_test_duration15_3 ;
input act_test_duration15_2 ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire sync_cntr_0_sqmuxa ;
wire clk_25MHz ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
wire sync_cntr_0_sqmuxa_0_3 ;
wire act_test_duration15_3 ;
wire act_test_duration15_2 ;
wire un2_valid_brk_pwm_paramlto7_0_Z ;
wire un2_valid_brk_pwm_paramlto9_Z ;
wire N_738 ;
wire N_737 ;
wire N_736 ;
wire N_735 ;
wire N_734 ;
wire N_733 ;
wire N_732 ;
wire N_731 ;
wire N_730 ;
wire N_729 ;
wire N_728 ;
wire N_727 ;
wire N_726 ;
wire N_725 ;
wire N_724 ;
wire N_723 ;
wire N_722 ;
wire N_721 ;
wire N_720 ;
wire N_719 ;
wire N_718 ;
wire N_717 ;
wire N_716 ;
wire N_715 ;
wire N_714 ;
wire N_713 ;
wire N_712 ;
wire N_576 ;
wire N_575 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_570 ;
wire N_569 ;
wire N_568 ;
wire N_567 ;
wire N_566 ;
wire N_565 ;
wire N_564 ;
wire N_563 ;
wire N_562 ;
wire N_561 ;
wire N_560 ;
wire N_559 ;
wire N_558 ;
wire N_557 ;
wire N_556 ;
wire N_555 ;
wire N_554 ;
wire N_553 ;
wire N_552 ;
wire N_551 ;
wire N_550 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto7_0 (
	.A(brk_pwm_param[7]),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[4]),
	.D(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlto7_0_Z)
);
defparam un2_valid_brk_pwm_paramlto7_0.INIT=16'hEAAA;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto9 (
	.A(un2_valid_brk_pwm_paramlto7_0_Z),
	.B(brk_pwm_param[9]),
	.C(brk_pwm_param[8]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlto9_Z)
);
defparam un2_valid_brk_pwm_paramlto9.INIT=16'hFCEC;
// @41:128
  PH_PWM_625_0_80_3_1_2 i_mot_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_2(act_test_duration15_2),
	.act_test_duration15_3(act_test_duration15_3),
	.sync_cntr_0_sqmuxa_0_3(sync_cntr_0_sqmuxa_0_3),
	.PWM_counter_2_sqmuxa_RNIOJNJD_Y(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.clk_25MHz(clk_25MHz)
);
// @41:226
  PH_PWM_625_0_80_3_0_2 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[8:0]),
	.pwm_config_0(pwm_config_0),
	.un2_valid_brk_pwm_paramlto9(un2_valid_brk_pwm_paramlto9_Z),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.PWM_counter_2_sqmuxa_RNIOJNJD_Y(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @41:259
  CMN_DEADBAND_5_0_2 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_2 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_2 */

module cmn_pwm_wrapper_5 (
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_override_0,
  OPB_ADDR,
  GANTRY_BRK2_IN,
  OPB_DO,
  N_1690,
  N_1691,
  N_1714,
  GNT_BRK2_PWM_LO_c,
  GNT_BRK2_PWM_HI_c,
  GANTRY_BRK2_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
output gnt_brk_pwr_en_2_0 ;
output gnt_brk_pwr_override_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK2_IN ;
input [31:0] OPB_DO ;
input N_1690 ;
input N_1691 ;
input N_1714 ;
output GNT_BRK2_PWM_LO_c ;
output GNT_BRK2_PWM_HI_c ;
input GANTRY_BRK2_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_override_0 ;
wire N_1690 ;
wire N_1691 ;
wire N_1714 ;
wire GNT_BRK2_PWM_LO_c ;
wire GNT_BRK2_PWM_HI_c ;
wire GANTRY_BRK2_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_0;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_2;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_4;
wire [15:15] act_test_duration_s_FCO_4;
wire [15:15] act_test_duration_s_Y_4;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [25:8] OPB_DO_10_4_1_wmux_0_S;
wire [28:1] OPB_DO_10_4_1_wmux_0_Y;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [25:8] OPB_DO_10_4_1_0_wmux_S;
wire [28:0] OPB_DO_10_4_1_wmux_0_S_0;
wire [28:0] OPB_DO_10_4_1_wmux_S_0;
wire [16:10] OPB_DO_10_4_1_wmux_0_S_1;
wire [16:10] OPB_DO_10_4_1_wmux_S_1;
wire [14:12] OPB_DO_10_4_1_wmux_0_S_2;
wire [14:12] OPB_DO_10_4_1_wmux_S_2;
wire [27:1] OPB_DO_10_4_1_wmux_0_S_4;
wire [27:1] OPB_DO_10_4_1_wmux_S_4;
wire [21:15] OPB_DO_10_4_1_wmux_0_S_3;
wire [21:15] OPB_DO_10_4_1_wmux_S_3;
wire [30:6] OPB_DO_10_4_1_wmux_0_S_5;
wire [30:6] OPB_DO_10_4_1_wmux_S_5;
wire [27:27] OPB_DO_10_4_1_wmux_0_Y_0;
wire [31:3] OPB_DO_10_4_1_wmux_0_S_6;
wire [31:3] OPB_DO_10_4_1_wmux_S_6;
wire [23:1] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_1 ;
wire un6_pulse_200us_cntr_1_cry_10_S_1 ;
wire un6_pulse_200us_cntr_1_cry_6_S_1 ;
wire un6_pulse_200us_cntr_1_cry_5_S_1 ;
wire un6_pulse_200us_cntr_1_cry_4_S_1 ;
wire un6_pulse_200us_cntr_1_cry_2_S_1 ;
wire un6_pulse_200us_cntr_1_cry_1_S_1 ;
wire un6_pulse_200us_cntr_1_s_15_S_1 ;
wire un6_pulse_200us_cntr_1_cry_14_S_1 ;
wire un6_pulse_200us_cntr_1_cry_13_S_1 ;
wire pwm_control9_0_a2_2 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_1 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_1 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_1 ;
wire state28_RNO_7_S_4 ;
wire state28_RNO_7_Y_4 ;
wire state28_RNO_6_S_4 ;
wire state28_RNO_6_Y_4 ;
wire state28_RNO_5_S_4 ;
wire state28_RNO_5_Y_4 ;
wire state28_RNO_4_S_4 ;
wire state28_RNO_4_Y_4 ;
wire state28_RNO_3_S_4 ;
wire state28_RNO_3_Y_4 ;
wire state28_RNO_2_S_4 ;
wire state28_RNO_2_Y_4 ;
wire state28_RNO_1_S_4 ;
wire state28_RNO_1_Y_4 ;
wire state28_RNO_0_S_4 ;
wire state28_RNO_0_Y_4 ;
wire state28_RNO_FCO_2 ;
wire state28_RNO_S_4 ;
wire state28_RNO_Y_4 ;
wire act_test_duration_s_4631_FCO ;
wire act_test_duration_s_4631_S ;
wire act_test_duration_s_4631_Y ;
wire un6_pulse_200us_cntr_1_s_1_4658_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4658_S ;
wire un6_pulse_200us_cntr_1_s_1_4658_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_1 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_1 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_1 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_1 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_1 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_1 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_1 ;
wire un6_pulse_200us_cntr_1_s_15_Y_1 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_1 ;
wire N_542 ;
wire N_549 ;
wire N_552 ;
wire N_545 ;
wire N_541 ;
wire N_553 ;
wire N_543 ;
wire N_547 ;
wire N_546 ;
wire N_554 ;
wire N_1109 ;
wire N_1110 ;
wire N_1111 ;
wire N_535 ;
wire N_550 ;
wire N_533 ;
wire N_544 ;
wire N_551 ;
wire N_548 ;
wire N_1107 ;
wire N_1118 ;
wire N_555 ;
wire N_1108 ;
wire N_1119 ;
wire N_1112 ;
wire N_1117 ;
wire N_556 ;
wire sync_cntr_0_sqmuxa_0_3 ;
wire OPB_DO_10_sn_m5_Z ;
wire OPB_DO_10_sn_N_8_mux ;
wire N_583 ;
wire N_578 ;
wire N_580 ;
wire N_587 ;
wire N_581 ;
wire N_579 ;
wire N_586 ;
wire N_582 ;
wire N_590 ;
wire N_589 ;
wire N_585 ;
wire N_584 ;
wire N_576 ;
wire N_577 ;
wire N_588 ;
wire N_575 ;
wire N_568 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_7_1_Z ;
wire act_test_duration15_7_Z ;
wire act_test_duration15_3_Z ;
wire act_test_duration15_2_Z ;
wire state_s0_0_a3_2 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire N_567 ;
wire pwm_config8lt6 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_570 ;
wire N_569 ;
wire N_595 ;
wire N_594 ;
wire N_593 ;
wire N_592 ;
wire N_598 ;
wire N_597 ;
wire N_596 ;
wire N_591 ;
wire pulse_200us_cntr15_Z ;
wire N_637 ;
wire pwm_config8lt9 ;
wire PWM_counter_2_sqmuxa_RNIOJNJD_Y ;
wire pwm_config8lt11 ;
wire pwm_config8lt15 ;
wire filt_brk_over_curr ;
wire pwm_config8 ;
wire N_1730 ;
wire N_8320 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_0[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_2[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_0[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_2[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK2_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK2_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK2_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK2_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK2_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK2_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK2_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK2_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK2_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK2_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK2_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK2_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK2_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK2_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK2_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK2_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK2_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK2_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK2_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK2_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK2_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK2_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK2_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK2_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK2_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK2_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK2_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK2_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK2_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK2_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK2_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK2_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_2)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_1),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_1),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_1),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_1),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_1),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_1),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_1),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_1),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_1),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_1),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_1),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_1),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_1),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_1),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_1),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_1),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_1),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:852
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_4),
	.Y(state28_RNO_7_Y_4),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:852
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_4),
	.Y(state28_RNO_6_Y_4),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:852
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_4),
	.Y(state28_RNO_5_Y_4),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:852
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_4),
	.Y(state28_RNO_4_Y_4),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:852
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_4),
	.Y(state28_RNO_3_Y_4),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:852
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_4),
	.Y(state28_RNO_2_Y_4),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:852
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_4),
	.Y(state28_RNO_1_Y_4),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:852
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_4),
	.Y(state28_RNO_0_Y_4),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:852
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_2),
	.S(state28_RNO_S_4),
	.Y(state28_RNO_Y_4),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4631 (
	.FCO(act_test_duration_s_4631_FCO),
	.S(act_test_duration_s_4631_S),
	.Y(act_test_duration_s_4631_Y),
	.B(state_2[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4631.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_4[0]),
	.B(act_test_duration_Z[0]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4631_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_4[1]),
	.B(act_test_duration_Z[1]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_4[2]),
	.B(act_test_duration_Z[2]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_4[3]),
	.B(act_test_duration_Z[3]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_4[4]),
	.B(act_test_duration_Z[4]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_4[5]),
	.B(act_test_duration_Z[5]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_4[6]),
	.B(act_test_duration_Z[6]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_4[7]),
	.B(act_test_duration_Z[7]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_4[8]),
	.B(act_test_duration_Z[8]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_4[9]),
	.B(act_test_duration_Z[9]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_4[10]),
	.B(act_test_duration_Z[10]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_4[11]),
	.B(act_test_duration_Z[11]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_4[12]),
	.B(act_test_duration_Z[12]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_4[13]),
	.B(act_test_duration_Z[13]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_4[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_4[15]),
	.B(act_test_duration_Z[15]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_4[14]),
	.B(act_test_duration_Z[14]),
	.C(state_2[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4658 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4658_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4658_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4658_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4658.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_1),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4658_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_1),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_1),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_1),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_1),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_1),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_1),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_1),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_1),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_1),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_1),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_1),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_1),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_1),
	.S(un6_pulse_200us_cntr_1_s_15_S_1),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_1),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_1),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_1),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S[25]),
	.Y(OPB_DO_10_4_1_wmux_0_Y[25]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_0_wmux_S[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_0[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[28]),
	.Y(OPB_DO_10_4_1_wmux_0_Y[28]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_0[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_1[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_0[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_2[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_0_wmux_S[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_0[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_1[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_2[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_4[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_3[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[5]),
	.Y(N_1109),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_4[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[6]),
	.Y(N_1110),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_5[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[7]),
	.Y(N_1111),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_4[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_0[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[1]),
	.Y(OPB_DO_10_4_1_wmux_0_Y[1]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_4[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_3[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_0[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_4[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[26]),
	.Y(OPB_DO_10_4_1_wmux_0_Y[26]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_4[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_4[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[27]),
	.Y(OPB_DO_10_4_1_wmux_0_Y_0[27]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_4[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_3[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[3]),
	.Y(N_1107),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_6[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[30]),
	.Y(N_1118),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_5[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_6[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[4]),
	.Y(N_1108),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_6[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[31]),
	.Y(N_1119),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_6[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[24]),
	.Y(N_1112),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_6[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[29]),
	.Y(N_1117),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_6[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_6[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:242
  CFG3 sync_cntr_0_sqmuxa_0 (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_0_3)
);
defparam sync_cntr_0_sqmuxa_0.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(pwm_status_Z[16]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[16]),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(pwm_status_Z[11]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[11]),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(pwm_status_Z[13]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[13]),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(pwm_status_Z[20]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[20]),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(pwm_status_Z[14]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[14]),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(pwm_status_Z[12]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[12]),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(pwm_status_Z[19]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[19]),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(pwm_status_Z[15]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[15]),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(pwm_status_Z[23]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[23]),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(pwm_status_Z[22]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[22]),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(pwm_status_Z[18]),
	.B(OPB_DO_10_sn_m5_Z),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[18]),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_m5_Z),
	.B(OPB_DO_10_5_1[17]),
	.C(brk_pwm_param_Z[17]),
	.D(OPB_ADDR[0]),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(pwm_control_Z[17]),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_m5_Z),
	.B(OPB_DO_10_5_1[9]),
	.C(brk_pwm_param_Z[9]),
	.D(OPB_ADDR[0]),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(pwm_control_Z[9]),
	.B(pwm_status_Z[9]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_m5_Z),
	.B(OPB_DO_10_5_1[10]),
	.C(brk_pwm_param_Z[10]),
	.D(OPB_ADDR[0]),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(pwm_control_Z[10]),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(OPB_DO_10_sn_m5_Z),
	.B(OPB_DO_10_5_1[21]),
	.C(brk_pwm_param_Z[21]),
	.D(OPB_ADDR[0]),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(pwm_control_Z[21]),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(OPB_DO_10_sn_m5_Z),
	.B(OPB_DO_10_5_1[8]),
	.C(brk_pwm_param_Z[8]),
	.D(OPB_ADDR[0]),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(pwm_control_Z[8]),
	.B(pwm_status_Z[8]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(OPB_DO_10_sn_m5_Z),
	.B(OPB_DO_10_5_1[1]),
	.C(brk_pwm_param_Z[1]),
	.D(OPB_ADDR[0]),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[1]  (
	.A(pwm_control_Z[1]),
	.B(pwm_status_Z[1]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[1])
);
defparam \OPB_DO_10_5_1_0[1] .INIT=16'h553F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_2[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG4 act_test_duration15_7 (
	.A(PWM_counter[8]),
	.B(act_test_duration15_7_1_Z),
	.C(PWM_counter[0]),
	.D(PWM_counter[7]),
	.Y(act_test_duration15_7_Z)
);
defparam act_test_duration15_7.INIT=16'h0004;
// @24:254
  CFG4 act_test_duration15_7_1 (
	.A(state_2[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[6]),
	.D(PWM_counter[3]),
	.Y(act_test_duration15_7_1_Z)
);
defparam act_test_duration15_7_1.INIT=16'h0008;
// @24:254
  CFG2 act_test_duration15_3 (
	.A(PWM_counter[4]),
	.B(PWM_counter[5]),
	.Y(act_test_duration15_3_Z)
);
defparam act_test_duration15_3.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[1]),
	.B(PWM_counter[2]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:151
  CFG2 OPB_DO_10_sn_m1_e (
	.A(GANTRY_BRK2_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(OPB_DO_10_sn_N_8_mux)
);
defparam OPB_DO_10_sn_m1_e.INIT=4'h2;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_2[1]),
	.Y(state_s0_0_a3_2)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_2),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[2]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[5]),
	.C(pulse_200us_cntr_Z[4]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h01;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:161
  CFG3 OPB_DO_10_sn_m5 (
	.A(GANTRY_BRK2_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_m5_Z)
);
defparam OPB_DO_10_sn_m5.INIT=8'h02;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_m5_Z),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'hCA00;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_2[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_m5_Z),
	.D(OPB_ADDR[0]),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:262
  CFG3 \pwm_control_RNIVVU65[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_2[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNIVVU65[0] .INIT=8'h32;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_9_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_8_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_2),
	.B(sync_cntr_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_567),
	.C(OPB_ADDR[2]),
	.D(N_533),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_574),
	.C(OPB_ADDR[2]),
	.D(N_1111),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_573),
	.C(OPB_ADDR[2]),
	.D(N_1110),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_572),
	.C(OPB_ADDR[2]),
	.D(N_1109),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_571),
	.C(OPB_ADDR[2]),
	.D(N_1108),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_570),
	.C(OPB_ADDR[2]),
	.D(N_1107),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_569),
	.C(OPB_ADDR[2]),
	.D(N_535),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_595),
	.C(OPB_ADDR[2]),
	.D(OPB_DO_10_4_1_wmux_0_Y[28]),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_594),
	.C(OPB_ADDR[2]),
	.D(OPB_DO_10_4_1_wmux_0_Y_0[27]),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_593),
	.C(OPB_ADDR[2]),
	.D(OPB_DO_10_4_1_wmux_0_Y[26]),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_592),
	.C(OPB_ADDR[2]),
	.D(OPB_DO_10_4_1_wmux_0_Y[25]),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_598),
	.C(OPB_ADDR[2]),
	.D(N_1119),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_597),
	.C(OPB_ADDR[2]),
	.D(N_1118),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_596),
	.C(OPB_ADDR[2]),
	.D(N_1117),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_591),
	.C(OPB_ADDR[2]),
	.D(N_1112),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hCEC4;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_2),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_1),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_1),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_1),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_1),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_1),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @25:852
  CFG4 act_test_duration15_7_RNI4JOBB (
	.A(act_test_duration15_3_Z),
	.B(act_test_duration15_7_Z),
	.C(state_s0_0_a3_2),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_7_RNI4JOBB.INIT=16'hF8F0;
// @24:325
  CFG3 pwm_override_o (
	.A(state_2[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:329
  CFG3 brk_en_out_o (
	.A(gnt_brk_pwr_override_0),
	.B(pwm_config_Z[0]),
	.C(filt_brk_over_curr),
	.Y(gnt_brk_pwr_en_2_0)
);
defparam brk_en_out_o.INIT=8'h08;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK2_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK2_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_585),
	.C(OPB_ADDR[2]),
	.D(N_551),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_584),
	.C(OPB_ADDR[2]),
	.D(N_550),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_583),
	.C(OPB_ADDR[2]),
	.D(N_549),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_582),
	.C(OPB_ADDR[2]),
	.D(N_548),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_588),
	.C(OPB_ADDR[2]),
	.D(N_554),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_587),
	.C(OPB_ADDR[2]),
	.D(N_553),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_586),
	.C(OPB_ADDR[2]),
	.D(N_552),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_579),
	.C(OPB_ADDR[2]),
	.D(N_545),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_590),
	.C(OPB_ADDR[2]),
	.D(N_556),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_589),
	.C(OPB_ADDR[2]),
	.D(N_555),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_581),
	.C(OPB_ADDR[2]),
	.D(N_547),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_580),
	.C(OPB_ADDR[2]),
	.D(N_546),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_578),
	.C(OPB_ADDR[2]),
	.D(N_544),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_577),
	.C(OPB_ADDR[2]),
	.D(N_543),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_576),
	.C(OPB_ADDR[2]),
	.D(N_542),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_575),
	.C(OPB_ADDR[2]),
	.D(N_541),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_568),
	.C(OPB_ADDR[2]),
	.D(OPB_DO_10_4_1_wmux_0_Y[1]),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hCEC4;
// @24:122
  CFG4 mot_pwm_param016_0_a2_0 (
	.A(OPB_ADDR[3]),
	.B(N_1714),
	.C(N_1691),
	.D(N_1690),
	.Y(N_1730)
);
defparam mot_pwm_param016_0_a2_0.INIT=16'h4000;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1730),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1730),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1730),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1730),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1730),
	.Y(pwm_control9_0_a2_2)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1730),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_11_1 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_2 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.pwm_config_0(pwm_config_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.PWM_counter(PWM_counter[8:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.clk_25MHz(clk_25MHz),
	.PWM_counter_2_sqmuxa_RNIOJNJD_Y(PWM_counter_2_sqmuxa_RNIOJNJD_Y),
	.sync_cntr_0_sqmuxa_0_3(sync_cntr_0_sqmuxa_0_3),
	.act_test_duration15_3(act_test_duration15_3_Z),
	.act_test_duration15_2(act_test_duration15_2_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_5 */

module CLOCK_DIV_11_2 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_9;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_9 ;
wire GND ;
wire un1_cntrlto15_6 ;
wire un5_cntr_cry_4_S_9 ;
wire un5_cntr_cry_3_S_9 ;
wire un5_cntr_cry_2_S_9 ;
wire un5_cntr_cry_1_S_9 ;
wire N_17_5 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_9 ;
wire un5_cntr_cry_14_S_9 ;
wire un5_cntr_cry_13_S_9 ;
wire un5_cntr_cry_12_S_9 ;
wire un5_cntr_cry_11_S_9 ;
wire un5_cntr_cry_10_S_9 ;
wire un5_cntr_cry_9_S_9 ;
wire un5_cntr_cry_8_S_9 ;
wire un5_cntr_cry_7_S_9 ;
wire un5_cntr_cry_6_S_9 ;
wire un5_cntr_s_1_4659_FCO ;
wire un5_cntr_s_1_4659_S ;
wire un5_cntr_s_1_4659_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_9 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_9 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_9 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_9 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_9 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_9 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_9 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_9 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_9 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_9 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_9 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_9 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_9 ;
wire un5_cntr_s_15_FCO_9 ;
wire un5_cntr_s_15_Y_9 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_9 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_9[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_9[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE clkout (
	.Q(N_17_5),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_6)
);
// @5:48
  ARI1 un5_cntr_s_1_4659 (
	.FCO(un5_cntr_s_1_4659_FCO),
	.S(un5_cntr_s_1_4659_S),
	.Y(un5_cntr_s_1_4659_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4659.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_9),
	.Y(un5_cntr_cry_1_Y_9),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4659_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_9),
	.Y(un5_cntr_cry_2_Y_9),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_9),
	.Y(un5_cntr_cry_3_Y_9),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_9),
	.Y(un5_cntr_cry_4_Y_9),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_9),
	.Y(un5_cntr_cry_5_Y_9),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_9),
	.Y(un5_cntr_cry_6_Y_9),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_9),
	.Y(un5_cntr_cry_7_Y_9),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_9),
	.Y(un5_cntr_cry_8_Y_9),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_9),
	.Y(un5_cntr_cry_9_Y_9),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_9),
	.Y(un5_cntr_cry_10_Y_9),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_9),
	.Y(un5_cntr_cry_11_Y_9),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_9),
	.Y(un5_cntr_cry_12_Y_9),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_9),
	.Y(un5_cntr_cry_13_Y_9),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_9),
	.S(un5_cntr_s_15_S_9),
	.Y(un5_cntr_s_15_Y_9),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_9),
	.Y(un5_cntr_cry_14_Y_9),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_6)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIS2TQ1 (
	.Y(clk_25MHz),
	.A(N_17_5)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_2 */

module PH_PWM_625_0_80_3_1_3 (
  state_0,
  sync_cntr,
  PWM_counter,
  act_test_duration15_2,
  act_test_duration15_3,
  sync_cntr_0_sqmuxa_0_2,
  PWM_counter_2_sqmuxa_RNIS97TJ_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
output [8:0] PWM_counter ;
input act_test_duration15_2 ;
input act_test_duration15_3 ;
input sync_cntr_0_sqmuxa_0_2 ;
input PWM_counter_2_sqmuxa_RNIS97TJ_Y ;
input clk_25MHz ;
wire state_0 ;
wire act_test_duration15_2 ;
wire act_test_duration15_3 ;
wire sync_cntr_0_sqmuxa_0_2 ;
wire PWM_counter_2_sqmuxa_RNIS97TJ_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_s;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIH40B63_Y;
wire [1:1] PWM_counter_RNIAQQ8F4_Y;
wire [2:2] PWM_counter_RNI4HL6O5_Y;
wire [3:3] PWM_counter_RNIV8G417_Y;
wire [4:4] PWM_counter_RNIR1B2A8_Y;
wire [5:5] PWM_counter_RNIOR50J9_Y;
wire [6:6] PWM_counter_RNIMM0URA_Y;
wire [8:8] PWM_counter_RNO_FCO_4;
wire [8:8] PWM_counter_RNO_Y_4;
wire [7:7] PWM_counter_RNILIRR4C_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_62 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un21_clk_en_1_RNIJ9LJ81_S ;
wire un21_clk_en_1_RNIJ9LJ81_Y ;
wire un21_clk_en_1 ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un21_clk_en_1_RNIPF5DT1_S ;
wire un21_clk_en_1_RNIPF5DT1_Y ;
wire un19_clk_enlt7 ;
wire un31_clk_en_4 ;
wire un31_clk_en ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_7 ;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_62),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNIJ9LJ81  (
	.FCO(PWM_counter_lcry_cy),
	.S(un21_clk_en_1_RNIJ9LJ81_S),
	.Y(un21_clk_en_1_RNIJ9LJ81_Y),
	.B(un21_clk_en_1),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un21_clk_en_1_RNIJ9LJ81 .INIT=20'h41300;
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNIPF5DT1  (
	.FCO(PWM_counter_Z),
	.S(un21_clk_en_1_RNIPF5DT1_S),
	.Y(un21_clk_en_1_RNIPF5DT1_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_0_2),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un21_clk_en_1_RNIPF5DT1 .INIT=20'h5CCAA;
// @41:128
  ARI1 \PWM_counter_RNIH40B63[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIH40B63_Y[0]),
	.B(PWM_counter[0]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNIH40B63[0] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIAQQ8F4[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIAQQ8F4_Y[1]),
	.B(PWM_counter[1]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIAQQ8F4[1] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI4HL6O5[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNI4HL6O5_Y[2]),
	.B(PWM_counter[2]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNI4HL6O5[2] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIV8G417[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIV8G417_Y[3]),
	.B(PWM_counter[3]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIV8G417[3] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIR1B2A8[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIR1B2A8_Y[4]),
	.B(PWM_counter[4]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIR1B2A8[4] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIOR50J9[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIOR50J9_Y[5]),
	.B(PWM_counter[5]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIOR50J9[5] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIMM0URA[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIMM0URA_Y[6]),
	.B(PWM_counter[6]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIMM0URA[6] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_4[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_4[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:128
  ARI1 \PWM_counter_RNILIRR4C[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNILIRR4C_Y[7]),
	.B(PWM_counter[7]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNILIRR4C[7] .INIT=20'h57788;
  CFG4 down_RNI61VJD (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNI61VJD.INIT=16'h8F00;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[8]),
	.B(act_test_duration15_3),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0004;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.B(PWM_counter[8]),
	.Y(N_62)
);
defparam down_RNO.INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en  (
	.A(PWM_counter[0]),
	.B(act_test_duration15_2),
	.C(un31_clk_en_4),
	.D(PWM_counter[3]),
	.Y(un31_clk_en)
);
defparam \PWM_PROC.un31_clk_en .INIT=16'h0080;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter[8]),
	.B(un19_clk_enlt7),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'hAAA2;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en_1),
	.B(down_Z),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(un31_clk_en),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFF2F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_1_3 */

module PH_PWM_625_0_80_3_0_3 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  un2_valid_brk_pwm_param,
  sync_cntr_0_sqmuxa,
  PWM_counter_2_sqmuxa_RNIS97TJ_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [8:0] brk_pwm_param ;
input pwm_config_0 ;
input un2_valid_brk_pwm_param ;
input sync_cntr_0_sqmuxa ;
output PWM_counter_2_sqmuxa_RNIS97TJ_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire un2_valid_brk_pwm_param ;
wire sync_cntr_0_sqmuxa ;
wire PWM_counter_2_sqmuxa_RNIS97TJ_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_3;
wire [0:0] start_timerce_2;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNI9JHUI1_Y;
wire [1:1] PWM_counter_RNINTRVH2_Y;
wire [2:2] PWM_counter_RNI6961H3_Y;
wire [3:3] PWM_counter_RNIMLG2G4_Y;
wire [4:4] PWM_counter_RNI73R3F5_Y;
wire [5:5] PWM_counter_RNIPH55E6_Y;
wire [6:6] PWM_counter_RNIC1G6D7_Y;
wire [8:8] PWM_counter_RNO_FCO_5;
wire [8:8] PWM_counter_RNO_Y_5;
wire [7:7] PWM_counter_RNI0IQ7C8_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIVT0Q8_S ;
wire un24_clk_en_RNIVT0Q8_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter ;
wire PWM_counter_2_sqmuxa_RNIS97TJ_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_3 ;
wire un13_clk_en_cry_0_Y_3 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_3 ;
wire un13_clk_en_cry_1_Y_3 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_3 ;
wire un13_clk_en_cry_2_Y_3 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_3 ;
wire un13_clk_en_cry_3_Y_3 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_3 ;
wire un13_clk_en_cry_4_Y_3 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_3 ;
wire un13_clk_en_cry_5_Y_3 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_3 ;
wire un13_clk_en_cry_6_Y_3 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_3 ;
wire un13_clk_en_cry_7_Y_3 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_3 ;
wire un13_clk_en_cry_8_Y_3 ;
wire un21_clk_en_1 ;
wire un21_clk_en ;
wire un31_clk_en_0 ;
wire un1_start_time ;
wire un31_clk_en_5 ;
wire un31_clk_en_6 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNIQA8E2[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNIQA8E2[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_3[1]),
	.EN(start_timerce_2[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_2[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:226
  ARI1 \PWM_PROC.un24_clk_en_RNIVT0Q8  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIVT0Q8_S),
	.Y(un24_clk_en_RNIVT0Q8_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIVT0Q8 .INIT=20'h41100;
// @41:226
  ARI1 PWM_counter_2_sqmuxa_RNIS97TJ (
	.FCO(PWM_counter),
	.S(PWM_counter_2_sqmuxa_RNIS97TJ_S),
	.Y(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam PWM_counter_2_sqmuxa_RNIS97TJ.INIT=20'h5CCAA;
// @41:226
  ARI1 \PWM_counter_RNI9JHUI1[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNI9JHUI1_Y[0]),
	.B(PWM_counter_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNI9JHUI1[0] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNINTRVH2[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNINTRVH2_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNINTRVH2[1] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNI6961H3[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNI6961H3_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNI6961H3[2] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIMLG2G4[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIMLG2G4_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIMLG2G4[3] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNI73R3F5[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI73R3F5_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI73R3F5[4] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIPH55E6[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIPH55E6_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIPH55E6[5] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIC1G6D7[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIC1G6D7_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIC1G6D7[6] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_5[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_5[8]),
	.B(PWM_counter_Z[8]),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:226
  ARI1 \PWM_counter_RNI0IQ7C8[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNI0IQ7C8_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNI0IQ7C8[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_3),
	.Y(un13_clk_en_cry_0_Y_3),
	.B(brk_pwm_param[0]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_3),
	.Y(un13_clk_en_cry_1_Y_3),
	.B(brk_pwm_param[1]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_3),
	.Y(un13_clk_en_cry_2_Y_3),
	.B(brk_pwm_param[2]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_3),
	.Y(un13_clk_en_cry_3_Y_3),
	.B(brk_pwm_param[3]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_3),
	.Y(un13_clk_en_cry_4_Y_3),
	.B(brk_pwm_param[4]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_3),
	.Y(un13_clk_en_cry_5_Y_3),
	.B(brk_pwm_param[5]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_3),
	.Y(un13_clk_en_cry_6_Y_3),
	.B(brk_pwm_param[6]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_3),
	.Y(un13_clk_en_cry_7_Y_3),
	.B(brk_pwm_param[7]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_3),
	.Y(un13_clk_en_cry_8_Y_3),
	.B(brk_pwm_param[8]),
	.C(un2_valid_brk_pwm_param),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
// @38:121
  CFG4 PWM_counter_2_sqmuxa (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam PWM_counter_2_sqmuxa.INIT=16'h8F00;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter_Z[7]),
	.C(PWM_counter_Z[8]),
	.D(un21_clk_en_1),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h4050;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[3]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'h1555;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_0  (
	.A(PWM_counter_Z[0]),
	.B(PWM_counter_Z[2]),
	.Y(un31_clk_en_0)
);
defparam \PWM_PROC.un31_clk_en_0 .INIT=4'h2;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_3[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter_Z[1]),
	.B(PWM_counter_Z[6]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[8]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0001;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.B(pwm_config_0),
	.Y(start_timerce_2[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_6  (
	.A(PWM_counter_Z[7]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[3]),
	.D(un31_clk_en_0),
	.Y(un31_clk_en_6)
);
defparam \PWM_PROC.un31_clk_en_6 .INIT=16'h0100;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.B(PWM_counter_Z[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.C(un31_clk_en_5),
	.D(un31_clk_en_6),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_0_3 */

module CMN_DEADBAND_5_0_3 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_8;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2047_3 ;
wire N_2036 ;
wire N_2027 ;
wire N_2031 ;
wire N_2061 ;
wire N_2060 ;
wire N_2033 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2047_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2036)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2027)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2031)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2027),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2061)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2027),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2060)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2031),
	.Y(N_2047_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2031),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2033)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2061),
	.Y(DB_STATE_ns_i_i_a3_8[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2060),
	.Y(DB_STATE_ns_i_i_a3_8[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2036),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2031),
	.D(N_2027),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2060),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2061),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2036),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2047_3),
	.D(N_2033),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_3 */

module cmn_debouncer_8_8_0_3 (
  gnt_brk_pwr_override,
  pwm_config_1_0,
  gnt_brk_pwr_en_2_2,
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_en_2_4,
  pwm_config_0_0,
  pwm_config_0_d0,
  GNT_BRK_PWR_EN_c,
  gnt_brk_pwr_en_1,
  filt_brk_over_curr_1,
  filt_brk_over_curr_0,
  OC_V_GNT_BRK_DRV_c,
  clk_25MHz,
  RESET_N_arst
)
;
input [5:0] gnt_brk_pwr_override ;
input pwm_config_1_0 ;
input gnt_brk_pwr_en_2_2 ;
input gnt_brk_pwr_en_2_0 ;
input gnt_brk_pwr_en_2_4 ;
input pwm_config_0_0 ;
input pwm_config_0_d0 ;
output GNT_BRK_PWR_EN_c ;
input gnt_brk_pwr_en_1 ;
input filt_brk_over_curr_1 ;
input filt_brk_over_curr_0 ;
input OC_V_GNT_BRK_DRV_c ;
input clk_25MHz ;
input RESET_N_arst ;
wire pwm_config_1_0 ;
wire gnt_brk_pwr_en_2_2 ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_en_2_4 ;
wire pwm_config_0_0 ;
wire pwm_config_0_d0 ;
wire GNT_BRK_PWR_EN_c ;
wire gnt_brk_pwr_en_1 ;
wire filt_brk_over_curr_1 ;
wire filt_brk_over_curr_0 ;
wire OC_V_GNT_BRK_DRV_c ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_2;
wire [0:0] debounce_cntr_cry_cy_Y_2;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_2;
wire [27:27] debounce_cntr_s_FCO_2;
wire [27:27] debounce_cntr_s_Y_2;
wire VCC ;
wire GND ;
wire filt_brk_over_curr ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_3 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
wire un2_GNT_BRK_PWR_EN_2_Z ;
wire un2_GNT_BRK_PWR_EN_1_Z ;
wire un2_GNT_BRK_PWR_EN_0_Z ;
wire GNT_BRK_PWR_EN_1_3_Z ;
wire un2_GNT_BRK_PWR_EN_3_Z ;
wire GNT_BRK_PWR_EN_1_Z ;
// @40:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_2[0]),
	.Y(debounce_cntr_cry_cy_Y_2[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @40:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_2[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_2[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_2[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_2[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @40:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_2[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_2[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_2[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_2[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_2[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_2[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_2[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_2[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_2[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_2[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_2[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_2[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_2[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_2[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_2[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_2[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_2[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_2[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_2[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_2[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_2[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_2[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_2[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_2[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @40:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_2[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_3),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @40:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_3)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @25:349
  CFG4 un2_GNT_BRK_PWR_EN_2 (
	.A(gnt_brk_pwr_override[2]),
	.B(gnt_brk_pwr_en_2_2),
	.C(pwm_config_0_d0),
	.D(filt_brk_over_curr),
	.Y(un2_GNT_BRK_PWR_EN_2_Z)
);
defparam un2_GNT_BRK_PWR_EN_2.INIT=16'hCCEC;
// @25:349
  CFG4 un2_GNT_BRK_PWR_EN_1 (
	.A(gnt_brk_pwr_override[0]),
	.B(gnt_brk_pwr_en_2_0),
	.C(pwm_config_0_0),
	.D(filt_brk_over_curr_0),
	.Y(un2_GNT_BRK_PWR_EN_1_Z)
);
defparam un2_GNT_BRK_PWR_EN_1.INIT=16'hCCEC;
// @25:349
  CFG4 un2_GNT_BRK_PWR_EN_0 (
	.A(gnt_brk_pwr_override[4]),
	.B(gnt_brk_pwr_en_2_4),
	.C(pwm_config_1_0),
	.D(filt_brk_over_curr_1),
	.Y(un2_GNT_BRK_PWR_EN_0_Z)
);
defparam un2_GNT_BRK_PWR_EN_0.INIT=16'hCCEC;
// @25:349
  CFG4 GNT_BRK_PWR_EN_1_3 (
	.A(gnt_brk_pwr_override[5]),
	.B(gnt_brk_pwr_override[4]),
	.C(gnt_brk_pwr_override[1]),
	.D(gnt_brk_pwr_override[0]),
	.Y(GNT_BRK_PWR_EN_1_3_Z)
);
defparam GNT_BRK_PWR_EN_1_3.INIT=16'hFFFE;
// @40:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
// @25:349
  CFG2 un2_GNT_BRK_PWR_EN_3 (
	.A(un2_GNT_BRK_PWR_EN_0_Z),
	.B(un2_GNT_BRK_PWR_EN_1_Z),
	.Y(un2_GNT_BRK_PWR_EN_3_Z)
);
defparam un2_GNT_BRK_PWR_EN_3.INIT=4'hE;
// @25:349
  CFG3 GNT_BRK_PWR_EN_1 (
	.A(gnt_brk_pwr_override[3]),
	.B(gnt_brk_pwr_override[2]),
	.C(GNT_BRK_PWR_EN_1_3_Z),
	.Y(GNT_BRK_PWR_EN_1_Z)
);
defparam GNT_BRK_PWR_EN_1.INIT=8'hFE;
// @25:349
  CFG4 GNT_BRK_PWR_EN (
	.A(gnt_brk_pwr_en_1),
	.B(un2_GNT_BRK_PWR_EN_3_Z),
	.C(un2_GNT_BRK_PWR_EN_2_Z),
	.D(GNT_BRK_PWR_EN_1_Z),
	.Y(GNT_BRK_PWR_EN_c)
);
defparam GNT_BRK_PWR_EN.INIT=16'hFCAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_3 */

module cmn_pwm_3 (
  pwm_config_1_0,
  gnt_brk_pwr_en_2_2,
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_en_2_4,
  pwm_config_0_0,
  gnt_brk_pwr_override,
  brk_pwm,
  pwm_config_0_d0,
  brk_pwm_param,
  PWM_counter,
  sync_cntr,
  state_0,
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr_0,
  filt_brk_over_curr,
  gnt_brk_pwr_en_1,
  GNT_BRK_PWR_EN_c,
  RESET_N_arst,
  sync_cntr_0_sqmuxa,
  clk_25MHz,
  PWM_counter_2_sqmuxa_RNIS97TJ_Y,
  sync_cntr_0_sqmuxa_0_2,
  act_test_duration15_3,
  act_test_duration15_2
)
;
input pwm_config_1_0 ;
input gnt_brk_pwr_en_2_2 ;
input gnt_brk_pwr_en_2_0 ;
input gnt_brk_pwr_en_2_4 ;
input pwm_config_0_0 ;
input [5:0] gnt_brk_pwr_override ;
output [1:0] brk_pwm ;
input pwm_config_0_d0 ;
input [9:0] brk_pwm_param ;
output [8:0] PWM_counter ;
input [1:0] sync_cntr ;
input state_0 ;
input OC_V_GNT_BRK_DRV_c ;
input filt_brk_over_curr_0 ;
input filt_brk_over_curr ;
input gnt_brk_pwr_en_1 ;
output GNT_BRK_PWR_EN_c ;
input RESET_N_arst ;
input sync_cntr_0_sqmuxa ;
input clk_25MHz ;
output PWM_counter_2_sqmuxa_RNIS97TJ_Y ;
input sync_cntr_0_sqmuxa_0_2 ;
input act_test_duration15_3 ;
input act_test_duration15_2 ;
wire pwm_config_1_0 ;
wire gnt_brk_pwr_en_2_2 ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_en_2_4 ;
wire pwm_config_0_0 ;
wire pwm_config_0_d0 ;
wire state_0 ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr_0 ;
wire filt_brk_over_curr ;
wire gnt_brk_pwr_en_1 ;
wire GNT_BRK_PWR_EN_c ;
wire RESET_N_arst ;
wire sync_cntr_0_sqmuxa ;
wire clk_25MHz ;
wire PWM_counter_2_sqmuxa_RNIS97TJ_Y ;
wire sync_cntr_0_sqmuxa_0_2 ;
wire act_test_duration15_3 ;
wire act_test_duration15_2 ;
wire un2_valid_brk_pwm_paramlto7_0_Z ;
wire un2_valid_brk_pwm_param ;
wire N_711 ;
wire N_710 ;
wire N_709 ;
wire N_708 ;
wire N_707 ;
wire N_706 ;
wire N_705 ;
wire N_704 ;
wire N_703 ;
wire N_702 ;
wire N_701 ;
wire N_700 ;
wire N_699 ;
wire N_698 ;
wire N_697 ;
wire N_696 ;
wire N_695 ;
wire N_694 ;
wire N_693 ;
wire N_692 ;
wire N_691 ;
wire N_690 ;
wire N_689 ;
wire N_688 ;
wire N_687 ;
wire N_686 ;
wire N_685 ;
wire N_549 ;
wire N_548 ;
wire N_547 ;
wire N_546 ;
wire N_545 ;
wire N_544 ;
wire N_543 ;
wire N_542 ;
wire N_541 ;
wire N_540 ;
wire N_539 ;
wire N_538 ;
wire N_537 ;
wire N_536 ;
wire N_535 ;
wire N_534 ;
wire N_533 ;
wire N_532 ;
wire N_531 ;
wire N_530 ;
wire N_529 ;
wire N_528 ;
wire N_527 ;
wire N_526 ;
wire N_525 ;
wire N_524 ;
wire N_523 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto7_0 (
	.A(brk_pwm_param[7]),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[4]),
	.D(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlto7_0_Z)
);
defparam un2_valid_brk_pwm_paramlto7_0.INIT=16'hEAAA;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto9 (
	.A(un2_valid_brk_pwm_paramlto7_0_Z),
	.B(brk_pwm_param[9]),
	.C(brk_pwm_param[8]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_param)
);
defparam un2_valid_brk_pwm_paramlto9.INIT=16'hFCEC;
// @41:128
  PH_PWM_625_0_80_3_1_3 i_mot_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_2(act_test_duration15_2),
	.act_test_duration15_3(act_test_duration15_3),
	.sync_cntr_0_sqmuxa_0_2(sync_cntr_0_sqmuxa_0_2),
	.PWM_counter_2_sqmuxa_RNIS97TJ_Y(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.clk_25MHz(clk_25MHz)
);
// @41:226
  PH_PWM_625_0_80_3_0_3 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[8:0]),
	.pwm_config_0(pwm_config_0_d0),
	.un2_valid_brk_pwm_param(un2_valid_brk_pwm_param),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.PWM_counter_2_sqmuxa_RNIS97TJ_Y(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @41:259
  CMN_DEADBAND_5_0_3 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_3 i_brk_filt (
	.gnt_brk_pwr_override(gnt_brk_pwr_override[5:0]),
	.pwm_config_1_0(pwm_config_0_0),
	.gnt_brk_pwr_en_2_2(gnt_brk_pwr_en_2_2),
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2_0),
	.gnt_brk_pwr_en_2_4(gnt_brk_pwr_en_2_4),
	.pwm_config_0_0(pwm_config_1_0),
	.pwm_config_0_d0(pwm_config_0_d0),
	.GNT_BRK_PWR_EN_c(GNT_BRK_PWR_EN_c),
	.gnt_brk_pwr_en_1(gnt_brk_pwr_en_1),
	.filt_brk_over_curr_1(filt_brk_over_curr),
	.filt_brk_over_curr_0(filt_brk_over_curr_0),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_3 */

module cmn_pwm_wrapper_4 (
  gnt_brk_pwr_override,
  pwm_config_1_0,
  gnt_brk_pwr_en_2_2,
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_en_2_4,
  pwm_config_0_0,
  OPB_ADDR,
  GANTRY_BRK3_IN,
  OPB_DO,
  GNT_BRK_PWR_EN_c,
  gnt_brk_pwr_en_1,
  filt_brk_over_curr_0,
  filt_brk_over_curr,
  N_1574,
  GANTRY_BRK3_IF_WE,
  N_1712,
  GNT_BRK3_PWM_LO_c,
  GNT_BRK3_PWM_HI_c,
  GANTRY_BRK3_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
input [5:0] gnt_brk_pwr_override ;
input pwm_config_1_0 ;
input gnt_brk_pwr_en_2_2 ;
input gnt_brk_pwr_en_2_0 ;
input gnt_brk_pwr_en_2_4 ;
input pwm_config_0_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK3_IN ;
input [31:0] OPB_DO ;
output GNT_BRK_PWR_EN_c ;
input gnt_brk_pwr_en_1 ;
input filt_brk_over_curr_0 ;
input filt_brk_over_curr ;
input N_1574 ;
input GANTRY_BRK3_IF_WE ;
input N_1712 ;
output GNT_BRK3_PWM_LO_c ;
output GNT_BRK3_PWM_HI_c ;
input GANTRY_BRK3_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire pwm_config_1_0 ;
wire gnt_brk_pwr_en_2_2 ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_en_2_4 ;
wire pwm_config_0_0 ;
wire GNT_BRK_PWR_EN_c ;
wire gnt_brk_pwr_en_1 ;
wire filt_brk_over_curr_0 ;
wire filt_brk_over_curr ;
wire N_1574 ;
wire GANTRY_BRK3_IF_WE ;
wire N_1712 ;
wire GNT_BRK3_PWM_LO_c ;
wire GNT_BRK3_PWM_HI_c ;
wire GANTRY_BRK3_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_1;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_3;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_3;
wire [15:15] act_test_duration_s_FCO_3;
wire [15:15] act_test_duration_s_Y_3;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [6:5] OPB_DO_10_4_1_wmux_0_S_0;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [6:5] OPB_DO_10_4_1_wmux_S_0;
wire [3:3] OPB_DO_10_4_1_wmux_0_S_1;
wire [3:3] OPB_DO_10_4_1_wmux_S_1;
wire [29:13] OPB_DO_10_4_1_wmux_0_S_2;
wire [29:13] OPB_DO_10_4_1_wmux_S_2;
wire [27:0] OPB_DO_10_4_1_wmux_0_S_3;
wire [27:0] OPB_DO_10_4_1_wmux_S_3;
wire [28:2] OPB_DO_10_4_1_wmux_0_S_4;
wire [28:2] OPB_DO_10_4_1_wmux_S_4;
wire [31:4] OPB_DO_10_4_1_wmux_0_S_5;
wire [31:4] OPB_DO_10_4_1_wmux_S_5;
wire [27:27] OPB_DO_10_4_1_wmux_0_Y;
wire [30:19] OPB_DO_10_4_1_wmux_0_S_6;
wire [30:19] OPB_DO_10_4_1_wmux_S_6;
wire [23:1] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12_Z ;
wire mot_pwm_param017_Z ;
wire N_69_i ;
wire mot_pwm_param016_Z ;
wire mot_pwm_param015_Z ;
wire mot_pwm_param018_Z ;
wire un6_pulse_200us_cntr_1_cry_11_S_2 ;
wire un6_pulse_200us_cntr_1_cry_10_S_2 ;
wire un6_pulse_200us_cntr_1_cry_6_S_2 ;
wire un6_pulse_200us_cntr_1_cry_5_S_2 ;
wire un6_pulse_200us_cntr_1_cry_4_S_2 ;
wire un6_pulse_200us_cntr_1_cry_2_S_2 ;
wire un6_pulse_200us_cntr_1_cry_1_S_2 ;
wire un6_pulse_200us_cntr_1_s_15_S_2 ;
wire un6_pulse_200us_cntr_1_cry_14_S_2 ;
wire un6_pulse_200us_cntr_1_cry_13_S_2 ;
wire pwm_control9_Z ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_2 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_2 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_2 ;
wire state28_RNO_7_S_3 ;
wire state28_RNO_7_Y_3 ;
wire state28_RNO_6_S_3 ;
wire state28_RNO_6_Y_3 ;
wire state28_RNO_5_S_3 ;
wire state28_RNO_5_Y_3 ;
wire state28_RNO_4_S_3 ;
wire state28_RNO_4_Y_3 ;
wire state28_RNO_3_S_3 ;
wire state28_RNO_3_Y_3 ;
wire state28_RNO_2_S_3 ;
wire state28_RNO_2_Y_3 ;
wire state28_RNO_1_S_3 ;
wire state28_RNO_1_Y_3 ;
wire state28_RNO_0_S_3 ;
wire state28_RNO_0_Y_3 ;
wire state28_RNO_FCO_3 ;
wire state28_RNO_S_3 ;
wire state28_RNO_Y_3 ;
wire act_test_duration_s_4630_FCO ;
wire act_test_duration_s_4630_S ;
wire act_test_duration_s_4630_Y ;
wire un6_pulse_200us_cntr_1_s_1_4660_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4660_S ;
wire un6_pulse_200us_cntr_1_s_1_4660_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_2 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_2 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_2 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_2 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_2 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_2 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_2 ;
wire un6_pulse_200us_cntr_1_s_15_Y_2 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_2 ;
wire N_1216 ;
wire N_1215 ;
wire N_1213 ;
wire N_546 ;
wire N_1218 ;
wire N_1219 ;
wire N_1220 ;
wire N_1222 ;
wire N_1212 ;
wire N_555 ;
wire N_550 ;
wire N_3608 ;
wire N_547 ;
wire N_535 ;
wire N_542 ;
wire N_1217 ;
wire N_541 ;
wire N_544 ;
wire N_556 ;
wire N_549 ;
wire N_548 ;
wire N_551 ;
wire N_543 ;
wire N_552 ;
wire N_545 ;
wire N_1214 ;
wire N_554 ;
wire N_553 ;
wire N_3606 ;
wire N_533 ;
wire N_3607 ;
wire sync_cntr_0_sqmuxa_0_2 ;
wire OPB_DO_10_sn_m5_0 ;
wire OPB_DO_10_sn_N_8_mux ;
wire N_578 ;
wire N_575 ;
wire N_568 ;
wire N_580 ;
wire N_590 ;
wire N_579 ;
wire N_581 ;
wire N_583 ;
wire N_585 ;
wire N_576 ;
wire N_589 ;
wire N_588 ;
wire N_577 ;
wire N_584 ;
wire N_582 ;
wire N_587 ;
wire N_586 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_7_1_Z ;
wire act_test_duration15_7_Z ;
wire act_test_duration15_3_Z ;
wire act_test_duration15_2_Z ;
wire state_s0_0_a3_3 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire N_567 ;
wire N_591 ;
wire N_596 ;
wire N_597 ;
wire N_598 ;
wire N_569 ;
wire N_570 ;
wire N_592 ;
wire N_593 ;
wire N_595 ;
wire N_594 ;
wire pwm_config8lt6 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_637 ;
wire pwm_config8lt9 ;
wire pulse_200us_cntr15_Z ;
wire PWM_counter_2_sqmuxa_RNIS97TJ_Y ;
wire pwm_config8lt11 ;
wire NN_1 ;
wire pwm_config8lt15 ;
wire pwm_config8 ;
wire N_8321 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_1[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_3[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_1[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_3[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK3_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK3_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK3_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK3_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK3_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK3_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK3_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK3_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK3_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK3_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK3_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK3_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK3_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK3_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK3_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK3_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK3_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK3_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK3_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK3_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK3_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK3_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK3_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK3_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK3_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK3_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK3_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK3_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK3_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK3_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK3_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK3_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_Z)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_2),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_2),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_2),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_2),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_2),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_2),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_2),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_2),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_2),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_2),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_2),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_2),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_2),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_2),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_2),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_2),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_2),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:873
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_3),
	.Y(state28_RNO_7_Y_3),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:873
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_3),
	.Y(state28_RNO_6_Y_3),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:873
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_3),
	.Y(state28_RNO_5_Y_3),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:873
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_3),
	.Y(state28_RNO_4_Y_3),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:873
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_3),
	.Y(state28_RNO_3_Y_3),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:873
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_3),
	.Y(state28_RNO_2_Y_3),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:873
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_3),
	.Y(state28_RNO_1_Y_3),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:873
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_3),
	.Y(state28_RNO_0_Y_3),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:873
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_3),
	.S(state28_RNO_S_3),
	.Y(state28_RNO_Y_3),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4630 (
	.FCO(act_test_duration_s_4630_FCO),
	.S(act_test_duration_s_4630_S),
	.Y(act_test_duration_s_4630_Y),
	.B(state_3[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4630.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_3[0]),
	.B(act_test_duration_Z[0]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4630_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_3[1]),
	.B(act_test_duration_Z[1]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_3[2]),
	.B(act_test_duration_Z[2]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_3[3]),
	.B(act_test_duration_Z[3]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_3[4]),
	.B(act_test_duration_Z[4]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_3[5]),
	.B(act_test_duration_Z[5]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_3[6]),
	.B(act_test_duration_Z[6]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_3[7]),
	.B(act_test_duration_Z[7]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_3[8]),
	.B(act_test_duration_Z[8]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_3[9]),
	.B(act_test_duration_Z[9]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_3[10]),
	.B(act_test_duration_Z[10]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_3[11]),
	.B(act_test_duration_Z[11]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_3[12]),
	.B(act_test_duration_Z[12]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_3[13]),
	.B(act_test_duration_Z[13]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_3[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_3[15]),
	.B(act_test_duration_Z[15]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_3[14]),
	.B(act_test_duration_Z[14]),
	.C(state_3[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4660 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4660_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4660_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4660_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4660.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_2),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4660_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_2),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_2),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_2),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_2),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_2),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_2),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_2),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_2),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_2),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_2),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_2),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_2),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_2),
	.S(un6_pulse_200us_cntr_1_s_15_S_2),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_2),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_2),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_2),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[6]),
	.Y(N_1216),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_0[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[5]),
	.Y(N_1215),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_0[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[3]),
	.Y(N_1213),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_1[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_2[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[24]),
	.Y(N_1218),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_2[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[25]),
	.Y(N_1219),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_3[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[26]),
	.Y(N_1220),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_3[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[28]),
	.Y(N_1222),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_4[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[1]),
	.Y(N_1212),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_3[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_5[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_4[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[27]),
	.Y(OPB_DO_10_4_1_wmux_0_Y[27]),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_3[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[29]),
	.Y(N_3608),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_2[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_3[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_4[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_3[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[7]),
	.Y(N_1217),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_5[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_4[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_5[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_5[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_4[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_5[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_5[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_5[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_6[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_3[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[4]),
	.Y(N_1214),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_5[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_6[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_5[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[31]),
	.Y(N_3606),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_5[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_3[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[30]),
	.Y(N_3607),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_6[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:242
  CFG3 sync_cntr_0_sqmuxa_0 (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_0_2)
);
defparam sync_cntr_0_sqmuxa_0.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(pwm_status_Z[11]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[11]),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(pwm_status_Z[8]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[8]),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(pwm_status_Z[1]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[1]),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[1])
);
defparam \OPB_DO_10_5_1_0[1] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(pwm_status_Z[13]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[13]),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(pwm_status_Z[23]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[23]),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(pwm_status_Z[12]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[12]),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(pwm_status_Z[14]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[14]),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(pwm_status_Z[16]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[16]),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(pwm_status_Z[18]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[18]),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(pwm_status_Z[9]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[9]),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(pwm_status_Z[22]),
	.B(OPB_DO_10_sn_m5_0),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_DO_10_5_1[22]),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h20CC;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(OPB_DO_10_sn_m5_0),
	.B(OPB_DO_10_5_1[21]),
	.C(brk_pwm_param_Z[21]),
	.D(OPB_ADDR[0]),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(pwm_control_Z[21]),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_m5_0),
	.B(OPB_DO_10_5_1[10]),
	.C(brk_pwm_param_Z[10]),
	.D(OPB_ADDR[0]),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(pwm_control_Z[10]),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_m5_0),
	.B(OPB_DO_10_5_1[17]),
	.C(brk_pwm_param_Z[17]),
	.D(OPB_ADDR[0]),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(pwm_control_Z[17]),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(OPB_DO_10_sn_m5_0),
	.B(OPB_DO_10_5_1[15]),
	.C(brk_pwm_param_Z[15]),
	.D(OPB_ADDR[0]),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(pwm_control_Z[15]),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_m5_0),
	.B(OPB_DO_10_5_1[20]),
	.C(brk_pwm_param_Z[20]),
	.D(OPB_ADDR[0]),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(pwm_control_Z[20]),
	.B(pwm_status_Z[20]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(OPB_DO_10_sn_m5_0),
	.B(OPB_DO_10_5_1[19]),
	.C(brk_pwm_param_Z[19]),
	.D(OPB_ADDR[0]),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(pwm_control_Z[19]),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h553F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_3[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG4 act_test_duration15_7 (
	.A(PWM_counter[8]),
	.B(act_test_duration15_7_1_Z),
	.C(PWM_counter[0]),
	.D(PWM_counter[7]),
	.Y(act_test_duration15_7_Z)
);
defparam act_test_duration15_7.INIT=16'h0004;
// @24:254
  CFG4 act_test_duration15_7_1 (
	.A(state_3[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[6]),
	.D(PWM_counter[3]),
	.Y(act_test_duration15_7_1_Z)
);
defparam act_test_duration15_7_1.INIT=16'h0008;
// @24:254
  CFG2 act_test_duration15_3 (
	.A(PWM_counter[4]),
	.B(PWM_counter[5]),
	.Y(act_test_duration15_3_Z)
);
defparam act_test_duration15_3.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[1]),
	.B(PWM_counter[2]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:151
  CFG2 OPB_DO_10_sn_m1_e (
	.A(GANTRY_BRK3_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(OPB_DO_10_sn_N_8_mux)
);
defparam OPB_DO_10_sn_m1_e.INIT=4'h2;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_3[1]),
	.Y(state_s0_0_a3_3)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_3),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[6]),
	.C(pulse_200us_cntr_Z[4]),
	.D(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h8000;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[12]),
	.B(pulse_200us_cntr_Z[11]),
	.C(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h02;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m5 (
	.A(GANTRY_BRK3_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_m5_0)
);
defparam OPB_DO_10_sn_m5.INIT=8'h02;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_m5_0),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'hCA00;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_3[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_m5_0),
	.D(OPB_ADDR[0]),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:262
  CFG3 \pwm_control_RNI2GKUE[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_3[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNI2GKUE[0] .INIT=8'h32;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_8_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_3),
	.B(sync_cntr_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_591),
	.C(OPB_ADDR[2]),
	.D(N_1218),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_596),
	.C(OPB_ADDR[2]),
	.D(N_3608),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_597),
	.C(OPB_ADDR[2]),
	.D(N_3607),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_598),
	.C(OPB_ADDR[2]),
	.D(N_3606),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_569),
	.C(OPB_ADDR[2]),
	.D(N_535),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_570),
	.C(OPB_ADDR[2]),
	.D(N_1213),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_592),
	.C(OPB_ADDR[2]),
	.D(N_1219),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_593),
	.C(OPB_ADDR[2]),
	.D(N_1220),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_595),
	.C(OPB_ADDR[2]),
	.D(N_1222),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_594),
	.C(OPB_ADDR[2]),
	.D(OPB_DO_10_4_1_wmux_0_Y[27]),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_574),
	.C(OPB_ADDR[2]),
	.D(N_1217),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_573),
	.C(OPB_ADDR[2]),
	.D(N_1216),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_572),
	.C(OPB_ADDR[2]),
	.D(N_1215),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_571),
	.C(OPB_ADDR[2]),
	.D(N_1214),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_567),
	.C(OPB_ADDR[2]),
	.D(N_533),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hCEC4;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_3),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_2),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_2),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_2),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_2),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_2),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @25:873
  CFG4 act_test_duration15_7_RNI8N32J (
	.A(act_test_duration15_3_Z),
	.B(act_test_duration15_7_Z),
	.C(state_s0_0_a3_3),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_7_RNI8N32J.INIT=16'hF8F0;
// @24:325
  CFG3 pwm_override_o (
	.A(state_3[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(NN_1)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(NN_1),
	.Y(GNT_BRK3_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(NN_1),
	.Y(GNT_BRK3_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_580),
	.C(OPB_ADDR[2]),
	.D(N_546),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_590),
	.C(OPB_ADDR[2]),
	.D(N_556),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_589),
	.C(OPB_ADDR[2]),
	.D(N_555),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_588),
	.C(OPB_ADDR[2]),
	.D(N_554),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_587),
	.C(OPB_ADDR[2]),
	.D(N_553),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_586),
	.C(OPB_ADDR[2]),
	.D(N_552),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_585),
	.C(OPB_ADDR[2]),
	.D(N_551),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_584),
	.C(OPB_ADDR[2]),
	.D(N_550),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_579),
	.C(OPB_ADDR[2]),
	.D(N_545),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_577),
	.C(OPB_ADDR[2]),
	.D(N_543),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_568),
	.C(OPB_ADDR[2]),
	.D(N_1212),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_578),
	.C(OPB_ADDR[2]),
	.D(N_544),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_575),
	.C(OPB_ADDR[2]),
	.D(N_541),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_583),
	.C(OPB_ADDR[2]),
	.D(N_549),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_582),
	.C(OPB_ADDR[2]),
	.D(N_548),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_581),
	.C(OPB_ADDR[2]),
	.D(N_547),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(OPB_DO_10_sn_N_8_mux),
	.B(N_576),
	.C(OPB_ADDR[2]),
	.D(N_542),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hCEC4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:142
  CFG4 pwm_control9 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[0]),
	.C(N_1712),
	.D(GANTRY_BRK3_IF_WE),
	.Y(pwm_control9_Z)
);
defparam pwm_control9.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param018 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[0]),
	.C(N_1712),
	.D(GANTRY_BRK3_IF_WE),
	.Y(mot_pwm_param018_Z)
);
defparam mot_pwm_param018.INIT=16'h1000;
// @24:122
  CFG4 mot_pwm_param017 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[0]),
	.C(N_1574),
	.D(GANTRY_BRK3_IF_WE),
	.Y(mot_pwm_param017_Z)
);
defparam mot_pwm_param017.INIT=16'h0800;
// @24:122
  CFG4 mot_pwm_param016 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[0]),
	.C(N_1574),
	.D(GANTRY_BRK3_IF_WE),
	.Y(mot_pwm_param016_Z)
);
defparam mot_pwm_param016.INIT=16'h0200;
// @24:122
  CFG4 mot_pwm_param015 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[0]),
	.C(N_1574),
	.D(GANTRY_BRK3_IF_WE),
	.Y(mot_pwm_param015_Z)
);
defparam mot_pwm_param015.INIT=16'h0400;
// @24:107
  CFG4 pwm_config12 (
	.A(OPB_ADDR[1]),
	.B(OPB_ADDR[0]),
	.C(N_1574),
	.D(GANTRY_BRK3_IF_WE),
	.Y(pwm_config12_Z)
);
defparam pwm_config12.INIT=16'h0100;
// @24:280
  CLOCK_DIV_11_2 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_3 pwm_0 (
	.pwm_config_1_0(pwm_config_0_0),
	.gnt_brk_pwr_en_2_2(gnt_brk_pwr_en_2_2),
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2_0),
	.gnt_brk_pwr_en_2_4(gnt_brk_pwr_en_2_4),
	.pwm_config_0_0(pwm_config_1_0),
	.gnt_brk_pwr_override({gnt_brk_pwr_override[5:3], NN_1, gnt_brk_pwr_override[1:0]}),
	.brk_pwm(brk_pwm[1:0]),
	.pwm_config_0_d0(pwm_config_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.PWM_counter(PWM_counter[8:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr_0(filt_brk_over_curr),
	.filt_brk_over_curr(filt_brk_over_curr_0),
	.gnt_brk_pwr_en_1(gnt_brk_pwr_en_1),
	.GNT_BRK_PWR_EN_c(GNT_BRK_PWR_EN_c),
	.RESET_N_arst(RESET_N_arst),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.clk_25MHz(clk_25MHz),
	.PWM_counter_2_sqmuxa_RNIS97TJ_Y(PWM_counter_2_sqmuxa_RNIS97TJ_Y),
	.sync_cntr_0_sqmuxa_0_2(sync_cntr_0_sqmuxa_0_2),
	.act_test_duration15_3(act_test_duration15_3_Z),
	.act_test_duration15_2(act_test_duration15_2_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_4 */

module CLOCK_DIV_11_3 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_10;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_10 ;
wire GND ;
wire un1_cntrlto15_7_Z ;
wire un5_cntr_cry_4_S_10 ;
wire un5_cntr_cry_3_S_10 ;
wire un5_cntr_cry_2_S_10 ;
wire un5_cntr_cry_1_S_10 ;
wire N_17_6 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_10 ;
wire un5_cntr_cry_14_S_10 ;
wire un5_cntr_cry_13_S_10 ;
wire un5_cntr_cry_12_S_10 ;
wire un5_cntr_cry_11_S_10 ;
wire un5_cntr_cry_10_S_10 ;
wire un5_cntr_cry_9_S_10 ;
wire un5_cntr_cry_8_S_10 ;
wire un5_cntr_cry_7_S_10 ;
wire un5_cntr_cry_6_S_10 ;
wire un5_cntr_s_1_4661_FCO ;
wire un5_cntr_s_1_4661_S ;
wire un5_cntr_s_1_4661_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_10 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_10 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_10 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_10 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_10 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_10 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_10 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_10 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_10 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_10 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_10 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_10 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_10 ;
wire un5_cntr_s_15_FCO_10 ;
wire un5_cntr_s_15_Y_10 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_10 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_0 ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_10[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE clkout (
	.Q(N_17_6),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_7_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_4661 (
	.FCO(un5_cntr_s_1_4661_FCO),
	.S(un5_cntr_s_1_4661_S),
	.Y(un5_cntr_s_1_4661_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4661.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_10),
	.Y(un5_cntr_cry_1_Y_10),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4661_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_10),
	.Y(un5_cntr_cry_2_Y_10),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_10),
	.Y(un5_cntr_cry_3_Y_10),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_10),
	.Y(un5_cntr_cry_4_Y_10),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_10),
	.Y(un5_cntr_cry_5_Y_10),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_10),
	.Y(un5_cntr_cry_6_Y_10),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_10),
	.Y(un5_cntr_cry_7_Y_10),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_10),
	.Y(un5_cntr_cry_8_Y_10),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_10),
	.Y(un5_cntr_cry_9_Y_10),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_10),
	.Y(un5_cntr_cry_10_Y_10),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_10),
	.Y(un5_cntr_cry_11_Y_10),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_10),
	.Y(un5_cntr_cry_12_Y_10),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_10),
	.Y(un5_cntr_cry_13_Y_10),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_10),
	.S(un5_cntr_s_15_S_10),
	.Y(un5_cntr_s_15_Y_10),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_10),
	.Y(un5_cntr_cry_14_Y_10),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_0),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_0)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_0),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNI4UU13 (
	.Y(clk_25MHz),
	.A(N_17_6)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_3 */

module PH_PWM_625_0_80_3_1_4 (
  state_0,
  sync_cntr,
  PWM_counter,
  act_test_duration15_2,
  act_test_duration15_3,
  sync_cntr_0_sqmuxa_0_1,
  PWM_counter_2_sqmuxa_RNIS6J1D_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
output [8:0] PWM_counter ;
input act_test_duration15_2 ;
input act_test_duration15_3 ;
input sync_cntr_0_sqmuxa_0_1 ;
input PWM_counter_2_sqmuxa_RNIS6J1D_Y ;
input clk_25MHz ;
wire state_0 ;
wire act_test_duration15_2 ;
wire act_test_duration15_3 ;
wire sync_cntr_0_sqmuxa_0_1 ;
wire PWM_counter_2_sqmuxa_RNIS6J1D_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_s;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNI9V3922_Y;
wire [1:1] PWM_counter_RNIA2UDS2_Y;
wire [2:2] PWM_counter_RNIC6OIM3_Y;
wire [3:3] PWM_counter_RNIFBING4_Y;
wire [4:4] PWM_counter_RNIJHCSA5_Y;
wire [5:5] PWM_counter_RNIOO6156_Y;
wire [6:6] PWM_counter_RNIU016V6_Y;
wire [8:8] PWM_counter_RNO_FCO_6;
wire [8:8] PWM_counter_RNO_Y_6;
wire [7:7] PWM_counter_RNI5ARAP7_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_62 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un21_clk_en_1_RNIRMEMQ_S ;
wire un21_clk_en_1_RNIRMEMQ_Y ;
wire un21_clk_en_1 ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un21_clk_en_1_RNI9T9481_S ;
wire un21_clk_en_1_RNI9T9481_Y ;
wire un19_clk_enlt7 ;
wire un31_clk_en_4 ;
wire un31_clk_en ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_7 ;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_62),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNIRMEMQ  (
	.FCO(PWM_counter_lcry_cy),
	.S(un21_clk_en_1_RNIRMEMQ_S),
	.Y(un21_clk_en_1_RNIRMEMQ_Y),
	.B(un21_clk_en_1),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un21_clk_en_1_RNIRMEMQ .INIT=20'h41300;
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNI9T9481  (
	.FCO(PWM_counter_Z),
	.S(un21_clk_en_1_RNI9T9481_S),
	.Y(un21_clk_en_1_RNI9T9481_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_0_1),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un21_clk_en_1_RNI9T9481 .INIT=20'h5CCAA;
// @41:128
  ARI1 \PWM_counter_RNI9V3922[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNI9V3922_Y[0]),
	.B(PWM_counter[0]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNI9V3922[0] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIA2UDS2[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIA2UDS2_Y[1]),
	.B(PWM_counter[1]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIA2UDS2[1] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIC6OIM3[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIC6OIM3_Y[2]),
	.B(PWM_counter[2]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIC6OIM3[2] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIFBING4[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIFBING4_Y[3]),
	.B(PWM_counter[3]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIFBING4[3] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIJHCSA5[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIJHCSA5_Y[4]),
	.B(PWM_counter[4]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIJHCSA5[4] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIOO6156[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIOO6156_Y[5]),
	.B(PWM_counter[5]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIOO6156[5] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIU016V6[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIU016V6_Y[6]),
	.B(PWM_counter[6]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIU016V6[6] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_6[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_6[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:128
  ARI1 \PWM_counter_RNI5ARAP7[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNI5ARAP7_Y[7]),
	.B(PWM_counter[7]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNI5ARAP7[7] .INIT=20'h57788;
  CFG4 down_RNI6EI17 (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNI6EI17.INIT=16'h8F00;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[8]),
	.B(act_test_duration15_3),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0004;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.B(PWM_counter[8]),
	.Y(N_62)
);
defparam down_RNO.INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en  (
	.A(PWM_counter[0]),
	.B(act_test_duration15_2),
	.C(un31_clk_en_4),
	.D(PWM_counter[3]),
	.Y(un31_clk_en)
);
defparam \PWM_PROC.un31_clk_en .INIT=16'h0080;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter[8]),
	.B(un19_clk_enlt7),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'hAAA2;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en_1),
	.B(down_Z),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(un31_clk_en),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFF2F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_1_4 */

module PH_PWM_625_0_80_3_0_4 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  un2_valid_brk_pwm_paramlto9_0,
  sync_cntr_0_sqmuxa,
  PWM_counter_2_sqmuxa_RNIS6J1D_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [8:0] brk_pwm_param ;
input pwm_config_0 ;
input un2_valid_brk_pwm_paramlto9_0 ;
input sync_cntr_0_sqmuxa ;
output PWM_counter_2_sqmuxa_RNIS6J1D_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire un2_valid_brk_pwm_paramlto9_0 ;
wire sync_cntr_0_sqmuxa ;
wire PWM_counter_2_sqmuxa_RNIS6J1D_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_4;
wire [0:0] start_timerce_3;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIP3L231_Y;
wire [1:1] PWM_counter_RNIN1N3P1_Y;
wire [2:2] PWM_counter_RNIM0P4F2_Y;
wire [3:3] PWM_counter_RNIM0R553_Y;
wire [4:4] PWM_counter_RNIN1T6R3_Y;
wire [5:5] PWM_counter_RNIP3V7H4_Y;
wire [6:6] PWM_counter_RNIS61975_Y;
wire [8:8] PWM_counter_RNO_FCO_7;
wire [8:8] PWM_counter_RNO_Y_7;
wire [7:7] PWM_counter_RNI0B3AT5_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIF4O67_S ;
wire un24_clk_en_RNIF4O67_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter ;
wire PWM_counter_2_sqmuxa_RNIS6J1D_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_2 ;
wire un13_clk_en_cry_0_Y_2 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_2 ;
wire un13_clk_en_cry_1_Y_2 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_2 ;
wire un13_clk_en_cry_2_Y_2 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_2 ;
wire un13_clk_en_cry_3_Y_2 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_2 ;
wire un13_clk_en_cry_4_Y_2 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_2 ;
wire un13_clk_en_cry_5_Y_2 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_2 ;
wire un13_clk_en_cry_6_Y_2 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_2 ;
wire un13_clk_en_cry_7_Y_2 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_2 ;
wire un13_clk_en_cry_8_Y_2 ;
wire un21_clk_en_1 ;
wire un21_clk_en ;
wire un31_clk_en_0 ;
wire un1_start_time ;
wire un31_clk_en_5 ;
wire un31_clk_en_6 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNI2MHT7[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNI2MHT7[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_4[1]),
	.EN(start_timerce_3[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_3[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:226
  ARI1 \PWM_PROC.un24_clk_en_RNIF4O67  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIF4O67_S),
	.Y(un24_clk_en_RNIF4O67_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIF4O67 .INIT=20'h41100;
// @41:226
  ARI1 PWM_counter_2_sqmuxa_RNIS6J1D (
	.FCO(PWM_counter),
	.S(PWM_counter_2_sqmuxa_RNIS6J1D_S),
	.Y(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam PWM_counter_2_sqmuxa_RNIS6J1D.INIT=20'h5CCAA;
// @41:226
  ARI1 \PWM_counter_RNIP3L231[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIP3L231_Y[0]),
	.B(PWM_counter_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNIP3L231[0] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIN1N3P1[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIN1N3P1_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIN1N3P1[1] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIM0P4F2[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIM0P4F2_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIM0P4F2[2] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIM0R553[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIM0R553_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIM0R553[3] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIN1T6R3[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIN1T6R3_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIN1T6R3[4] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIP3V7H4[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIP3V7H4_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIP3V7H4[5] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIS61975[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIS61975_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIS61975[6] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_7[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_7[8]),
	.B(PWM_counter_Z[8]),
	.C(PWM_counter_0),
	.D(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:226
  ARI1 \PWM_counter_RNI0B3AT5[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNI0B3AT5_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNI0B3AT5[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_2),
	.Y(un13_clk_en_cry_0_Y_2),
	.B(brk_pwm_param[0]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_2),
	.Y(un13_clk_en_cry_1_Y_2),
	.B(brk_pwm_param[1]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_2),
	.Y(un13_clk_en_cry_2_Y_2),
	.B(brk_pwm_param[2]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_2),
	.Y(un13_clk_en_cry_3_Y_2),
	.B(brk_pwm_param[3]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_2),
	.Y(un13_clk_en_cry_4_Y_2),
	.B(brk_pwm_param[4]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_2),
	.Y(un13_clk_en_cry_5_Y_2),
	.B(brk_pwm_param[5]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_2),
	.Y(un13_clk_en_cry_6_Y_2),
	.B(brk_pwm_param[6]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_2),
	.Y(un13_clk_en_cry_7_Y_2),
	.B(brk_pwm_param[7]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_2),
	.Y(un13_clk_en_cry_8_Y_2),
	.B(brk_pwm_param[8]),
	.C(un2_valid_brk_pwm_paramlto9_0),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
// @38:121
  CFG4 PWM_counter_2_sqmuxa (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam PWM_counter_2_sqmuxa.INIT=16'h8F00;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter_Z[7]),
	.C(PWM_counter_Z[8]),
	.D(un21_clk_en_1),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h4050;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[3]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'h1555;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_0  (
	.A(PWM_counter_Z[0]),
	.B(PWM_counter_Z[2]),
	.Y(un31_clk_en_0)
);
defparam \PWM_PROC.un31_clk_en_0 .INIT=4'h2;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_4[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter_Z[1]),
	.B(PWM_counter_Z[6]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[8]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0001;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.B(pwm_config_0),
	.Y(start_timerce_3[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_6  (
	.A(PWM_counter_Z[7]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[3]),
	.D(un31_clk_en_0),
	.Y(un31_clk_en_6)
);
defparam \PWM_PROC.un31_clk_en_6 .INIT=16'h0100;
// @38:85
  CFG2 down_RNO (
	.A(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.B(PWM_counter_Z[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.C(un31_clk_en_5),
	.D(un31_clk_en_6),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_0_4 */

module CMN_DEADBAND_5_0_4 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_7;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2083_3 ;
wire N_2072 ;
wire N_2063 ;
wire N_2067 ;
wire N_2097 ;
wire N_2096 ;
wire N_2069 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2083_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2072)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2063)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2067)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2063),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2097)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2063),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2096)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2067),
	.Y(N_2083_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2067),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2069)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2097),
	.Y(DB_STATE_ns_i_i_a3_7[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2096),
	.Y(DB_STATE_ns_i_i_a3_7[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2072),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2067),
	.D(N_2063),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2096),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2097),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2072),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2083_3),
	.D(N_2069),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_4 */

module cmn_debouncer_8_8_0_4 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_3;
wire [0:0] debounce_cntr_cry_cy_Y_3;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_3;
wire [27:27] debounce_cntr_s_FCO_3;
wire [27:27] debounce_cntr_s_Y_3;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_4 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @40:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_3[0]),
	.Y(debounce_cntr_cry_cy_Y_3[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @40:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_3[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_3[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_3[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_3[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @40:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_3[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_3[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_3[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_3[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_3[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_3[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_3[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_3[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_3[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_3[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_3[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_3[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_3[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_3[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_3[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_3[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_3[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_3[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_3[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_3[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_3[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_3[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_3[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_3[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @40:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_3[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_4),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @40:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_4)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @40:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_4 */

module cmn_pwm_4 (
  brk_pwm,
  pwm_config_0,
  brk_pwm_param,
  PWM_counter,
  sync_cntr,
  state_0,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  sync_cntr_0_sqmuxa,
  clk_25MHz,
  PWM_counter_2_sqmuxa_RNIS6J1D_Y,
  sync_cntr_0_sqmuxa_0_1,
  act_test_duration15_3,
  act_test_duration15_2
)
;
output [1:0] brk_pwm ;
input pwm_config_0 ;
input [9:0] brk_pwm_param ;
output [8:0] PWM_counter ;
input [1:0] sync_cntr ;
input state_0 ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input sync_cntr_0_sqmuxa ;
input clk_25MHz ;
output PWM_counter_2_sqmuxa_RNIS6J1D_Y ;
input sync_cntr_0_sqmuxa_0_1 ;
input act_test_duration15_3 ;
input act_test_duration15_2 ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire sync_cntr_0_sqmuxa ;
wire clk_25MHz ;
wire PWM_counter_2_sqmuxa_RNIS6J1D_Y ;
wire sync_cntr_0_sqmuxa_0_1 ;
wire act_test_duration15_3 ;
wire act_test_duration15_2 ;
wire un2_valid_brk_pwm_paramlto7_0_Z ;
wire un2_valid_brk_pwm_paramlto9_0 ;
wire N_684 ;
wire N_683 ;
wire N_682 ;
wire N_681 ;
wire N_680 ;
wire N_679 ;
wire N_678 ;
wire N_677 ;
wire N_676 ;
wire N_675 ;
wire N_674 ;
wire N_673 ;
wire N_672 ;
wire N_671 ;
wire N_670 ;
wire N_669 ;
wire N_668 ;
wire N_667 ;
wire N_666 ;
wire N_665 ;
wire N_664 ;
wire N_663 ;
wire N_662 ;
wire N_661 ;
wire N_660 ;
wire N_659 ;
wire N_658 ;
wire N_522 ;
wire N_521 ;
wire N_520 ;
wire N_519 ;
wire N_518 ;
wire N_517 ;
wire N_516 ;
wire N_515 ;
wire N_514 ;
wire N_513 ;
wire N_512 ;
wire N_511 ;
wire N_510 ;
wire N_509 ;
wire N_508 ;
wire N_507 ;
wire N_506 ;
wire N_505 ;
wire N_504 ;
wire N_503 ;
wire N_502 ;
wire N_501 ;
wire N_500 ;
wire N_499 ;
wire N_498 ;
wire N_497 ;
wire N_496 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto7_0 (
	.A(brk_pwm_param[7]),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[4]),
	.D(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlto7_0_Z)
);
defparam un2_valid_brk_pwm_paramlto7_0.INIT=16'hEAAA;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto9 (
	.A(un2_valid_brk_pwm_paramlto7_0_Z),
	.B(brk_pwm_param[9]),
	.C(brk_pwm_param[8]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlto9_0)
);
defparam un2_valid_brk_pwm_paramlto9.INIT=16'hFCEC;
// @41:128
  PH_PWM_625_0_80_3_1_4 i_mot_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_2(act_test_duration15_2),
	.act_test_duration15_3(act_test_duration15_3),
	.sync_cntr_0_sqmuxa_0_1(sync_cntr_0_sqmuxa_0_1),
	.PWM_counter_2_sqmuxa_RNIS6J1D_Y(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.clk_25MHz(clk_25MHz)
);
// @41:226
  PH_PWM_625_0_80_3_0_4 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[8:0]),
	.pwm_config_0(pwm_config_0),
	.un2_valid_brk_pwm_paramlto9_0(un2_valid_brk_pwm_paramlto9_0),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.PWM_counter_2_sqmuxa_RNIS6J1D_Y(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @41:259
  CMN_DEADBAND_5_0_4 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_4 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_4 */

module cmn_pwm_wrapper_3 (
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_override_0,
  OPB_ADDR,
  GANTRY_BRK1_RET_IN,
  OPB_DO,
  N_1690,
  N_1691,
  N_1705,
  GNT_BRK1_RET_PWM_LO_c,
  GNT_BRK1_RET_PWM_HI_c,
  GANTRY_BRK1_RET_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
output gnt_brk_pwr_en_2_0 ;
output gnt_brk_pwr_override_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK1_RET_IN ;
input [31:0] OPB_DO ;
input N_1690 ;
input N_1691 ;
input N_1705 ;
output GNT_BRK1_RET_PWM_LO_c ;
output GNT_BRK1_RET_PWM_HI_c ;
input GANTRY_BRK1_RET_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_override_0 ;
wire N_1690 ;
wire N_1691 ;
wire N_1705 ;
wire GNT_BRK1_RET_PWM_LO_c ;
wire GNT_BRK1_RET_PWM_HI_c ;
wire GANTRY_BRK1_RET_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_2;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_4;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_2;
wire [15:15] act_test_duration_s_FCO_2;
wire [15:15] act_test_duration_s_Y_2;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [23:0] OPB_DO_10_4_1_wmux_0_S;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [23:0] OPB_DO_10_4_1_0_wmux_S;
wire [27:21] OPB_DO_10_4_1_wmux_0_S_0;
wire [27:21] OPB_DO_10_4_1_wmux_S_0;
wire [31:17] OPB_DO_10_4_1_wmux_0_S_1;
wire [31:17] OPB_DO_10_4_1_wmux_S_1;
wire [18:2] OPB_DO_10_4_1_wmux_0_S_2;
wire [18:2] OPB_DO_10_4_1_wmux_S_2;
wire [30:22] OPB_DO_10_4_1_wmux_0_S_3;
wire [30:22] OPB_DO_10_4_1_wmux_S_3;
wire [28:1] OPB_DO_10_4_1_wmux_0_S_5;
wire [28:1] OPB_DO_10_4_1_wmux_S_5;
wire [15:5] OPB_DO_10_4_1_wmux_0_S_6;
wire [15:5] OPB_DO_10_4_1_wmux_S_6;
wire [20:4] OPB_DO_10_4_1_wmux_0_S_4;
wire [20:4] OPB_DO_10_4_1_wmux_S_4;
wire [23:1] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_3 ;
wire un6_pulse_200us_cntr_1_cry_10_S_3 ;
wire un6_pulse_200us_cntr_1_cry_6_S_3 ;
wire un6_pulse_200us_cntr_1_cry_5_S_3 ;
wire un6_pulse_200us_cntr_1_cry_4_S_3 ;
wire un6_pulse_200us_cntr_1_cry_2_S_3 ;
wire un6_pulse_200us_cntr_1_cry_1_S_3 ;
wire un6_pulse_200us_cntr_1_s_15_S_3 ;
wire un6_pulse_200us_cntr_1_cry_14_S_3 ;
wire un6_pulse_200us_cntr_1_cry_13_S_3 ;
wire pwm_control9_0_a2_3 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_3 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_3 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_3 ;
wire state28_RNO_7_S_2 ;
wire state28_RNO_7_Y_2 ;
wire state28_RNO_6_S_2 ;
wire state28_RNO_6_Y_2 ;
wire state28_RNO_5_S_2 ;
wire state28_RNO_5_Y_2 ;
wire state28_RNO_4_S_2 ;
wire state28_RNO_4_Y_2 ;
wire state28_RNO_3_S_2 ;
wire state28_RNO_3_Y_2 ;
wire state28_RNO_2_S_2 ;
wire state28_RNO_2_Y_2 ;
wire state28_RNO_1_S_2 ;
wire state28_RNO_1_Y_2 ;
wire state28_RNO_0_S_2 ;
wire state28_RNO_0_Y_2 ;
wire state28_RNO_FCO_4 ;
wire state28_RNO_S_2 ;
wire state28_RNO_Y_2 ;
wire act_test_duration_s_4629_FCO ;
wire act_test_duration_s_4629_S ;
wire act_test_duration_s_4629_Y ;
wire un6_pulse_200us_cntr_1_s_1_4662_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4662_S ;
wire un6_pulse_200us_cntr_1_s_1_4662_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_3 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_3 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_3 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_3 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_3 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_3 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_3 ;
wire un6_pulse_200us_cntr_1_s_15_Y_3 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_3 ;
wire N_556 ;
wire N_554 ;
wire N_533 ;
wire N_3364 ;
wire N_3360 ;
wire N_549 ;
wire N_550 ;
wire N_535 ;
wire N_555 ;
wire N_1319 ;
wire N_1322 ;
wire N_3357 ;
wire N_3358 ;
wire N_551 ;
wire N_3362 ;
wire N_3363 ;
wire N_1324 ;
wire N_553 ;
wire N_1320 ;
wire N_3359 ;
wire N_3361 ;
wire N_552 ;
wire N_1321 ;
wire N_545 ;
wire N_544 ;
wire N_543 ;
wire N_541 ;
wire N_547 ;
wire N_546 ;
wire N_542 ;
wire N_548 ;
wire N_1323 ;
wire sync_cntr_0_sqmuxa_0_1 ;
wire OPB_DO_10_sn_m5_0_a2_0 ;
wire N_1752 ;
wire N_590 ;
wire N_568 ;
wire N_586 ;
wire N_587 ;
wire N_584 ;
wire N_580 ;
wire N_588 ;
wire N_583 ;
wire N_589 ;
wire N_577 ;
wire N_578 ;
wire N_579 ;
wire N_585 ;
wire N_575 ;
wire N_576 ;
wire N_582 ;
wire N_581 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_7_1_Z ;
wire act_test_duration15_7_Z ;
wire act_test_duration15_3_Z ;
wire act_test_duration15_2_Z ;
wire state_s0_0_a3_4 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire N_567 ;
wire N_569 ;
wire N_598 ;
wire N_597 ;
wire N_596 ;
wire N_595 ;
wire N_594 ;
wire N_593 ;
wire N_592 ;
wire N_591 ;
wire pwm_config8lt6 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_570 ;
wire pulse_200us_cntr15_Z ;
wire N_5160 ;
wire pwm_config8lt9 ;
wire PWM_counter_2_sqmuxa_RNIS6J1D_Y ;
wire pwm_config8lt11 ;
wire pwm_config8lt15 ;
wire filt_brk_over_curr ;
wire pwm_config8 ;
wire N_1732 ;
wire N_8322 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_2[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_4[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_2[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_4[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK1_RET_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK1_RET_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK1_RET_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK1_RET_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK1_RET_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK1_RET_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK1_RET_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK1_RET_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK1_RET_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK1_RET_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK1_RET_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK1_RET_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK1_RET_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK1_RET_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK1_RET_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK1_RET_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK1_RET_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK1_RET_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK1_RET_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK1_RET_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK1_RET_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK1_RET_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK1_RET_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK1_RET_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK1_RET_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK1_RET_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK1_RET_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK1_RET_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK1_RET_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK1_RET_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK1_RET_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK1_RET_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_3)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_3),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_3),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_3),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_3),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_3),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_3),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_3),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_3),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_3),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_3),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_3),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_3),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_3),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_3),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_3),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_3),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_3),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:894
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_2),
	.Y(state28_RNO_7_Y_2),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:894
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_2),
	.Y(state28_RNO_6_Y_2),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:894
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_2),
	.Y(state28_RNO_5_Y_2),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:894
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_2),
	.Y(state28_RNO_4_Y_2),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:894
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_2),
	.Y(state28_RNO_3_Y_2),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:894
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_2),
	.Y(state28_RNO_2_Y_2),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:894
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_2),
	.Y(state28_RNO_1_Y_2),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:894
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_2),
	.Y(state28_RNO_0_Y_2),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:894
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_4),
	.S(state28_RNO_S_2),
	.Y(state28_RNO_Y_2),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4629 (
	.FCO(act_test_duration_s_4629_FCO),
	.S(act_test_duration_s_4629_S),
	.Y(act_test_duration_s_4629_Y),
	.B(state_4[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4629.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_2[0]),
	.B(act_test_duration_Z[0]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4629_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_2[1]),
	.B(act_test_duration_Z[1]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_2[2]),
	.B(act_test_duration_Z[2]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_2[3]),
	.B(act_test_duration_Z[3]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_2[4]),
	.B(act_test_duration_Z[4]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_2[5]),
	.B(act_test_duration_Z[5]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_2[6]),
	.B(act_test_duration_Z[6]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_2[7]),
	.B(act_test_duration_Z[7]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_2[8]),
	.B(act_test_duration_Z[8]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_2[9]),
	.B(act_test_duration_Z[9]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_2[10]),
	.B(act_test_duration_Z[10]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_2[11]),
	.B(act_test_duration_Z[11]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_2[12]),
	.B(act_test_duration_Z[12]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_2[13]),
	.B(act_test_duration_Z[13]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_2[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_2[15]),
	.B(act_test_duration_Z[15]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_2[14]),
	.B(act_test_duration_Z[14]),
	.C(state_4[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4662 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4662_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4662_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4662_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4662.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_3),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4662_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_3),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_3),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_3),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_3),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_3),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_3),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_3),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_3),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_3),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_3),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_3),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_3),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_3),
	.S(un6_pulse_200us_cntr_1_s_15_S_3),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_3),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_3),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_3),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_0_wmux_S[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_0[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_0_wmux_S[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[31]),
	.Y(N_3364),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_1[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[27]),
	.Y(N_3360),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_0[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_2[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_1[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_2[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_3[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[3]),
	.Y(N_1319),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_5[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[6]),
	.Y(N_1322),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_6[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[1]),
	.Y(N_3357),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_5[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[25]),
	.Y(N_3358),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_5[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_2[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[29]),
	.Y(N_3362),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_3[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[30]),
	.Y(N_3363),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_3[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[24]),
	.Y(N_1324),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_5[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_4[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[4]),
	.Y(N_1320),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_4[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[26]),
	.Y(N_3359),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_5[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[28]),
	.Y(N_3361),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_5[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_5[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[5]),
	.Y(N_1321),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_6[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_4[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_6[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_6[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_6[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_4[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_6[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_5[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_6[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[7]),
	.Y(N_1323),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_6[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:242
  CFG3 sync_cntr_0_sqmuxa_0 (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_0_1)
);
defparam sync_cntr_0_sqmuxa_0.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_5_1[23]),
	.D(N_1752),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[1]),
	.C(OPB_DO_10_5_1[1]),
	.D(N_1752),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[1])
);
defparam \OPB_DO_10_5_1_0[1] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_5_1[19]),
	.D(N_1752),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[20]),
	.C(OPB_DO_10_5_1[20]),
	.D(N_1752),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(brk_pwm_param_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_5_1[17]),
	.D(N_1752),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_5_1[13]),
	.D(N_1752),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_5_1[21]),
	.D(N_1752),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[16]),
	.C(OPB_DO_10_5_1[16]),
	.D(N_1752),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[22]),
	.C(OPB_DO_10_5_1[22]),
	.D(N_1752),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_5_1[10]),
	.D(N_1752),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_5_1[11]),
	.D(N_1752),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(OPB_DO_10_5_1[12]),
	.C(brk_pwm_param_Z[12]),
	.D(OPB_ADDR[0]),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(pwm_status_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_ADDR[0]),
	.D(N_1752),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(OPB_DO_10_5_1[18]),
	.C(brk_pwm_param_Z[18]),
	.D(OPB_ADDR[0]),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(pwm_status_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_ADDR[0]),
	.D(N_1752),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(OPB_DO_10_5_1[8]),
	.C(brk_pwm_param_Z[8]),
	.D(OPB_ADDR[0]),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(pwm_status_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_ADDR[0]),
	.D(N_1752),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(OPB_DO_10_5_1[9]),
	.C(brk_pwm_param_Z[9]),
	.D(OPB_ADDR[0]),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(pwm_status_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_ADDR[0]),
	.D(N_1752),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(OPB_DO_10_5_1[15]),
	.C(brk_pwm_param_Z[15]),
	.D(OPB_ADDR[0]),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(pwm_status_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_ADDR[0]),
	.D(N_1752),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(OPB_DO_10_sn_m5_0_a2_0),
	.B(OPB_DO_10_5_1[14]),
	.C(brk_pwm_param_Z[14]),
	.D(OPB_ADDR[0]),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(pwm_status_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_ADDR[0]),
	.D(N_1752),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h353F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_4[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG4 act_test_duration15_7 (
	.A(PWM_counter[8]),
	.B(act_test_duration15_7_1_Z),
	.C(PWM_counter[0]),
	.D(PWM_counter[7]),
	.Y(act_test_duration15_7_Z)
);
defparam act_test_duration15_7.INIT=16'h0004;
// @24:254
  CFG4 act_test_duration15_7_1 (
	.A(state_4[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[6]),
	.D(PWM_counter[3]),
	.Y(act_test_duration15_7_1_Z)
);
defparam act_test_duration15_7_1.INIT=16'h0008;
// @24:254
  CFG2 act_test_duration15_3 (
	.A(PWM_counter[4]),
	.B(PWM_counter[5]),
	.Y(act_test_duration15_3_Z)
);
defparam act_test_duration15_3.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[1]),
	.B(PWM_counter[2]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:161
  CFG2 OPB_DO_10_sn_m6_0_a2_0 (
	.A(GANTRY_BRK1_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(N_1752)
);
defparam OPB_DO_10_sn_m6_0_a2_0.INIT=4'h2;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_4[1]),
	.Y(state_s0_0_a3_4)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_4),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[4]),
	.C(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h01;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2 (
	.A(GANTRY_BRK1_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_m5_0_a2_0)
);
defparam OPB_DO_10_sn_m5_0_a2.INIT=8'h02;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_m5_0_a2_0),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'hCA00;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_4[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_m5_0_a2_0),
	.D(OPB_ADDR[0]),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:262
  CFG3 \pwm_control_RNIQP1UF[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_4[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNIQP1UF[0] .INIT=8'h32;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_9_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_8_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_5160)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_4),
	.B(sync_cntr_Z[0]),
	.C(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_535),
	.B(OPB_ADDR[2]),
	.C(N_569),
	.D(N_1752),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_3364),
	.B(OPB_ADDR[2]),
	.C(N_598),
	.D(N_1752),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_3363),
	.B(OPB_ADDR[2]),
	.C(N_597),
	.D(N_1752),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_3362),
	.B(OPB_ADDR[2]),
	.C(N_596),
	.D(N_1752),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_3361),
	.B(OPB_ADDR[2]),
	.C(N_595),
	.D(N_1752),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_3360),
	.B(OPB_ADDR[2]),
	.C(N_594),
	.D(N_1752),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_3359),
	.B(OPB_ADDR[2]),
	.C(N_593),
	.D(N_1752),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_3358),
	.B(OPB_ADDR[2]),
	.C(N_592),
	.D(N_1752),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_1752),
	.B(N_591),
	.C(OPB_ADDR[2]),
	.D(N_1324),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(OPB_ADDR[2]),
	.C(N_567),
	.D(N_1752),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_1752),
	.B(N_574),
	.C(OPB_ADDR[2]),
	.D(N_1323),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_1752),
	.B(N_573),
	.C(OPB_ADDR[2]),
	.D(N_1322),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_1752),
	.B(N_572),
	.C(OPB_ADDR[2]),
	.D(N_1321),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_1752),
	.B(N_571),
	.C(OPB_ADDR[2]),
	.D(N_1320),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hCEC4;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_1752),
	.B(N_570),
	.C(OPB_ADDR[2]),
	.D(N_1319),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hCEC4;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_4),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_3),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_3),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_3),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_3),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_3),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @25:894
  CFG4 act_test_duration15_7_RNI84LP8 (
	.A(act_test_duration15_3_Z),
	.B(act_test_duration15_7_Z),
	.C(state_s0_0_a3_4),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_7_RNI84LP8.INIT=16'hF8F0;
// @24:325
  CFG3 pwm_override_o (
	.A(state_4[1]),
	.B(pwm_config_Z[2]),
	.C(N_5160),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:329
  CFG3 brk_en_out_o (
	.A(gnt_brk_pwr_override_0),
	.B(pwm_config_Z[0]),
	.C(filt_brk_over_curr),
	.Y(gnt_brk_pwr_en_2_0)
);
defparam brk_en_out_o.INIT=8'h08;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK1_RET_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK1_RET_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_549),
	.B(OPB_ADDR[2]),
	.C(N_583),
	.D(N_1752),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_550),
	.B(OPB_ADDR[2]),
	.C(N_584),
	.D(N_1752),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_551),
	.B(OPB_ADDR[2]),
	.C(N_585),
	.D(N_1752),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_553),
	.B(OPB_ADDR[2]),
	.C(N_587),
	.D(N_1752),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_556),
	.B(OPB_ADDR[2]),
	.C(N_590),
	.D(N_1752),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_555),
	.B(OPB_ADDR[2]),
	.C(N_589),
	.D(N_1752),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_552),
	.B(OPB_ADDR[2]),
	.C(N_586),
	.D(N_1752),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_548),
	.B(OPB_ADDR[2]),
	.C(N_582),
	.D(N_1752),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_547),
	.B(OPB_ADDR[2]),
	.C(N_581),
	.D(N_1752),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_546),
	.B(OPB_ADDR[2]),
	.C(N_580),
	.D(N_1752),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_545),
	.B(OPB_ADDR[2]),
	.C(N_579),
	.D(N_1752),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_544),
	.B(OPB_ADDR[2]),
	.C(N_578),
	.D(N_1752),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_543),
	.B(OPB_ADDR[2]),
	.C(N_577),
	.D(N_1752),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_542),
	.B(OPB_ADDR[2]),
	.C(N_576),
	.D(N_1752),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_541),
	.B(OPB_ADDR[2]),
	.C(N_575),
	.D(N_1752),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_554),
	.B(OPB_ADDR[2]),
	.C(N_588),
	.D(N_1752),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_3357),
	.B(OPB_ADDR[2]),
	.C(N_568),
	.D(N_1752),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hE2F0;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0 (
	.A(OPB_ADDR[3]),
	.B(N_1705),
	.C(N_1691),
	.D(N_1690),
	.Y(N_1732)
);
defparam mot_pwm_param018_0_a2_0.INIT=16'h4000;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1732),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1732),
	.Y(pwm_control9_0_a2_3)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1732),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1732),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1732),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1732),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_11_3 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_4 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.pwm_config_0(pwm_config_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.PWM_counter(PWM_counter[8:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.clk_25MHz(clk_25MHz),
	.PWM_counter_2_sqmuxa_RNIS6J1D_Y(PWM_counter_2_sqmuxa_RNIS6J1D_Y),
	.sync_cntr_0_sqmuxa_0_1(sync_cntr_0_sqmuxa_0_1),
	.act_test_duration15_3(act_test_duration15_3_Z),
	.act_test_duration15_2(act_test_duration15_2_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_3 */

module CLOCK_DIV_11_4 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_11;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_11 ;
wire GND ;
wire un1_cntrlto15_8_Z ;
wire un5_cntr_cry_4_S_11 ;
wire un5_cntr_cry_3_S_11 ;
wire un5_cntr_cry_2_S_11 ;
wire un5_cntr_cry_1_S_11 ;
wire N_17_7 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_11 ;
wire un5_cntr_cry_14_S_11 ;
wire un5_cntr_cry_13_S_11 ;
wire un5_cntr_cry_12_S_11 ;
wire un5_cntr_cry_11_S_11 ;
wire un5_cntr_cry_10_S_11 ;
wire un5_cntr_cry_9_S_11 ;
wire un5_cntr_cry_8_S_11 ;
wire un5_cntr_cry_7_S_11 ;
wire un5_cntr_cry_6_S_11 ;
wire un5_cntr_s_1_4663_FCO ;
wire un5_cntr_s_1_4663_S ;
wire un5_cntr_s_1_4663_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_11 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_11 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_11 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_11 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_11 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_11 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_11 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_11 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_11 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_11 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_11 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_11 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_11 ;
wire un5_cntr_s_15_FCO_11 ;
wire un5_cntr_s_15_Y_11 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_11 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_0 ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_11[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE clkout (
	.Q(N_17_7),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_8_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_4663 (
	.FCO(un5_cntr_s_1_4663_FCO),
	.S(un5_cntr_s_1_4663_S),
	.Y(un5_cntr_s_1_4663_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4663.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_11),
	.Y(un5_cntr_cry_1_Y_11),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4663_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_11),
	.Y(un5_cntr_cry_2_Y_11),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_11),
	.Y(un5_cntr_cry_3_Y_11),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_11),
	.Y(un5_cntr_cry_4_Y_11),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_11),
	.Y(un5_cntr_cry_5_Y_11),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_11),
	.Y(un5_cntr_cry_6_Y_11),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_11),
	.Y(un5_cntr_cry_7_Y_11),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_11),
	.Y(un5_cntr_cry_8_Y_11),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_11),
	.Y(un5_cntr_cry_9_Y_11),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_11),
	.Y(un5_cntr_cry_10_Y_11),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_11),
	.Y(un5_cntr_cry_11_Y_11),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_11),
	.Y(un5_cntr_cry_12_Y_11),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_11),
	.Y(un5_cntr_cry_13_Y_11),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_11),
	.S(un5_cntr_s_15_S_11),
	.Y(un5_cntr_s_15_Y_11),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_11),
	.Y(un5_cntr_cry_14_Y_11),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_0),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_0)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_0),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNI597J7 (
	.Y(clk_25MHz),
	.A(N_17_7)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_4 */

module PH_PWM_625_0_80_3_1_5 (
  state_0,
  sync_cntr,
  PWM_counter,
  act_test_duration15_3,
  sync_cntr_0_sqmuxa_0_0,
  un24_clk_en_RNI8DIR01_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
output [8:0] PWM_counter ;
input act_test_duration15_3 ;
input sync_cntr_0_sqmuxa_0_0 ;
input un24_clk_en_RNI8DIR01_Y ;
input clk_25MHz ;
wire state_0 ;
wire act_test_duration15_3 ;
wire sync_cntr_0_sqmuxa_0_0 ;
wire un24_clk_en_RNI8DIR01_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_s;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIKNEQQ3_Y;
wire [1:1] PWM_counter_RNI65IUC5_Y;
wire [2:2] PWM_counter_RNIPJL2V6_Y;
wire [3:3] PWM_counter_RNID3P6H8_Y;
wire [4:4] PWM_counter_RNI2KSA3A_Y;
wire [5:5] PWM_counter_RNIO50FLB_Y;
wire [6:6] PWM_counter_RNIFO3J7D_Y;
wire [8:8] PWM_counter_RNO_FCO_8;
wire [8:8] PWM_counter_RNO_Y_8;
wire [7:7] PWM_counter_RNI7C7NPE_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire down_RNO_1 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un19_clk_enlto7_RNIGAV9M1_S ;
wire un19_clk_enlto7_RNIGAV9M1_Y ;
wire un19_clk_enlt8 ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un19_clk_enlto7_RNI3BBM82_S ;
wire un19_clk_enlto7_RNI3BBM82_Y ;
wire un31_clk_en_5 ;
wire un31_clk_en_6 ;
wire un21_clk_en ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_7 ;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(down_RNO_1),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:128
  ARI1 \PWM_PROC.un19_clk_enlto7_RNIGAV9M1  (
	.FCO(PWM_counter_lcry_cy),
	.S(un19_clk_enlto7_RNIGAV9M1_S),
	.Y(un19_clk_enlto7_RNIGAV9M1_Y),
	.B(un19_clk_enlt8),
	.C(PWM_counter[8]),
	.D(PWM_counter_0),
	.A(un24_clk_en_RNI8DIR01_Y),
	.FCI(VCC)
);
defparam \PWM_PROC.un19_clk_enlto7_RNIGAV9M1 .INIT=20'h40B0F;
// @41:128
  ARI1 \PWM_PROC.un19_clk_enlto7_RNI3BBM82  (
	.FCO(PWM_counter_Z),
	.S(un19_clk_enlto7_RNI3BBM82_S),
	.Y(un19_clk_enlto7_RNI3BBM82_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_0_0),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un19_clk_enlto7_RNI3BBM82 .INIT=20'h5CCAA;
// @41:128
  ARI1 \PWM_counter_RNIKNEQQ3[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIKNEQQ3_Y[0]),
	.B(PWM_counter[0]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNIKNEQQ3[0] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI65IUC5[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNI65IUC5_Y[1]),
	.B(PWM_counter[1]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNI65IUC5[1] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIPJL2V6[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIPJL2V6_Y[2]),
	.B(PWM_counter[2]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIPJL2V6[2] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNID3P6H8[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNID3P6H8_Y[3]),
	.B(PWM_counter[3]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNID3P6H8[3] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI2KSA3A[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNI2KSA3A_Y[4]),
	.B(PWM_counter[4]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNI2KSA3A[4] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIO50FLB[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIO50FLB_Y[5]),
	.B(PWM_counter[5]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIO50FLB[5] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIFO3J7D[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIFO3J7D_Y[6]),
	.B(PWM_counter[6]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIFO3J7D[6] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_8[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_8[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNI8DIR01_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:128
  ARI1 \PWM_counter_RNI7C7NPE[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNI7C7NPE_Y[7]),
	.B(PWM_counter[7]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNI7C7NPE[7] .INIT=20'h57788;
  CFG4 down_RNIAAFMF (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNIAAFMF.INIT=16'h8F00;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter[2]),
	.B(PWM_counter[1]),
	.C(PWM_counter[4]),
	.D(PWM_counter[3]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0001;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_6  (
	.A(PWM_counter[8]),
	.B(act_test_duration15_3),
	.C(PWM_counter[0]),
	.D(PWM_counter[5]),
	.Y(un31_clk_en_6)
);
defparam \PWM_PROC.un31_clk_en_6 .INIT=16'h0040;
// @38:116
  CFG4 \PWM_PROC.un19_clk_enlto7  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.D(act_test_duration15_3),
	.Y(un19_clk_enlt8)
);
defparam \PWM_PROC.un19_clk_enlto7 .INIT=16'h7F00;
// @38:85
  CFG2 down_RNO (
	.A(un24_clk_en_RNI8DIR01_Y),
	.B(PWM_counter[8]),
	.Y(down_RNO_1)
);
defparam down_RNO.INIT=4'h8;
// @38:116
  CFG3 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter[8]),
	.C(un19_clk_enlt8),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=8'h04;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(un24_clk_en_RNI8DIR01_Y),
	.C(un31_clk_en_5),
	.D(un31_clk_en_6),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_1_5 */

module PH_PWM_625_0_80_3_0_5 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  un2_valid_brk_pwm_paramlto9_1,
  sync_cntr_0_sqmuxa,
  un24_clk_en_RNI8DIR01_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [8:0] brk_pwm_param ;
input pwm_config_0 ;
input un2_valid_brk_pwm_paramlto9_1 ;
input sync_cntr_0_sqmuxa ;
output un24_clk_en_RNI8DIR01_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire un2_valid_brk_pwm_paramlto9_1 ;
wire sync_cntr_0_sqmuxa ;
wire un24_clk_en_RNI8DIR01_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_5;
wire [0:0] start_timerce_4;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNINMS1L2_Y;
wire [1:1] PWM_counter_RNI717894_Y;
wire [2:2] PWM_counter_RNIOCHET5_Y;
wire [3:3] PWM_counter_RNIAPRKH7_Y;
wire [4:4] PWM_counter_RNIT66R59_Y;
wire [5:5] PWM_counter_RNIHLG1QA_Y;
wire [6:6] PWM_counter_RNI65R7EC_Y;
wire [8:8] PWM_counter_RNO_FCO_9;
wire [8:8] PWM_counter_RNO_Y_9;
wire [7:7] PWM_counter_RNISL5E2E_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNILG0EI_S ;
wire un24_clk_en_RNILG0EI_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter ;
wire un24_clk_en_RNI8DIR01_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_1 ;
wire un13_clk_en_cry_0_Y_1 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_1 ;
wire un13_clk_en_cry_1_Y_1 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_1 ;
wire un13_clk_en_cry_2_Y_1 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_1 ;
wire un13_clk_en_cry_3_Y_1 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_1 ;
wire un13_clk_en_cry_4_Y_1 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_1 ;
wire un13_clk_en_cry_5_Y_1 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_1 ;
wire un13_clk_en_cry_6_Y_1 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_1 ;
wire un13_clk_en_cry_7_Y_1 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_1 ;
wire un13_clk_en_cry_8_Y_1 ;
wire un31_clk_en_3 ;
wire un1_start_time ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire un21_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNI3N2U2[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNI3N2U2[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_5[1]),
	.EN(start_timerce_4[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_4[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:226
  ARI1 \PWM_PROC.un24_clk_en_RNILG0EI  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNILG0EI_S),
	.Y(un24_clk_en_RNILG0EI_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNILG0EI .INIT=20'h41100;
// @41:226
  ARI1 \PWM_PROC.un24_clk_en_RNI8DIR01  (
	.FCO(PWM_counter),
	.S(un24_clk_en_RNI8DIR01_S),
	.Y(un24_clk_en_RNI8DIR01_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNI8DIR01 .INIT=20'h5CCAA;
// @41:226
  ARI1 \PWM_counter_RNINMS1L2[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNINMS1L2_Y[0]),
	.B(PWM_counter_Z[0]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNINMS1L2[0] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNI717894[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNI717894_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNI717894[1] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIOCHET5[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIOCHET5_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIOCHET5[2] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIAPRKH7[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIAPRKH7_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIAPRKH7[3] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIT66R59[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIT66R59_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIT66R59[4] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIHLG1QA[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIHLG1QA_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIHLG1QA[5] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNI65R7EC[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNI65R7EC_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNI65R7EC[6] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_9[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_9[8]),
	.B(PWM_counter_Z[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNI8DIR01_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:226
  ARI1 \PWM_counter_RNISL5E2E[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNISL5E2E_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNISL5E2E[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_1),
	.Y(un13_clk_en_cry_0_Y_1),
	.B(brk_pwm_param[0]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_1),
	.Y(un13_clk_en_cry_1_Y_1),
	.B(brk_pwm_param[1]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_1),
	.Y(un13_clk_en_cry_2_Y_1),
	.B(brk_pwm_param[2]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_1),
	.Y(un13_clk_en_cry_3_Y_1),
	.B(brk_pwm_param[3]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_1),
	.Y(un13_clk_en_cry_4_Y_1),
	.B(brk_pwm_param[4]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_1),
	.Y(un13_clk_en_cry_5_Y_1),
	.B(brk_pwm_param[5]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_1),
	.Y(un13_clk_en_cry_6_Y_1),
	.B(brk_pwm_param[6]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_1),
	.Y(un13_clk_en_cry_7_Y_1),
	.B(brk_pwm_param[7]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_1),
	.Y(un13_clk_en_cry_8_Y_1),
	.B(brk_pwm_param[8]),
	.C(un2_valid_brk_pwm_paramlto9_1),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
  CFG4 down_RNIPTFQB (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNIPTFQB.INIT=16'h8F00;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_3  (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[7]),
	.Y(un31_clk_en_3)
);
defparam \PWM_PROC.un31_clk_en_3 .INIT=4'h1;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_5[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter_Z[1]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[8]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter_Z[5]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_Z[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(un24_clk_en_RNI8DIR01_Y),
	.B(pwm_config_0),
	.Y(start_timerce_4[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter_Z[3]),
	.B(un31_clk_en_3),
	.C(PWM_counter_Z[2]),
	.D(PWM_counter_Z[0]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0400;
// @38:85
  CFG2 down_RNO (
	.A(un24_clk_en_RNI8DIR01_Y),
	.B(PWM_counter_Z[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter_Z[8]),
	.C(un31_clk_en_3),
	.D(un19_clk_enlt7),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0444;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(un24_clk_en_RNI8DIR01_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(un24_clk_en_RNI8DIR01_Y),
	.C(un31_clk_en_4),
	.D(un31_clk_en_5),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_0_5 */

module CMN_DEADBAND_5_0_5 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_6;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2118_3 ;
wire N_2107 ;
wire N_2098 ;
wire N_2102 ;
wire N_2132 ;
wire N_2131 ;
wire N_2104 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2118_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2107)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2098)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2102)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2098),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2132)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2098),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2131)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2102),
	.Y(N_2118_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2102),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2104)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2132),
	.Y(DB_STATE_ns_i_i_a3_6[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2131),
	.Y(DB_STATE_ns_i_i_a3_6[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2107),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2102),
	.D(N_2098),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2131),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2132),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2107),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2118_3),
	.D(N_2104),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_5 */

module cmn_debouncer_8_8_0_5 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_4;
wire [0:0] debounce_cntr_cry_cy_Y_4;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_4;
wire [27:27] debounce_cntr_s_FCO_4;
wire [27:27] debounce_cntr_s_Y_4;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_5 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @40:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_4[0]),
	.Y(debounce_cntr_cry_cy_Y_4[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @40:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_4[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_4[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_4[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_4[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @40:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_4[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_4[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_4[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_4[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_4[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_4[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_4[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_4[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_4[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_4[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_4[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_4[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_4[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_4[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_4[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_4[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_4[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_4[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_4[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_4[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_4[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_4[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_4[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_4[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @40:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_4[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_5),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @40:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_5)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @40:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_5 */

module cmn_pwm_5 (
  brk_pwm,
  pwm_config_0,
  brk_pwm_param,
  PWM_counter,
  sync_cntr,
  state_0,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  sync_cntr_0_sqmuxa,
  clk_25MHz,
  un24_clk_en_RNI8DIR01_Y,
  sync_cntr_0_sqmuxa_0_0,
  act_test_duration15_3
)
;
output [1:0] brk_pwm ;
input pwm_config_0 ;
input [9:0] brk_pwm_param ;
output [8:0] PWM_counter ;
input [1:0] sync_cntr ;
input state_0 ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input sync_cntr_0_sqmuxa ;
input clk_25MHz ;
output un24_clk_en_RNI8DIR01_Y ;
input sync_cntr_0_sqmuxa_0_0 ;
input act_test_duration15_3 ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire sync_cntr_0_sqmuxa ;
wire clk_25MHz ;
wire un24_clk_en_RNI8DIR01_Y ;
wire sync_cntr_0_sqmuxa_0_0 ;
wire act_test_duration15_3 ;
wire un2_valid_brk_pwm_paramlto7_0_Z ;
wire un2_valid_brk_pwm_paramlto9_1 ;
wire N_657 ;
wire N_656 ;
wire N_655 ;
wire N_654 ;
wire N_653 ;
wire N_652 ;
wire N_651 ;
wire N_650 ;
wire N_649 ;
wire N_648 ;
wire N_647 ;
wire N_646 ;
wire N_645 ;
wire N_644 ;
wire N_643 ;
wire N_642 ;
wire N_641 ;
wire N_640 ;
wire N_639 ;
wire N_638 ;
wire N_637 ;
wire N_636 ;
wire N_635 ;
wire N_634 ;
wire N_633 ;
wire N_632 ;
wire N_631 ;
wire N_495 ;
wire N_494 ;
wire N_493 ;
wire N_492 ;
wire N_491 ;
wire N_490 ;
wire N_489 ;
wire N_488 ;
wire N_487 ;
wire N_486 ;
wire N_485 ;
wire N_484 ;
wire N_483 ;
wire N_482 ;
wire N_481 ;
wire N_480 ;
wire N_479 ;
wire N_478 ;
wire N_477 ;
wire N_476 ;
wire N_475 ;
wire N_474 ;
wire N_473 ;
wire N_472 ;
wire N_471 ;
wire N_470 ;
wire N_469 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto7_0 (
	.A(brk_pwm_param[7]),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[4]),
	.D(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlto7_0_Z)
);
defparam un2_valid_brk_pwm_paramlto7_0.INIT=16'hEAAA;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto9 (
	.A(un2_valid_brk_pwm_paramlto7_0_Z),
	.B(brk_pwm_param[9]),
	.C(brk_pwm_param[8]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlto9_1)
);
defparam un2_valid_brk_pwm_paramlto9.INIT=16'hFCEC;
// @41:128
  PH_PWM_625_0_80_3_1_5 i_mot_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_3(act_test_duration15_3),
	.sync_cntr_0_sqmuxa_0_0(sync_cntr_0_sqmuxa_0_0),
	.un24_clk_en_RNI8DIR01_Y(un24_clk_en_RNI8DIR01_Y),
	.clk_25MHz(clk_25MHz)
);
// @41:226
  PH_PWM_625_0_80_3_0_5 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[8:0]),
	.pwm_config_0(pwm_config_0),
	.un2_valid_brk_pwm_paramlto9_1(un2_valid_brk_pwm_paramlto9_1),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.un24_clk_en_RNI8DIR01_Y(un24_clk_en_RNI8DIR01_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @41:259
  CMN_DEADBAND_5_0_5 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_5 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_5 */

module cmn_pwm_wrapper_2 (
  gnt_brk_pwr_override_0,
  OPB_ADDR,
  GANTRY_BRK2_RET_IN,
  OPB_DO,
  pwm_config_0,
  filt_brk_over_curr,
  N_1705,
  N_1711,
  GNT_BRK2_RET_PWM_LO_c,
  GNT_BRK2_RET_PWM_HI_c,
  GANTRY_BRK2_RET_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
output gnt_brk_pwr_override_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK2_RET_IN ;
input [31:0] OPB_DO ;
output pwm_config_0 ;
output filt_brk_over_curr ;
input N_1705 ;
input N_1711 ;
output GNT_BRK2_RET_PWM_LO_c ;
output GNT_BRK2_RET_PWM_HI_c ;
input GANTRY_BRK2_RET_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire gnt_brk_pwr_override_0 ;
wire pwm_config_0 ;
wire filt_brk_over_curr ;
wire N_1705 ;
wire N_1711 ;
wire GNT_BRK2_RET_PWM_LO_c ;
wire GNT_BRK2_RET_PWM_HI_c ;
wire GANTRY_BRK2_RET_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_3;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_5;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:1] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_1;
wire [15:15] act_test_duration_s_FCO_1;
wire [15:15] act_test_duration_s_Y_1;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [7:4] OPB_DO_10_4_1_wmux_0_S;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [7:4] OPB_DO_10_4_1_0_wmux_S;
wire [30:11] OPB_DO_10_4_1_wmux_0_S_1;
wire [30:11] OPB_DO_10_4_1_wmux_S_1;
wire [10:10] OPB_DO_10_4_1_wmux_0_S_0;
wire [10:10] OPB_DO_10_4_1_wmux_S_0;
wire [31:3] OPB_DO_10_4_1_wmux_0_S_2;
wire [31:3] OPB_DO_10_4_1_wmux_S_2;
wire [23:2] OPB_DO_10_4_1_wmux_0_S_3;
wire [23:2] OPB_DO_10_4_1_wmux_S_3;
wire [25:19] OPB_DO_10_4_1_wmux_0_S_4;
wire [25:19] OPB_DO_10_4_1_wmux_S_4;
wire [14:0] OPB_DO_10_4_1_wmux_0_S_6;
wire [14:0] OPB_DO_10_4_1_wmux_S_6;
wire [29:8] OPB_DO_10_4_1_wmux_0_S_5;
wire [29:8] OPB_DO_10_4_1_wmux_S_5;
wire [23:1] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_4 ;
wire un6_pulse_200us_cntr_1_cry_10_S_4 ;
wire un6_pulse_200us_cntr_1_cry_6_S_4 ;
wire un6_pulse_200us_cntr_1_cry_5_S_4 ;
wire un6_pulse_200us_cntr_1_cry_4_S_4 ;
wire un6_pulse_200us_cntr_1_cry_2_S_4 ;
wire un6_pulse_200us_cntr_1_cry_1_S_4 ;
wire un6_pulse_200us_cntr_1_s_15_S_4 ;
wire un6_pulse_200us_cntr_1_cry_14_S_4 ;
wire un6_pulse_200us_cntr_1_cry_13_S_4 ;
wire pwm_control9_0_a2_4 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_4 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_4 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_4 ;
wire state28_RNO_7_S_1 ;
wire state28_RNO_7_Y_1 ;
wire state28_RNO_6_S_1 ;
wire state28_RNO_6_Y_1 ;
wire state28_RNO_5_S_1 ;
wire state28_RNO_5_Y_1 ;
wire state28_RNO_4_S_1 ;
wire state28_RNO_4_Y_1 ;
wire state28_RNO_3_S_1 ;
wire state28_RNO_3_Y_1 ;
wire state28_RNO_2_S_1 ;
wire state28_RNO_2_Y_1 ;
wire state28_RNO_1_S_1 ;
wire state28_RNO_1_Y_1 ;
wire state28_RNO_0_S_1 ;
wire state28_RNO_0_Y_1 ;
wire state28_RNO_FCO_5 ;
wire state28_RNO_S_1 ;
wire state28_RNO_Y_1 ;
wire act_test_duration_s_4628_FCO ;
wire act_test_duration_s_4628_S ;
wire act_test_duration_s_4628_Y ;
wire un6_pulse_200us_cntr_1_s_1_4664_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4664_S ;
wire un6_pulse_200us_cntr_1_s_1_4664_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_4 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_4 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_4 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_4 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_4 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_4 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_4 ;
wire un6_pulse_200us_cntr_1_s_15_Y_4 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_4 ;
wire N_3447 ;
wire N_3444 ;
wire N_3445 ;
wire N_3446 ;
wire N_3639 ;
wire N_543 ;
wire N_3641 ;
wire N_3443 ;
wire N_3448 ;
wire N_544 ;
wire N_548 ;
wire N_546 ;
wire N_3642 ;
wire N_556 ;
wire N_555 ;
wire N_550 ;
wire N_535 ;
wire N_3643 ;
wire N_3640 ;
wire N_3637 ;
wire N_549 ;
wire N_3442 ;
wire N_553 ;
wire N_551 ;
wire N_554 ;
wire N_552 ;
wire N_541 ;
wire N_3638 ;
wire N_545 ;
wire N_547 ;
wire N_533 ;
wire N_542 ;
wire sync_cntr_0_sqmuxa_0_0 ;
wire OPB_DO_10_sn_m5_0_a2_1 ;
wire N_1754 ;
wire N_575 ;
wire N_577 ;
wire N_578 ;
wire N_568 ;
wire N_576 ;
wire N_579 ;
wire N_580 ;
wire N_585 ;
wire N_586 ;
wire N_582 ;
wire N_584 ;
wire N_588 ;
wire N_590 ;
wire N_583 ;
wire N_589 ;
wire N_581 ;
wire N_587 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_2_Z ;
wire un8_pwm_override_olto15_i_a2_5_Z ;
wire un8_pwm_override_olto15_i_a2_1_Z ;
wire act_test_duration15_3_Z ;
wire state_s0_0_a3_5 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire act_test_duration15_6_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire act_test_duration15_5_Z ;
wire un8_pwm_override_olto15_i_a2_13_Z ;
wire un8_pwm_override_olto15_i_a2_12_Z ;
wire N_567 ;
wire N_569 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_595 ;
wire N_596 ;
wire N_597 ;
wire pwm_config8lt6 ;
wire N_598 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_570 ;
wire pwm_config8lt9 ;
wire pulse_200us_cntr15_Z ;
wire un24_clk_en_RNI8DIR01_Y ;
wire pwm_config8lt11 ;
wire pwm_config8lt15 ;
wire pwm_config8 ;
wire N_1731 ;
wire N_8323 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_3[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_5[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_3[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_5[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK2_RET_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK2_RET_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK2_RET_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK2_RET_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK2_RET_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK2_RET_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK2_RET_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK2_RET_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK2_RET_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK2_RET_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK2_RET_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK2_RET_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK2_RET_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK2_RET_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK2_RET_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK2_RET_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK2_RET_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK2_RET_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK2_RET_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK2_RET_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK2_RET_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK2_RET_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK2_RET_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK2_RET_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK2_RET_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK2_RET_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK2_RET_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK2_RET_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK2_RET_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK2_RET_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK2_RET_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK2_RET_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_4)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_4),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_4),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_4),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_4),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_4),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_4),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_4),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_4),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_4),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_4),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_4),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_4),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_4),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_4),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_4),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_4),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_4),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:915
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_1),
	.Y(state28_RNO_7_Y_1),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:915
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_1),
	.Y(state28_RNO_6_Y_1),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:915
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_1),
	.Y(state28_RNO_5_Y_1),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:915
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_1),
	.Y(state28_RNO_4_Y_1),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:915
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_1),
	.Y(state28_RNO_3_Y_1),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:915
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_1),
	.Y(state28_RNO_2_Y_1),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:915
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_1),
	.Y(state28_RNO_1_Y_1),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:915
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_1),
	.Y(state28_RNO_0_Y_1),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:915
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_5),
	.S(state28_RNO_S_1),
	.Y(state28_RNO_Y_1),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4628 (
	.FCO(act_test_duration_s_4628_FCO),
	.S(act_test_duration_s_4628_S),
	.Y(act_test_duration_s_4628_Y),
	.B(state_5[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4628.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_1[0]),
	.B(act_test_duration_Z[0]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4628_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_1[1]),
	.B(act_test_duration_Z[1]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_1[2]),
	.B(act_test_duration_Z[2]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_1[3]),
	.B(act_test_duration_Z[3]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_1[4]),
	.B(act_test_duration_Z[4]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_1[5]),
	.B(act_test_duration_Z[5]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_1[6]),
	.B(act_test_duration_Z[6]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_1[7]),
	.B(act_test_duration_Z[7]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_1[8]),
	.B(act_test_duration_Z[8]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_1[9]),
	.B(act_test_duration_Z[9]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_1[10]),
	.B(act_test_duration_Z[10]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_1[11]),
	.B(act_test_duration_Z[11]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_1[12]),
	.B(act_test_duration_Z[12]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_1[13]),
	.B(act_test_duration_Z[13]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_1[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_1[15]),
	.B(act_test_duration_Z[15]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_1[14]),
	.B(act_test_duration_Z[14]),
	.C(state_5[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4664 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4664_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4664_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4664_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4664.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_4),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4664_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_4),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_4),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_4),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_4),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_4),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_4),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_4),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_4),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_4),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_4),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_4),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_4),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_4),
	.S(un6_pulse_200us_cntr_1_s_15_S_4),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_4),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_4),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_4),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S[7]),
	.Y(N_3447),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_0_wmux_S[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S[4]),
	.Y(N_3444),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_0_wmux_S[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S[5]),
	.Y(N_3445),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_0_wmux_S[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S[6]),
	.Y(N_3446),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_0_wmux_S[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[28]),
	.Y(N_3639),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_1[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_0[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[26]),
	.Y(N_3641),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_2[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[3]),
	.Y(N_3443),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_2[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[31]),
	.Y(N_3448),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_2[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_1[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_1[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_3[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[25]),
	.Y(N_3642),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_4[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_3[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_2[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_2[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_3[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[24]),
	.Y(N_3643),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_4[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[27]),
	.Y(N_3640),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_2[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[30]),
	.Y(N_3637),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_1[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_3[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[1]),
	.Y(N_3442),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_6[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_3[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_3[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_5[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_4[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_5[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[29]),
	.Y(N_3638),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_5[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_6[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_6[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_6[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_0),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_6[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:242
  CFG3 sync_cntr_0_sqmuxa_0 (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_0_0)
);
defparam sync_cntr_0_sqmuxa_0.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[8]),
	.C(OPB_DO_10_5_1[8]),
	.D(N_1754),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_5_1[10]),
	.D(N_1754),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_5_1[11]),
	.D(N_1754),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[1]),
	.C(OPB_DO_10_5_1[1]),
	.D(N_1754),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[1])
);
defparam \OPB_DO_10_5_1_0[1] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[9]),
	.C(OPB_DO_10_5_1[9]),
	.D(N_1754),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[12]),
	.C(OPB_DO_10_5_1[12]),
	.D(N_1754),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_5_1[13]),
	.D(N_1754),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(brk_pwm_param_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[18]),
	.C(OPB_DO_10_5_1[18]),
	.D(N_1754),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_5_1[19]),
	.D(N_1754),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_5_1[15]),
	.D(N_1754),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_5_1[17]),
	.D(N_1754),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(OPB_DO_10_5_1[21]),
	.C(brk_pwm_param_Z[21]),
	.D(OPB_ADDR[0]),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(pwm_status_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_ADDR[0]),
	.D(N_1754),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(OPB_DO_10_5_1[23]),
	.C(brk_pwm_param_Z[23]),
	.D(OPB_ADDR[0]),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(pwm_status_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_ADDR[0]),
	.D(N_1754),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(OPB_DO_10_5_1[16]),
	.C(brk_pwm_param_Z[16]),
	.D(OPB_ADDR[0]),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(pwm_status_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_ADDR[0]),
	.D(N_1754),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(OPB_DO_10_5_1[22]),
	.C(brk_pwm_param_Z[22]),
	.D(OPB_ADDR[0]),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(pwm_status_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_ADDR[0]),
	.D(N_1754),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(OPB_DO_10_5_1[14]),
	.C(brk_pwm_param_Z[14]),
	.D(OPB_ADDR[0]),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(pwm_status_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_ADDR[0]),
	.D(N_1754),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_m5_0_a2_1),
	.B(OPB_DO_10_5_1[20]),
	.C(brk_pwm_param_Z[20]),
	.D(OPB_ADDR[0]),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(pwm_status_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_ADDR[0]),
	.D(N_1754),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h353F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_5[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[4]),
	.B(PWM_counter[2]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:325
  CFG2 un8_pwm_override_olto15_i_a2_5 (
	.A(act_test_duration_Z[12]),
	.B(act_test_duration_Z[13]),
	.Y(un8_pwm_override_olto15_i_a2_5_Z)
);
defparam un8_pwm_override_olto15_i_a2_5.INIT=4'h1;
// @24:325
  CFG2 un8_pwm_override_olto15_i_a2_1 (
	.A(act_test_duration_Z[4]),
	.B(act_test_duration_Z[5]),
	.Y(un8_pwm_override_olto15_i_a2_1_Z)
);
defparam un8_pwm_override_olto15_i_a2_1.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_3 (
	.A(PWM_counter[6]),
	.B(PWM_counter[7]),
	.Y(act_test_duration15_3_Z)
);
defparam act_test_duration15_3.INIT=4'h1;
// @24:161
  CFG2 OPB_DO_10_sn_m6_0_a2_0 (
	.A(GANTRY_BRK2_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(N_1754)
);
defparam OPB_DO_10_sn_m6_0_a2_0.INIT=4'h2;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_5[1]),
	.Y(state_s0_0_a3_5)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_5),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[6]),
	.C(pulse_200us_cntr_Z[4]),
	.D(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h8000;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[12]),
	.B(pulse_200us_cntr_Z[11]),
	.C(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h02;
// @24:254
  CFG4 act_test_duration15_6 (
	.A(PWM_counter[0]),
	.B(PWM_counter[5]),
	.C(PWM_counter[3]),
	.D(PWM_counter[8]),
	.Y(act_test_duration15_6_Z)
);
defparam act_test_duration15_6.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2 (
	.A(GANTRY_BRK2_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_m5_0_a2_1)
);
defparam OPB_DO_10_sn_m5_0_a2.INIT=8'h02;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:254
  CFG4 act_test_duration15_5 (
	.A(state_5[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[1]),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duration15_5_Z)
);
defparam act_test_duration15_5.INIT=16'h0800;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_13 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_5_Z),
	.C(act_test_duration_Z[15]),
	.D(act_test_duration_Z[14]),
	.Y(un8_pwm_override_olto15_i_a2_13_Z)
);
defparam un8_pwm_override_olto15_i_a2_13.INIT=16'h0008;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_12 (
	.A(un8_pwm_override_olto15_i_a2_9_Z),
	.B(un8_pwm_override_olto15_i_a2_1_Z),
	.C(act_test_duration_Z[7]),
	.D(act_test_duration_Z[6]),
	.Y(un8_pwm_override_olto15_i_a2_12_Z)
);
defparam un8_pwm_override_olto15_i_a2_12.INIT=16'h0008;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_m5_0_a2_1),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'hCA00;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_m5_0_a2_1),
	.D(OPB_ADDR[0]),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_5[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:262
  CFG3 \pwm_control_RNITL9OC[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_5[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNITL9OC[0] .INIT=8'h32;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_8_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_5),
	.B(sync_cntr_Z[0]),
	.C(un24_clk_en_RNI8DIR01_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_535),
	.B(OPB_ADDR[2]),
	.C(N_569),
	.D(N_1754),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_3643),
	.B(OPB_ADDR[2]),
	.C(N_591),
	.D(N_1754),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_3642),
	.B(OPB_ADDR[2]),
	.C(N_592),
	.D(N_1754),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_3641),
	.B(OPB_ADDR[2]),
	.C(N_593),
	.D(N_1754),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_3640),
	.B(OPB_ADDR[2]),
	.C(N_594),
	.D(N_1754),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_3639),
	.B(OPB_ADDR[2]),
	.C(N_595),
	.D(N_1754),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_3638),
	.B(OPB_ADDR[2]),
	.C(N_596),
	.D(N_1754),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_3637),
	.B(OPB_ADDR[2]),
	.C(N_597),
	.D(N_1754),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(OPB_ADDR[2]),
	.C(N_567),
	.D(N_1754),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_3448),
	.B(OPB_ADDR[2]),
	.C(N_598),
	.D(N_1754),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_3447),
	.B(OPB_ADDR[2]),
	.C(N_574),
	.D(N_1754),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_3446),
	.B(OPB_ADDR[2]),
	.C(N_573),
	.D(N_1754),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_3445),
	.B(OPB_ADDR[2]),
	.C(N_572),
	.D(N_1754),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_3444),
	.B(OPB_ADDR[2]),
	.C(N_571),
	.D(N_1754),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_3443),
	.B(OPB_ADDR[2]),
	.C(N_570),
	.D(N_1754),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hE2F0;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_5),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(un24_clk_en_RNI8DIR01_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_4),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_4),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_4),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_4),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_4),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @25:915
  CFG4 act_test_duration15_5_RNIEO85P (
	.A(act_test_duration15_6_Z),
	.B(act_test_duration15_5_Z),
	.C(state_s0_0_a3_5),
	.D(act_test_duration15_3_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_5_RNIEO85P.INIT=16'hF8F0;
// @24:325
  CFG4 pwm_override_o (
	.A(un8_pwm_override_olto15_i_a2_13_Z),
	.B(un8_pwm_override_olto15_i_a2_12_Z),
	.C(state_5[1]),
	.D(pwm_config_Z[2]),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=16'h70F0;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK2_RET_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK2_RET_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_554),
	.B(OPB_ADDR[2]),
	.C(N_588),
	.D(N_1754),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_545),
	.B(OPB_ADDR[2]),
	.C(N_579),
	.D(N_1754),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_547),
	.B(OPB_ADDR[2]),
	.C(N_581),
	.D(N_1754),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_544),
	.B(OPB_ADDR[2]),
	.C(N_578),
	.D(N_1754),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_543),
	.B(OPB_ADDR[2]),
	.C(N_577),
	.D(N_1754),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_542),
	.B(OPB_ADDR[2]),
	.C(N_576),
	.D(N_1754),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_541),
	.B(OPB_ADDR[2]),
	.C(N_575),
	.D(N_1754),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_3442),
	.B(OPB_ADDR[2]),
	.C(N_568),
	.D(N_1754),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_556),
	.B(OPB_ADDR[2]),
	.C(N_590),
	.D(N_1754),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_555),
	.B(OPB_ADDR[2]),
	.C(N_589),
	.D(N_1754),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_553),
	.B(OPB_ADDR[2]),
	.C(N_587),
	.D(N_1754),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_552),
	.B(OPB_ADDR[2]),
	.C(N_586),
	.D(N_1754),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_551),
	.B(OPB_ADDR[2]),
	.C(N_585),
	.D(N_1754),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_550),
	.B(OPB_ADDR[2]),
	.C(N_584),
	.D(N_1754),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_549),
	.B(OPB_ADDR[2]),
	.C(N_583),
	.D(N_1754),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_548),
	.B(OPB_ADDR[2]),
	.C(N_582),
	.D(N_1754),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_546),
	.B(OPB_ADDR[2]),
	.C(N_580),
	.D(N_1754),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hE2F0;
// @24:122
  CFG3 mot_pwm_param018_0_a2_0 (
	.A(N_1711),
	.B(OPB_ADDR[3]),
	.C(N_1705),
	.Y(N_1731)
);
defparam mot_pwm_param018_0_a2_0.INIT=8'h20;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1731),
	.Y(pwm_control9_0_a2_4)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1731),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1731),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1731),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1731),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1731),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:280
  CLOCK_DIV_11_4 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_5 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.pwm_config_0(pwm_config_0),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.PWM_counter(PWM_counter[8:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.clk_25MHz(clk_25MHz),
	.un24_clk_en_RNI8DIR01_Y(un24_clk_en_RNI8DIR01_Y),
	.sync_cntr_0_sqmuxa_0_0(sync_cntr_0_sqmuxa_0_0),
	.act_test_duration15_3(act_test_duration15_3_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_2 */

module CLOCK_DIV_11_5 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_12;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_12 ;
wire GND ;
wire un1_cntrlto15_9_Z ;
wire un5_cntr_cry_4_S_12 ;
wire un5_cntr_cry_3_S_12 ;
wire un5_cntr_cry_2_S_12 ;
wire un5_cntr_cry_1_S_12 ;
wire N_17_8 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_12 ;
wire un5_cntr_cry_14_S_12 ;
wire un5_cntr_cry_13_S_12 ;
wire un5_cntr_cry_12_S_12 ;
wire un5_cntr_cry_11_S_12 ;
wire un5_cntr_cry_10_S_12 ;
wire un5_cntr_cry_9_S_12 ;
wire un5_cntr_cry_8_S_12 ;
wire un5_cntr_cry_7_S_12 ;
wire un5_cntr_cry_6_S_12 ;
wire un5_cntr_s_1_4665_FCO ;
wire un5_cntr_s_1_4665_S ;
wire un5_cntr_s_1_4665_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_12 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_12 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_12 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_12 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_12 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_12 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_12 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_12 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_12 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_12 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_12 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_12 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_12 ;
wire un5_cntr_s_15_FCO_12 ;
wire un5_cntr_s_15_Y_12 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_12 ;
wire un1_cntrlto15_9_0 ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_12[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE clkout (
	.Q(N_17_8),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_9_Z)
);
// @5:48
  ARI1 un5_cntr_s_1_4665 (
	.FCO(un5_cntr_s_1_4665_FCO),
	.S(un5_cntr_s_1_4665_S),
	.Y(un5_cntr_s_1_4665_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4665.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_12),
	.Y(un5_cntr_cry_1_Y_12),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4665_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_12),
	.Y(un5_cntr_cry_2_Y_12),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_12),
	.Y(un5_cntr_cry_3_Y_12),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_12),
	.Y(un5_cntr_cry_4_Y_12),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_12),
	.Y(un5_cntr_cry_5_Y_12),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_12),
	.Y(un5_cntr_cry_6_Y_12),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_12),
	.Y(un5_cntr_cry_7_Y_12),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_12),
	.Y(un5_cntr_cry_8_Y_12),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_12),
	.Y(un5_cntr_cry_9_Y_12),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_12),
	.Y(un5_cntr_cry_10_Y_12),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_12),
	.Y(un5_cntr_cry_11_Y_12),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_12),
	.Y(un5_cntr_cry_12_Y_12),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_12),
	.Y(un5_cntr_cry_13_Y_12),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_12),
	.S(un5_cntr_s_15_S_12),
	.Y(un5_cntr_s_15_Y_12),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_12),
	.Y(un5_cntr_cry_14_Y_12),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_0),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_0)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_0),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNI6KF44 (
	.Y(clk_25MHz),
	.A(N_17_8)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_5 */

module PH_PWM_625_0_80_3_1_6 (
  state_0,
  sync_cntr,
  PWM_counter,
  act_test_duration15_2,
  act_test_duration15_3,
  sync_cntr_0_sqmuxa_0,
  un24_clk_en_RNIIFJ9G1_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
output [8:0] PWM_counter ;
input act_test_duration15_2 ;
input act_test_duration15_3 ;
input sync_cntr_0_sqmuxa_0 ;
input un24_clk_en_RNIIFJ9G1_Y ;
input clk_25MHz ;
wire state_0 ;
wire act_test_duration15_2 ;
wire act_test_duration15_3 ;
wire sync_cntr_0_sqmuxa_0 ;
wire un24_clk_en_RNIIFJ9G1_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_s;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIJ57HV4_Y;
wire [1:1] PWM_counter_RNIKPL857_Y;
wire [2:2] PWM_counter_RNIME40B9_Y;
wire [3:3] PWM_counter_RNIP4JNGB_Y;
wire [4:4] PWM_counter_RNITR1FMD_Y;
wire [5:5] PWM_counter_RNI2KG6SF_Y;
wire [6:6] PWM_counter_RNI8DVT1I_Y;
wire [8:8] PWM_counter_RNO_FCO_10;
wire [8:8] PWM_counter_RNO_Y_10;
wire [7:7] PWM_counter_RNIF7EL7K_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_62 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un21_clk_en_1_RNIRNRE22_S ;
wire un21_clk_en_1_RNIRNRE22_Y ;
wire un21_clk_en_1 ;
wire PWM_counter_0 ;
wire PWM_counter_Z ;
wire un21_clk_en_1_RNIJIOPP2_S ;
wire un21_clk_en_1_RNIJIOPP2_Y ;
wire un19_clk_enlt7 ;
wire un31_clk_en_4 ;
wire un31_clk_en ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_7 ;
// @38:85
  SLE \PWM_counter_Z[8]  (
	.Q(PWM_counter[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[7]  (
	.Q(PWM_counter[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[6]  (
	.Q(PWM_counter[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[5]  (
	.Q(PWM_counter[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[4]  (
	.Q(PWM_counter[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[3]  (
	.Q(PWM_counter[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[2]  (
	.Q(PWM_counter[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[1]  (
	.Q(PWM_counter[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter_Z[0]  (
	.Q(PWM_counter[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_62),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNIRNRE22  (
	.FCO(PWM_counter_lcry_cy),
	.S(un21_clk_en_1_RNIRNRE22_S),
	.Y(un21_clk_en_1_RNIRNRE22_Y),
	.B(un21_clk_en_1),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNIIFJ9G1_Y),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un21_clk_en_1_RNIRNRE22 .INIT=20'h41300;
// @41:128
  ARI1 \PWM_PROC.un21_clk_en_1_RNIJIOPP2  (
	.FCO(PWM_counter_Z),
	.S(un21_clk_en_1_RNIJIOPP2_S),
	.Y(un21_clk_en_1_RNIJIOPP2_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa_0),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un21_clk_en_1_RNIJIOPP2 .INIT=20'h5CCAA;
// @41:128
  ARI1 \PWM_counter_RNIJ57HV4[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIJ57HV4_Y[0]),
	.B(PWM_counter[0]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_Z)
);
defparam \PWM_counter_RNIJ57HV4[0] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIKPL857[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIKPL857_Y[1]),
	.B(PWM_counter[1]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIKPL857[1] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIME40B9[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIME40B9_Y[2]),
	.B(PWM_counter[2]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIME40B9[2] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIP4JNGB[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIP4JNGB_Y[3]),
	.B(PWM_counter[3]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIP4JNGB[3] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNITR1FMD[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNITR1FMD_Y[4]),
	.B(PWM_counter[4]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNITR1FMD[4] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI2KG6SF[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNI2KG6SF_Y[5]),
	.B(PWM_counter[5]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNI2KG6SF[5] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI8DVT1I[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNI8DVT1I_Y[6]),
	.B(PWM_counter[6]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNI8DVT1I[6] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_10[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_10[8]),
	.B(PWM_counter[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNIIFJ9G1_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:128
  ARI1 \PWM_counter_RNIF7EL7K[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNIF7EL7K_Y[7]),
	.B(PWM_counter[7]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNIF7EL7K[7] .INIT=20'h57788;
  CFG4 down_RNIE6CBG (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNIE6CBG.INIT=16'h8F00;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter[5]),
	.B(PWM_counter[4]),
	.C(PWM_counter[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter[8]),
	.B(act_test_duration15_3),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0004;
// @38:85
  CFG2 down_RNO (
	.A(un24_clk_en_RNIIFJ9G1_Y),
	.B(PWM_counter[8]),
	.Y(N_62)
);
defparam down_RNO.INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en  (
	.A(PWM_counter[0]),
	.B(act_test_duration15_2),
	.C(un31_clk_en_4),
	.D(PWM_counter[3]),
	.Y(un31_clk_en)
);
defparam \PWM_PROC.un31_clk_en .INIT=16'h0080;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en_1  (
	.A(PWM_counter[8]),
	.B(un19_clk_enlt7),
	.C(PWM_counter[7]),
	.D(PWM_counter[6]),
	.Y(un21_clk_en_1)
);
defparam \PWM_PROC.un21_clk_en_1 .INIT=16'hAAA2;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en_1),
	.B(down_Z),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(un31_clk_en),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFF2F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_1_6 */

module PH_PWM_625_0_80_3_0_6 (
  state_0,
  sync_cntr,
  brk_pwm_param,
  pwm_config_0,
  un2_valid_brk_pwm_paramlto9_2,
  sync_cntr_0_sqmuxa,
  un24_clk_en_RNIIFJ9G1_Y,
  clk_25MHz,
  brk_pwm_raw_i,
  brk_pwm_raw
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [8:0] brk_pwm_param ;
input pwm_config_0 ;
input un2_valid_brk_pwm_paramlto9_2 ;
input sync_cntr_0_sqmuxa ;
output un24_clk_en_RNIIFJ9G1_Y ;
input clk_25MHz ;
output brk_pwm_raw_i ;
output brk_pwm_raw ;
wire state_0 ;
wire pwm_config_0 ;
wire un2_valid_brk_pwm_paramlto9_2 ;
wire sync_cntr_0_sqmuxa ;
wire un24_clk_en_RNIIFJ9G1_Y ;
wire clk_25MHz ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire [8:0] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_6;
wire [0:0] start_timerce_5;
wire [1:1] pwm_out_12_i;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIGV83O3_Y;
wire [1:1] PWM_counter_RNIFGUSV5_Y;
wire [2:2] PWM_counter_RNIF2KM78_Y;
wire [3:3] PWM_counter_RNIGL9GFA_Y;
wire [4:4] PWM_counter_RNII9V9NC_Y;
wire [5:5] PWM_counter_RNILUK3VE_Y;
wire [6:6] PWM_counter_RNIPKAT6H_Y;
wire [8:8] PWM_counter_RNO_FCO_11;
wire [8:8] PWM_counter_RNO_Y_11;
wire [7:7] PWM_counter_RNIUB0NEJ_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire N_85 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNIQQ9FN_S ;
wire un24_clk_en_RNIQQ9FN_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter ;
wire un24_clk_en_RNIIFJ9G1_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S_0 ;
wire un13_clk_en_cry_0_Y_0 ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S_0 ;
wire un13_clk_en_cry_1_Y_0 ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S_0 ;
wire un13_clk_en_cry_2_Y_0 ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S_0 ;
wire un13_clk_en_cry_3_Y_0 ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S_0 ;
wire un13_clk_en_cry_4_Y_0 ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S_0 ;
wire un13_clk_en_cry_5_Y_0 ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S_0 ;
wire un13_clk_en_cry_6_Y_0 ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S_0 ;
wire un13_clk_en_cry_7_Y_0 ;
wire un5_clk_en ;
wire un13_clk_en_cry_8_S_0 ;
wire un13_clk_en_cry_8_Y_0 ;
wire un31_clk_en_3 ;
wire un1_start_time ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire un21_clk_en ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNI4OJU5[1]  (
	.A(brk_pwm_raw),
	.Y(brk_pwm_raw_i)
);
defparam \sPWM_RNI4OJU5[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(N_85),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_6[1]),
	.EN(start_timerce_5[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_5[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(brk_pwm_raw),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:226
  ARI1 \PWM_PROC.un24_clk_en_RNIQQ9FN  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNIQQ9FN_S),
	.Y(un24_clk_en_RNIQQ9FN_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNIQQ9FN .INIT=20'h41100;
// @41:226
  ARI1 \PWM_PROC.un24_clk_en_RNIIFJ9G1  (
	.FCO(PWM_counter),
	.S(un24_clk_en_RNIIFJ9G1_S),
	.Y(un24_clk_en_RNIIFJ9G1_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNIIFJ9G1 .INIT=20'h5CCAA;
// @41:226
  ARI1 \PWM_counter_RNIGV83O3[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIGV83O3_Y[0]),
	.B(PWM_counter_Z[0]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNIGV83O3[0] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIFGUSV5[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNIFGUSV5_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNIFGUSV5[1] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIF2KM78[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNIF2KM78_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNIF2KM78[2] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIGL9GFA[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIGL9GFA_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIGL9GFA[3] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNII9V9NC[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNII9V9NC_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNII9V9NC[4] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNILUK3VE[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNILUK3VE_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNILUK3VE[5] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNIPKAT6H[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNIPKAT6H_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNIPKAT6H[6] .INIT=20'h57788;
// @41:226
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_11[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_11[8]),
	.B(PWM_counter_Z[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNIIFJ9G1_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:226
  ARI1 \PWM_counter_RNIUB0NEJ[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNIUB0NEJ_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNIUB0NEJ[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S_0),
	.Y(un13_clk_en_cry_0_Y_0),
	.B(brk_pwm_param[0]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S_0),
	.Y(un13_clk_en_cry_1_Y_0),
	.B(brk_pwm_param[1]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S_0),
	.Y(un13_clk_en_cry_2_Y_0),
	.B(brk_pwm_param[2]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S_0),
	.Y(un13_clk_en_cry_3_Y_0),
	.B(brk_pwm_param[3]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S_0),
	.Y(un13_clk_en_cry_4_Y_0),
	.B(brk_pwm_param[4]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S_0),
	.Y(un13_clk_en_cry_5_Y_0),
	.B(brk_pwm_param[5]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5EE11;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S_0),
	.Y(un13_clk_en_cry_6_Y_0),
	.B(brk_pwm_param[6]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S_0),
	.Y(un13_clk_en_cry_7_Y_0),
	.B(brk_pwm_param[7]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h522DD;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un13_clk_en_cry_8_S_0),
	.Y(un13_clk_en_cry_8_Y_0),
	.B(brk_pwm_param[8]),
	.C(un2_valid_brk_pwm_paramlto9_2),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5EE11;
  CFG4 down_RNITPCFK (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNITPCFK.INIT=16'h8F00;
// @38:128
  CFG2 \PWM_PROC.un31_clk_en_3  (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[7]),
	.Y(un31_clk_en_3)
);
defparam \PWM_PROC.un31_clk_en_3 .INIT=4'h1;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_6[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter_Z[1]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[8]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter_Z[5]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_Z[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(un24_clk_en_RNIIFJ9G1_Y),
	.B(pwm_config_0),
	.Y(start_timerce_5[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter_Z[3]),
	.B(un31_clk_en_3),
	.C(PWM_counter_Z[2]),
	.D(PWM_counter_Z[0]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0400;
// @38:85
  CFG2 down_RNO (
	.A(un24_clk_en_RNIIFJ9G1_Y),
	.B(PWM_counter_Z[8]),
	.Y(N_85)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(down_Z),
	.B(PWM_counter_Z[8]),
	.C(un31_clk_en_3),
	.D(un19_clk_enlt7),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0444;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(un24_clk_en_RNIIFJ9G1_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(un24_clk_en_RNIIFJ9G1_Y),
	.C(un31_clk_en_4),
	.D(un31_clk_en_5),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hFBBB;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_0_6 */

module CMN_DEADBAND_5_0_6 (
  brk_pwm,
  brk_pwm_raw_i,
  brk_pwm_raw,
  clk_25MHz,
  RESET_N_arst
)
;
output [1:0] brk_pwm ;
input brk_pwm_raw_i ;
input brk_pwm_raw ;
input clk_25MHz ;
input RESET_N_arst ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_5;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_2153_3 ;
wire N_2142 ;
wire N_2133 ;
wire N_2137 ;
wire N_2167 ;
wire N_2166 ;
wire N_2139 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(brk_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(brk_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(brk_pwm_raw_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_2153_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_2142)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_2133)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_2137)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2133),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_2167)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_2133),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_2166)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_2137),
	.Y(N_2153_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_2137),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_2139)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2167),
	.Y(DB_STATE_ns_i_i_a3_5[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2166),
	.Y(DB_STATE_ns_i_i_a3_5[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_2142),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_2137),
	.D(N_2133),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2166),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_2167),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_2142),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_2153_3),
	.D(N_2139),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_0_6 */

module cmn_debouncer_8_8_0_6 (
  OC_V_GNT_BRK_DRV_c,
  filt_brk_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_GNT_BRK_DRV_c ;
output filt_brk_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire filt_brk_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_5;
wire [0:0] debounce_cntr_cry_cy_Y_5;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_5;
wire [27:27] debounce_cntr_s_FCO_5;
wire [27:27] debounce_cntr_s_Y_5;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_6 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @40:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE deb_sig_out (
	.Q(filt_brk_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_GNT_BRK_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_5[0]),
	.Y(debounce_cntr_cry_cy_Y_5[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @40:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_5[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_5[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_5[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_5[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @40:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_5[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_5[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_5[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_5[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_5[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_5[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_5[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_5[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_5[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_5[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_5[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_5[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_5[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_5[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_5[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_5[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_5[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_5[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_5[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_5[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_5[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_5[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_5[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_5[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @40:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_5[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_6),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @40:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_6)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @40:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_brk_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_0_6 */

module cmn_pwm_6 (
  brk_pwm,
  pwm_config_0,
  brk_pwm_param,
  PWM_counter,
  sync_cntr,
  state_0,
  filt_brk_over_curr,
  OC_V_GNT_BRK_DRV_c,
  RESET_N_arst,
  sync_cntr_0_sqmuxa,
  clk_25MHz,
  un24_clk_en_RNIIFJ9G1_Y,
  sync_cntr_0_sqmuxa_0,
  act_test_duration15_3,
  act_test_duration15_2
)
;
output [1:0] brk_pwm ;
input pwm_config_0 ;
input [9:0] brk_pwm_param ;
output [8:0] PWM_counter ;
input [1:0] sync_cntr ;
input state_0 ;
output filt_brk_over_curr ;
input OC_V_GNT_BRK_DRV_c ;
input RESET_N_arst ;
input sync_cntr_0_sqmuxa ;
input clk_25MHz ;
output un24_clk_en_RNIIFJ9G1_Y ;
input sync_cntr_0_sqmuxa_0 ;
input act_test_duration15_3 ;
input act_test_duration15_2 ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_brk_over_curr ;
wire OC_V_GNT_BRK_DRV_c ;
wire RESET_N_arst ;
wire sync_cntr_0_sqmuxa ;
wire clk_25MHz ;
wire un24_clk_en_RNIIFJ9G1_Y ;
wire sync_cntr_0_sqmuxa_0 ;
wire act_test_duration15_3 ;
wire act_test_duration15_2 ;
wire un2_valid_brk_pwm_paramlto7_0_Z ;
wire un2_valid_brk_pwm_paramlto9_2 ;
wire N_630 ;
wire N_629 ;
wire N_628 ;
wire N_627 ;
wire N_626 ;
wire N_625 ;
wire N_624 ;
wire N_623 ;
wire N_622 ;
wire N_621 ;
wire N_620 ;
wire N_619 ;
wire N_618 ;
wire N_617 ;
wire N_616 ;
wire N_615 ;
wire N_614 ;
wire N_613 ;
wire N_612 ;
wire N_611 ;
wire N_610 ;
wire N_609 ;
wire N_608 ;
wire N_607 ;
wire N_606 ;
wire N_605 ;
wire N_604 ;
wire N_468 ;
wire N_467 ;
wire N_466 ;
wire N_465 ;
wire N_464 ;
wire N_463 ;
wire N_462 ;
wire N_461 ;
wire N_460 ;
wire N_459 ;
wire N_458 ;
wire N_457 ;
wire N_456 ;
wire N_455 ;
wire N_454 ;
wire N_453 ;
wire N_452 ;
wire N_451 ;
wire N_450 ;
wire N_449 ;
wire N_448 ;
wire N_447 ;
wire N_446 ;
wire N_445 ;
wire N_444 ;
wire N_443 ;
wire N_442 ;
wire brk_pwm_raw_i ;
wire brk_pwm_raw ;
wire GND ;
wire VCC ;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto7_0 (
	.A(brk_pwm_param[7]),
	.B(brk_pwm_param[5]),
	.C(brk_pwm_param[4]),
	.D(brk_pwm_param[3]),
	.Y(un2_valid_brk_pwm_paramlto7_0_Z)
);
defparam un2_valid_brk_pwm_paramlto7_0.INIT=16'hEAAA;
// @41:257
  CFG4 un2_valid_brk_pwm_paramlto9 (
	.A(un2_valid_brk_pwm_paramlto7_0_Z),
	.B(brk_pwm_param[9]),
	.C(brk_pwm_param[8]),
	.D(brk_pwm_param[6]),
	.Y(un2_valid_brk_pwm_paramlto9_2)
);
defparam un2_valid_brk_pwm_paramlto9.INIT=16'hFCEC;
// @41:128
  PH_PWM_625_0_80_3_1_6 i_mot_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.PWM_counter(PWM_counter[8:0]),
	.act_test_duration15_2(act_test_duration15_2),
	.act_test_duration15_3(act_test_duration15_3),
	.sync_cntr_0_sqmuxa_0(sync_cntr_0_sqmuxa_0),
	.un24_clk_en_RNIIFJ9G1_Y(un24_clk_en_RNIIFJ9G1_Y),
	.clk_25MHz(clk_25MHz)
);
// @41:226
  PH_PWM_625_0_80_3_0_6 i_brk_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.brk_pwm_param(brk_pwm_param[8:0]),
	.pwm_config_0(pwm_config_0),
	.un2_valid_brk_pwm_paramlto9_2(un2_valid_brk_pwm_paramlto9_2),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.un24_clk_en_RNIIFJ9G1_Y(un24_clk_en_RNIIFJ9G1_Y),
	.clk_25MHz(clk_25MHz),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw)
);
// @41:259
  CMN_DEADBAND_5_0_6 i_brk_deadband (
	.brk_pwm(brk_pwm[1:0]),
	.brk_pwm_raw_i(brk_pwm_raw_i),
	.brk_pwm_raw(brk_pwm_raw),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_0_6 i_brk_filt (
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.filt_brk_over_curr(filt_brk_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_6 */

module cmn_pwm_wrapper_1 (
  gnt_brk_pwr_en_2_0,
  gnt_brk_pwr_override_0,
  OPB_ADDR,
  GANTRY_BRK3_RET_IN,
  OPB_DO,
  N_1576,
  N_1690,
  N_1691,
  GNT_BRK3_RET_PWM_LO_c,
  GNT_BRK3_RET_PWM_HI_c,
  GANTRY_BRK3_RET_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_GNT_BRK_DRV_c
)
;
output gnt_brk_pwr_en_2_0 ;
output gnt_brk_pwr_override_0 ;
input [3:0] OPB_ADDR ;
output [31:0] GANTRY_BRK3_RET_IN ;
input [31:0] OPB_DO ;
input N_1576 ;
input N_1690 ;
input N_1691 ;
output GNT_BRK3_RET_PWM_LO_c ;
output GNT_BRK3_RET_PWM_HI_c ;
input GANTRY_BRK3_RET_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_GNT_BRK_DRV_c ;
wire gnt_brk_pwr_en_2_0 ;
wire gnt_brk_pwr_override_0 ;
wire N_1576 ;
wire N_1690 ;
wire N_1691 ;
wire GNT_BRK3_RET_PWM_LO_c ;
wire GNT_BRK3_RET_PWM_HI_c ;
wire GANTRY_BRK3_RET_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_GNT_BRK_DRV_c ;
wire [23:1] pwm_status_Z;
wire [1:1] pwm_status_9_fast_4;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_6;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y_0;
wire [15:15] act_test_duration_s_FCO_0;
wire [15:15] act_test_duration_s_Y_0;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [24:1] OPB_DO_10_4_1_wmux_0_S;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [24:1] OPB_DO_10_4_1_0_wmux_S;
wire [30:3] OPB_DO_10_4_1_wmux_0_S_0;
wire [30:3] OPB_DO_10_4_1_wmux_S_0;
wire [28:0] OPB_DO_10_4_1_wmux_0_S_2;
wire [28:0] OPB_DO_10_4_1_wmux_S_2;
wire [23:23] OPB_DO_10_4_1_wmux_0_S_1;
wire [23:23] OPB_DO_10_4_1_wmux_S_1;
wire [31:5] OPB_DO_10_4_1_wmux_0_S_3;
wire [31:5] OPB_DO_10_4_1_wmux_S_3;
wire [21:6] OPB_DO_10_4_1_wmux_0_S_4;
wire [21:6] OPB_DO_10_4_1_wmux_S_4;
wire [27:12] OPB_DO_10_4_1_wmux_0_S_5;
wire [27:12] OPB_DO_10_4_1_wmux_S_5;
wire [26:16] OPB_DO_10_4_1_wmux_0_S_6;
wire [26:16] OPB_DO_10_4_1_wmux_S_6;
wire [23:1] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [8:0] PWM_counter;
wire [1:0] brk_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_5 ;
wire un6_pulse_200us_cntr_1_cry_10_S_5 ;
wire un6_pulse_200us_cntr_1_cry_6_S_5 ;
wire un6_pulse_200us_cntr_1_cry_5_S_5 ;
wire un6_pulse_200us_cntr_1_cry_4_S_5 ;
wire un6_pulse_200us_cntr_1_cry_2_S_5 ;
wire un6_pulse_200us_cntr_1_cry_1_S_5 ;
wire un6_pulse_200us_cntr_1_s_15_S_5 ;
wire un6_pulse_200us_cntr_1_cry_14_S_5 ;
wire un6_pulse_200us_cntr_1_cry_13_S_5 ;
wire pwm_control9_0_a2_5 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_5 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_5 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_5 ;
wire state28_RNO_7_S_0 ;
wire state28_RNO_7_Y_0 ;
wire state28_RNO_6_S_0 ;
wire state28_RNO_6_Y_0 ;
wire state28_RNO_5_S_0 ;
wire state28_RNO_5_Y_0 ;
wire state28_RNO_4_S_0 ;
wire state28_RNO_4_Y_0 ;
wire state28_RNO_3_S_0 ;
wire state28_RNO_3_Y_0 ;
wire state28_RNO_2_S_0 ;
wire state28_RNO_2_Y_0 ;
wire state28_RNO_1_S_0 ;
wire state28_RNO_1_Y_0 ;
wire state28_RNO_0_S_0 ;
wire state28_RNO_0_Y_0 ;
wire state28_RNO_FCO_6 ;
wire state28_RNO_S_0 ;
wire state28_RNO_Y_0 ;
wire act_test_duration_s_4627_FCO ;
wire act_test_duration_s_4627_S ;
wire act_test_duration_s_4627_Y ;
wire un6_pulse_200us_cntr_1_s_1_4666_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4666_S ;
wire un6_pulse_200us_cntr_1_s_1_4666_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_5 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_5 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_5 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_5 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_5 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_5 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_5 ;
wire un6_pulse_200us_cntr_1_s_15_Y_5 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_5 ;
wire N_3657 ;
wire N_3530 ;
wire N_3652 ;
wire N_3531 ;
wire N_3532 ;
wire N_535 ;
wire N_3656 ;
wire N_3653 ;
wire N_556 ;
wire N_555 ;
wire N_544 ;
wire N_3533 ;
wire N_3534 ;
wire N_3535 ;
wire N_541 ;
wire N_3651 ;
wire N_554 ;
wire N_553 ;
wire N_552 ;
wire N_3536 ;
wire N_550 ;
wire N_542 ;
wire N_548 ;
wire N_543 ;
wire N_3655 ;
wire N_3654 ;
wire N_533 ;
wire N_545 ;
wire N_546 ;
wire N_549 ;
wire N_547 ;
wire N_551 ;
wire sync_cntr_0_sqmuxa_0_Z ;
wire OPB_DO_10_sn_N_6 ;
wire N_1753 ;
wire N_568 ;
wire N_578 ;
wire N_588 ;
wire N_584 ;
wire N_576 ;
wire N_577 ;
wire N_582 ;
wire N_575 ;
wire N_586 ;
wire N_590 ;
wire N_583 ;
wire N_585 ;
wire N_587 ;
wire N_589 ;
wire N_581 ;
wire N_579 ;
wire N_580 ;
wire state28_Z ;
wire state18_Z ;
wire act_test_duration15_7_1_Z ;
wire act_test_duration15_7_Z ;
wire act_test_duration15_3_Z ;
wire un8_pwm_override_olto15_i_a2_5_Z ;
wire un8_pwm_override_olto15_i_a2_1_Z ;
wire act_test_duration15_2_Z ;
wire state_s0_0_a3_6 ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire un8_pwm_override_olto15_i_a2_13_Z ;
wire un8_pwm_override_olto15_i_a2_12_Z ;
wire N_567 ;
wire N_596 ;
wire N_597 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_595 ;
wire N_569 ;
wire pwm_config8lt6 ;
wire N_598 ;
wire N_574 ;
wire N_573 ;
wire N_572 ;
wire N_571 ;
wire N_570 ;
wire pwm_config8lt9 ;
wire pulse_200us_cntr15_Z ;
wire un24_clk_en_RNIIFJ9G1_Y ;
wire pwm_config8lt11 ;
wire pwm_config8lt15 ;
wire filt_brk_over_curr ;
wire pwm_config8 ;
wire N_1734 ;
wire N_8324 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[1]  (
	.A(pwm_status_Z[1]),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(pwm_status_9_fast_4[1])
);
defparam \pwm_status_9_fast[1] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_6[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[1]  (
	.Q(pwm_status_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_4[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_6[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(GANTRY_BRK3_RET_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(GANTRY_BRK3_RET_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(GANTRY_BRK3_RET_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(GANTRY_BRK3_RET_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(GANTRY_BRK3_RET_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(GANTRY_BRK3_RET_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(GANTRY_BRK3_RET_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(GANTRY_BRK3_RET_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(GANTRY_BRK3_RET_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(GANTRY_BRK3_RET_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(GANTRY_BRK3_RET_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(GANTRY_BRK3_RET_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(GANTRY_BRK3_RET_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(GANTRY_BRK3_RET_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(GANTRY_BRK3_RET_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(GANTRY_BRK3_RET_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(GANTRY_BRK3_RET_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(GANTRY_BRK3_RET_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(GANTRY_BRK3_RET_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(GANTRY_BRK3_RET_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(GANTRY_BRK3_RET_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(GANTRY_BRK3_RET_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(GANTRY_BRK3_RET_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(GANTRY_BRK3_RET_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(GANTRY_BRK3_RET_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(GANTRY_BRK3_RET_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(GANTRY_BRK3_RET_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(GANTRY_BRK3_RET_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(GANTRY_BRK3_RET_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(GANTRY_BRK3_RET_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(GANTRY_BRK3_RET_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(GANTRY_BRK3_RET_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_5)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_5),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_5),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_5),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_5),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_5),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_5),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_5),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_5),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_5),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_5),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_5),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_5),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_5),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_5),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_5),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_5),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_5),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:936
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S_0),
	.Y(state28_RNO_7_Y_0),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:936
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S_0),
	.Y(state28_RNO_6_Y_0),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:936
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S_0),
	.Y(state28_RNO_5_Y_0),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:936
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S_0),
	.Y(state28_RNO_4_Y_0),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:936
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S_0),
	.Y(state28_RNO_3_Y_0),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:936
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S_0),
	.Y(state28_RNO_2_Y_0),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:936
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S_0),
	.Y(state28_RNO_1_Y_0),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:936
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S_0),
	.Y(state28_RNO_0_Y_0),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:936
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_6),
	.S(state28_RNO_S_0),
	.Y(state28_RNO_Y_0),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4627 (
	.FCO(act_test_duration_s_4627_FCO),
	.S(act_test_duration_s_4627_S),
	.Y(act_test_duration_s_4627_Y),
	.B(state_6[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4627.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y_0[0]),
	.B(act_test_duration_Z[0]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4627_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y_0[1]),
	.B(act_test_duration_Z[1]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y_0[2]),
	.B(act_test_duration_Z[2]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y_0[3]),
	.B(act_test_duration_Z[3]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y_0[4]),
	.B(act_test_duration_Z[4]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y_0[5]),
	.B(act_test_duration_Z[5]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y_0[6]),
	.B(act_test_duration_Z[6]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y_0[7]),
	.B(act_test_duration_Z[7]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y_0[8]),
	.B(act_test_duration_Z[8]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y_0[9]),
	.B(act_test_duration_Z[9]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y_0[10]),
	.B(act_test_duration_Z[10]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y_0[11]),
	.B(act_test_duration_Z[11]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y_0[12]),
	.B(act_test_duration_Z[12]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y_0[13]),
	.B(act_test_duration_Z[13]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO_0[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y_0[15]),
	.B(act_test_duration_Z[15]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y_0[14]),
	.B(act_test_duration_Z[14]),
	.C(state_6[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4666 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4666_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4666_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4666_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4666.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_5),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4666_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_5),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_5),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_5),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_5),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_5),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_5),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_5),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_5),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_5),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_5),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_5),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_5),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_5),
	.S(un6_pulse_200us_cntr_1_s_15_S_5),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_5),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_5),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_5),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S[24]),
	.Y(N_3657),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_0_wmux_S[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S[1]),
	.Y(N_3530),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_0_wmux_S[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[1]),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[29]),
	.Y(N_3652),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_0[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[3]),
	.Y(N_3531),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_0[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[4]),
	.Y(N_3532),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_0[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S[2]),
	.Y(N_535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_0_wmux_S[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[25]),
	.Y(N_3656),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_2[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[28]),
	.Y(N_3653),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_2[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[23]),
	.Y(N_556),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_1[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S[22]),
	.Y(N_555),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_0_wmux_S[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[11]),
	.Y(N_544),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_2[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[5]),
	.Y(N_3533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_3[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[6]),
	.Y(N_3534),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_4[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[7]),
	.Y(N_3535),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_3[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[8]),
	.Y(N_541),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_3[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[30]),
	.Y(N_3651),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_0[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[21]),
	.Y(N_554),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_wmux_S_4[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[20]),
	.Y(N_553),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_2[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[19]),
	.Y(N_552),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_wmux_S_3[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[31]),
	.Y(N_3536),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_wmux_S_3[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[17]),
	.Y(N_550),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_wmux_S_5[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[9]),
	.Y(N_542),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_4[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[15]),
	.Y(N_548),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_wmux_S_4[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[10]),
	.Y(N_543),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_4[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[26]),
	.Y(N_3655),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_6[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[27]),
	.Y(N_3654),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_5[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[0]),
	.Y(N_533),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_2[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[12]),
	.Y(N_545),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_wmux_S_5[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[13]),
	.Y(N_546),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_5[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[16]),
	.Y(N_549),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_wmux_S_6[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_5[14]),
	.Y(N_547),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_5[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[18]),
	.Y(N_551),
	.B(OPB_ADDR[1]),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_wmux_S_6[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR[1]),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR[0]),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:242
  CFG3 sync_cntr_0_sqmuxa_0 (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_0_Z)
);
defparam sync_cntr_0_sqmuxa_0.INIT=8'hB3;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[1]),
	.C(OPB_DO_10_5_1[1]),
	.D(N_1753),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[1])
);
defparam \OPB_DO_10_5_1_0[1] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_5_1[11]),
	.D(N_1753),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(brk_pwm_param_Z[11]),
	.B(pwm_control_Z[11]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[21]),
	.C(OPB_DO_10_5_1[21]),
	.D(N_1753),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[17]),
	.C(OPB_DO_10_5_1[17]),
	.D(N_1753),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[9]),
	.C(OPB_DO_10_5_1[9]),
	.D(N_1753),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(brk_pwm_param_Z[9]),
	.B(pwm_control_Z[9]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_5_1[10]),
	.D(N_1753),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(brk_pwm_param_Z[10]),
	.B(pwm_control_Z[10]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[15]),
	.C(OPB_DO_10_5_1[15]),
	.D(N_1753),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[8]),
	.C(OPB_DO_10_5_1[8]),
	.D(N_1753),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[19]),
	.C(OPB_DO_10_5_1[19]),
	.D(N_1753),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[23]),
	.C(OPB_DO_10_5_1[23]),
	.D(N_1753),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(OPB_DO_10_sn_N_6),
	.B(pwm_status_Z[16]),
	.C(OPB_DO_10_5_1[16]),
	.D(N_1753),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h4A0A;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[18]),
	.C(brk_pwm_param_Z[18]),
	.D(OPB_ADDR[0]),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(pwm_status_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_ADDR[0]),
	.D(N_1753),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[20]),
	.C(brk_pwm_param_Z[20]),
	.D(OPB_ADDR[0]),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(pwm_status_Z[20]),
	.B(pwm_control_Z[20]),
	.C(OPB_ADDR[0]),
	.D(N_1753),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[22]),
	.C(brk_pwm_param_Z[22]),
	.D(OPB_ADDR[0]),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(pwm_status_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_ADDR[0]),
	.D(N_1753),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[14]),
	.C(brk_pwm_param_Z[14]),
	.D(OPB_ADDR[0]),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(pwm_status_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_ADDR[0]),
	.D(N_1753),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[12]),
	.C(brk_pwm_param_Z[12]),
	.D(OPB_ADDR[0]),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(pwm_status_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_ADDR[0]),
	.D(N_1753),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h353F;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[13]),
	.C(brk_pwm_param_Z[13]),
	.D(OPB_ADDR[0]),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(pwm_status_Z[13]),
	.B(pwm_control_Z[13]),
	.C(OPB_ADDR[0]),
	.D(N_1753),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h353F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_6[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:254
  CFG4 act_test_duration15_7 (
	.A(PWM_counter[8]),
	.B(act_test_duration15_7_1_Z),
	.C(PWM_counter[0]),
	.D(PWM_counter[7]),
	.Y(act_test_duration15_7_Z)
);
defparam act_test_duration15_7.INIT=16'h0004;
// @24:254
  CFG4 act_test_duration15_7_1 (
	.A(state_6[1]),
	.B(pwm_config_Z[2]),
	.C(PWM_counter[6]),
	.D(PWM_counter[3]),
	.Y(act_test_duration15_7_1_Z)
);
defparam act_test_duration15_7_1.INIT=16'h0008;
// @24:254
  CFG2 act_test_duration15_3 (
	.A(PWM_counter[4]),
	.B(PWM_counter[5]),
	.Y(act_test_duration15_3_Z)
);
defparam act_test_duration15_3.INIT=4'h1;
// @24:325
  CFG2 un8_pwm_override_olto15_i_a2_5 (
	.A(act_test_duration_Z[12]),
	.B(act_test_duration_Z[13]),
	.Y(un8_pwm_override_olto15_i_a2_5_Z)
);
defparam un8_pwm_override_olto15_i_a2_5.INIT=4'h1;
// @24:325
  CFG2 un8_pwm_override_olto15_i_a2_1 (
	.A(act_test_duration_Z[4]),
	.B(act_test_duration_Z[5]),
	.Y(un8_pwm_override_olto15_i_a2_1_Z)
);
defparam un8_pwm_override_olto15_i_a2_1.INIT=4'h1;
// @24:254
  CFG2 act_test_duration15_2 (
	.A(PWM_counter[1]),
	.B(PWM_counter[2]),
	.Y(act_test_duration15_2_Z)
);
defparam act_test_duration15_2.INIT=4'h1;
// @24:161
  CFG2 OPB_DO_10_sn_m6_0_a2_0 (
	.A(GANTRY_BRK3_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.Y(N_1753)
);
defparam OPB_DO_10_sn_m6_0_a2_0.INIT=4'h2;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_6[1]),
	.Y(state_s0_0_a3_6)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_6),
	.B(OC_V_GNT_BRK_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[6]),
	.C(pulse_200us_cntr_Z[4]),
	.D(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h0001;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h8000;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[12]),
	.B(pulse_200us_cntr_Z[11]),
	.C(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h02;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:161
  CFG3 OPB_DO_10_sn_m5_0_a2 (
	.A(GANTRY_BRK3_RET_IF_RE),
	.B(OPB_ADDR[3]),
	.C(OPB_ADDR[1]),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5_0_a2.INIT=8'h02;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_13 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_5_Z),
	.C(act_test_duration_Z[15]),
	.D(act_test_duration_Z[14]),
	.Y(un8_pwm_override_olto15_i_a2_13_Z)
);
defparam un8_pwm_override_olto15_i_a2_13.INIT=16'h0008;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_12 (
	.A(un8_pwm_override_olto15_i_a2_9_Z),
	.B(un8_pwm_override_olto15_i_a2_1_Z),
	.C(act_test_duration_Z[7]),
	.D(act_test_duration_Z[6]),
	.Y(un8_pwm_override_olto15_i_a2_12_Z)
);
defparam un8_pwm_override_olto15_i_a2_12.INIT=16'h0008;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(brk_pwm_param_Z[0]),
	.B(pwm_control_Z[0]),
	.C(OPB_ADDR[0]),
	.D(OPB_DO_10_sn_N_6),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'hCA00;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR[0]),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_6[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:262
  CFG3 \pwm_control_RNI0IHI1[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_6[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNI0IHI1[0] .INIT=8'h32;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_8_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_9_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_6),
	.B(sync_cntr_Z[0]),
	.C(un24_clk_en_RNIIFJ9G1_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_3652),
	.B(OPB_ADDR[2]),
	.C(N_596),
	.D(N_1753),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_3651),
	.B(OPB_ADDR[2]),
	.C(N_597),
	.D(N_1753),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_3657),
	.B(OPB_ADDR[2]),
	.C(N_591),
	.D(N_1753),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_3656),
	.B(OPB_ADDR[2]),
	.C(N_592),
	.D(N_1753),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_3655),
	.B(OPB_ADDR[2]),
	.C(N_593),
	.D(N_1753),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_3654),
	.B(OPB_ADDR[2]),
	.C(N_594),
	.D(N_1753),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_3653),
	.B(OPB_ADDR[2]),
	.C(N_595),
	.D(N_1753),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_535),
	.B(OPB_ADDR[2]),
	.C(N_569),
	.D(N_1753),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(OPB_ADDR[2]),
	.C(N_567),
	.D(N_1753),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_3536),
	.B(OPB_ADDR[2]),
	.C(N_598),
	.D(N_1753),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_3535),
	.B(OPB_ADDR[2]),
	.C(N_574),
	.D(N_1753),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_3534),
	.B(OPB_ADDR[2]),
	.C(N_573),
	.D(N_1753),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_3533),
	.B(OPB_ADDR[2]),
	.C(N_572),
	.D(N_1753),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_3532),
	.B(OPB_ADDR[2]),
	.C(N_571),
	.D(N_1753),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_3531),
	.B(OPB_ADDR[2]),
	.C(N_570),
	.D(N_1753),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hE2F0;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_6),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(un24_clk_en_RNIIFJ9G1_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_5),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_5),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_5),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_5),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_5),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @25:936
  CFG4 act_test_duration15_7_RNIGCSGH (
	.A(act_test_duration15_3_Z),
	.B(act_test_duration15_7_Z),
	.C(state_s0_0_a3_6),
	.D(act_test_duration15_2_Z),
	.Y(act_test_duratione)
);
defparam act_test_duration15_7_RNIGCSGH.INIT=16'hF8F0;
// @24:325
  CFG4 pwm_override_o (
	.A(un8_pwm_override_olto15_i_a2_13_Z),
	.B(un8_pwm_override_olto15_i_a2_12_Z),
	.C(state_6[1]),
	.D(pwm_config_Z[2]),
	.Y(gnt_brk_pwr_override_0)
);
defparam pwm_override_o.INIT=16'h70F0;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:329
  CFG3 brk_en_out_o (
	.A(gnt_brk_pwr_override_0),
	.B(pwm_config_Z[0]),
	.C(filt_brk_over_curr),
	.Y(gnt_brk_pwr_en_2_0)
);
defparam brk_en_out_o.INIT=8'h08;
// @24:327
  CFG2 \brk_pwm_o[0]  (
	.A(brk_pwm[0]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK3_RET_PWM_HI_c)
);
defparam \brk_pwm_o[0] .INIT=4'h8;
// @24:327
  CFG2 \brk_pwm_o[1]  (
	.A(brk_pwm[1]),
	.B(gnt_brk_pwr_override_0),
	.Y(GNT_BRK3_RET_PWM_LO_c)
);
defparam \brk_pwm_o[1] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_3530),
	.B(OPB_ADDR[2]),
	.C(N_568),
	.D(N_1753),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_545),
	.B(OPB_ADDR[2]),
	.C(N_579),
	.D(N_1753),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_556),
	.B(OPB_ADDR[2]),
	.C(N_590),
	.D(N_1753),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_555),
	.B(OPB_ADDR[2]),
	.C(N_589),
	.D(N_1753),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_554),
	.B(OPB_ADDR[2]),
	.C(N_588),
	.D(N_1753),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_553),
	.B(OPB_ADDR[2]),
	.C(N_587),
	.D(N_1753),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_552),
	.B(OPB_ADDR[2]),
	.C(N_586),
	.D(N_1753),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_551),
	.B(OPB_ADDR[2]),
	.C(N_585),
	.D(N_1753),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_550),
	.B(OPB_ADDR[2]),
	.C(N_584),
	.D(N_1753),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_549),
	.B(OPB_ADDR[2]),
	.C(N_583),
	.D(N_1753),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_547),
	.B(OPB_ADDR[2]),
	.C(N_581),
	.D(N_1753),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_546),
	.B(OPB_ADDR[2]),
	.C(N_580),
	.D(N_1753),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_548),
	.B(OPB_ADDR[2]),
	.C(N_582),
	.D(N_1753),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_543),
	.B(OPB_ADDR[2]),
	.C(N_577),
	.D(N_1753),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_542),
	.B(OPB_ADDR[2]),
	.C(N_576),
	.D(N_1753),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_541),
	.B(OPB_ADDR[2]),
	.C(N_575),
	.D(N_1753),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_544),
	.B(OPB_ADDR[2]),
	.C(N_578),
	.D(N_1753),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hE2F0;
// @24:122
  CFG4 mot_pwm_param016_0_a2_0 (
	.A(N_1691),
	.B(N_1690),
	.C(OPB_ADDR[3]),
	.D(N_1576),
	.Y(N_1734)
);
defparam mot_pwm_param016_0_a2_0.INIT=16'h0008;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1734),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1734),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h4000;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1734),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0200;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1734),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0100;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1734),
	.Y(pwm_control9_0_a2_5)
);
defparam pwm_control9_0_a2.INIT=16'h2000;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR[2]),
	.B(OPB_ADDR[1]),
	.C(OPB_ADDR[0]),
	.D(N_1734),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h1000;
// @24:280
  CLOCK_DIV_11_5 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_6 pwm_0 (
	.brk_pwm(brk_pwm[1:0]),
	.pwm_config_0(pwm_config_Z[0]),
	.brk_pwm_param(brk_pwm_param_Z[9:0]),
	.PWM_counter(PWM_counter[8:0]),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.filt_brk_over_curr(filt_brk_over_curr),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.RESET_N_arst(RESET_N_arst),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.clk_25MHz(clk_25MHz),
	.un24_clk_en_RNIIFJ9G1_Y(un24_clk_en_RNIIFJ9G1_Y),
	.sync_cntr_0_sqmuxa_0(sync_cntr_0_sqmuxa_0_Z),
	.act_test_duration15_3(act_test_duration15_3_Z),
	.act_test_duration15_2(act_test_duration15_2_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_1 */

module CLOCK_DIV_11_6 (
  FPGA_100M_CLK,
  RESET_N_arst,
  clk_25MHz
)
;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output clk_25MHz ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire clk_25MHz ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_13;
wire clk_25MHz_i ;
wire VCC ;
wire un5_cntr_cry_5_S_13 ;
wire GND ;
wire un1_cntrlto15_0 ;
wire un5_cntr_cry_4_S_13 ;
wire un5_cntr_cry_3_S_13 ;
wire un5_cntr_cry_2_S_13 ;
wire un5_cntr_cry_1_S_13 ;
wire N_17_1 ;
wire clkout_1_sqmuxa_i ;
wire un5_cntr_s_15_S_13 ;
wire un5_cntr_cry_14_S_13 ;
wire un5_cntr_cry_13_S_13 ;
wire un5_cntr_cry_12_S_13 ;
wire un5_cntr_cry_11_S_13 ;
wire un5_cntr_cry_10_S_13 ;
wire un5_cntr_cry_9_S_13 ;
wire un5_cntr_cry_8_S_13 ;
wire un5_cntr_cry_7_S_13 ;
wire un5_cntr_cry_6_S_13 ;
wire un5_cntr_s_1_4667_FCO ;
wire un5_cntr_s_1_4667_S ;
wire un5_cntr_s_1_4667_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_13 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_13 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_13 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_13 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_13 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_13 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_13 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_13 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_13 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_13 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_13 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_13 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_13 ;
wire un5_cntr_s_15_FCO_13 ;
wire un5_cntr_s_15_Y_13 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_13 ;
wire un1_cntrlto15_9_Z ;
wire un1_cntrlto15_8_Z ;
wire un1_cntrlto15_7_Z ;
wire un1_cntrlto15_10_Z ;
  CFG1 clkout_RNO (
	.A(clk_25MHz),
	.Y(clk_25MHz_i)
);
defparam clkout_RNO.INIT=2'h1;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_13[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_5_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_4_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_3_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_2_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_1_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(cntr_4_fast_13[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE clkout (
	.Q(N_17_1),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(clk_25MHz_i),
	.EN(clkout_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_s_15_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_14_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_13_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_12_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_11_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_10_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_9_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_8_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_7_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un5_cntr_cry_6_S_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_0)
);
// @5:48
  ARI1 un5_cntr_s_1_4667 (
	.FCO(un5_cntr_s_1_4667_FCO),
	.S(un5_cntr_s_1_4667_S),
	.Y(un5_cntr_s_1_4667_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4667.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_13),
	.Y(un5_cntr_cry_1_Y_13),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4667_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_13),
	.Y(un5_cntr_cry_2_Y_13),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_13),
	.Y(un5_cntr_cry_3_Y_13),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_13),
	.Y(un5_cntr_cry_4_Y_13),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_13),
	.Y(un5_cntr_cry_5_Y_13),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_13),
	.Y(un5_cntr_cry_6_Y_13),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_13),
	.Y(un5_cntr_cry_7_Y_13),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_13),
	.Y(un5_cntr_cry_8_Y_13),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_13),
	.Y(un5_cntr_cry_9_Y_13),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_13),
	.Y(un5_cntr_cry_10_Y_13),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_13),
	.Y(un5_cntr_cry_11_Y_13),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_13),
	.Y(un5_cntr_cry_12_Y_13),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_13),
	.Y(un5_cntr_cry_13_Y_13),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_13),
	.S(un5_cntr_s_15_S_13),
	.Y(un5_cntr_s_15_Y_13),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_13),
	.Y(un5_cntr_cry_14_Y_13),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_i (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(clkout_1_sqmuxa_i)
);
defparam un1_cntrlto15_i.INIT=16'h7FFF;
// @5:43
  CFG4 un1_cntrlto15_10 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_10_Z)
);
defparam un1_cntrlto15_10.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_9 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_9_Z)
);
defparam un1_cntrlto15_9.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_8 (
	.A(cntr_Z[4]),
	.B(cntr_Z[3]),
	.C(cntr_Z[2]),
	.D(cntr_Z[1]),
	.Y(un1_cntrlto15_8_Z)
);
defparam un1_cntrlto15_8.INIT=16'h0001;
// @5:43
  CFG3 un1_cntrlto15_7 (
	.A(cntr_Z[7]),
	.B(cntr_Z[6]),
	.C(cntr_Z[5]),
	.Y(un1_cntrlto15_7_Z)
);
defparam un1_cntrlto15_7.INIT=8'h01;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_9_Z),
	.B(un1_cntrlto15_8_Z),
	.C(un1_cntrlto15_7_Z),
	.D(un1_cntrlto15_10_Z),
	.Y(un1_cntrlto15_0)
);
defparam un1_cntrlto15.INIT=16'h8000;
//@24:280
// @24:280
  CLKINT N_17_inferred_clock_RNIKR217 (
	.Y(clk_25MHz),
	.A(N_17_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_11_6 */

module PH_PWM_625_0_80_3_1_7 (
  state_0,
  sync_cntr,
  sync_mot_pwm_param01,
  sync_mot_pwm_param23,
  sync_mot_pwm_param45,
  pwm_config_0,
  mot_pwm_raw_i,
  mot_pwm_raw,
  start_pwm_period_out,
  sync_cntr_0_sqmuxa,
  un24_clk_en_RNIH7LIC1_Y,
  clk_25MHz
)
;
input state_0 ;
input [1:0] sync_cntr ;
input [8:0] sync_mot_pwm_param01 ;
input [8:0] sync_mot_pwm_param23 ;
input [8:0] sync_mot_pwm_param45 ;
input pwm_config_0 ;
output [2:0] mot_pwm_raw_i ;
output [2:0] mot_pwm_raw ;
output start_pwm_period_out ;
input sync_cntr_0_sqmuxa ;
output un24_clk_en_RNIH7LIC1_Y ;
input clk_25MHz ;
wire state_0 ;
wire pwm_config_0 ;
wire start_pwm_period_out ;
wire sync_cntr_0_sqmuxa ;
wire un24_clk_en_RNIH7LIC1_Y ;
wire clk_25MHz ;
wire [8:0] PWM_counter_Z;
wire [8:0] PWM_counter_s;
wire [3:1] pwm_out_12_i;
wire [1:0] start_timer_Z;
wire [1:1] start_timer_1_0;
wire [0:0] start_timerce_6;
wire [7:0] PWM_counter_cry;
wire [0:0] PWM_counter_RNIMDKSF3_Y;
wire [1:1] PWM_counter_RNISKJ6J5_Y;
wire [2:2] PWM_counter_RNI3TIGM7_Y;
wire [3:3] PWM_counter_RNIB6IQP9_Y;
wire [4:4] PWM_counter_RNIKGH4TB_Y;
wire [5:5] PWM_counter_RNIURGE0E_Y;
wire [6:6] PWM_counter_RNI98GO3G_Y;
wire [8:8] PWM_counter_RNO_FCO_12;
wire [8:8] PWM_counter_RNO_Y_12;
wire [7:7] PWM_counter_RNILLF27I_Y;
wire VCC ;
wire GND ;
wire down_Z ;
wire down_RNO_0 ;
wire down_2_sqmuxa_i_Z ;
wire PWM_counter_lcry_cy ;
wire un24_clk_en_RNI2JQDM_S ;
wire un24_clk_en_RNI2JQDM_Y ;
wire un24_clk_en ;
wire PWM_counter_0 ;
wire PWM_counter ;
wire un24_clk_en_RNIH7LIC1_S ;
wire un13_clk_en_cry_0 ;
wire un13_clk_en_cry_0_S ;
wire un13_clk_en_cry_0_Y ;
wire un13_clk_en_cry_1 ;
wire un13_clk_en_cry_1_S ;
wire un13_clk_en_cry_1_Y ;
wire un13_clk_en_cry_2 ;
wire un13_clk_en_cry_2_S ;
wire un13_clk_en_cry_2_Y ;
wire un13_clk_en_cry_3 ;
wire un13_clk_en_cry_3_S ;
wire un13_clk_en_cry_3_Y ;
wire un13_clk_en_cry_4 ;
wire un13_clk_en_cry_4_S ;
wire un13_clk_en_cry_4_Y ;
wire un13_clk_en_cry_5 ;
wire un13_clk_en_cry_5_S ;
wire un13_clk_en_cry_5_Y ;
wire un13_clk_en_cry_6 ;
wire un13_clk_en_cry_6_S ;
wire un13_clk_en_cry_6_Y ;
wire un13_clk_en_cry_7 ;
wire un13_clk_en_cry_7_S ;
wire un13_clk_en_cry_7_Y ;
wire un13_clk_en ;
wire un13_clk_en_cry_8_S ;
wire un13_clk_en_cry_8_Y ;
wire un9_clk_en_cry_0 ;
wire un9_clk_en_cry_0_S ;
wire un9_clk_en_cry_0_Y ;
wire un9_clk_en_cry_1 ;
wire un9_clk_en_cry_1_S ;
wire un9_clk_en_cry_1_Y ;
wire un9_clk_en_cry_2 ;
wire un9_clk_en_cry_2_S ;
wire un9_clk_en_cry_2_Y ;
wire un9_clk_en_cry_3 ;
wire un9_clk_en_cry_3_S ;
wire un9_clk_en_cry_3_Y ;
wire un9_clk_en_cry_4 ;
wire un9_clk_en_cry_4_S ;
wire un9_clk_en_cry_4_Y ;
wire un9_clk_en_cry_5 ;
wire un9_clk_en_cry_5_S ;
wire un9_clk_en_cry_5_Y ;
wire un9_clk_en_cry_6 ;
wire un9_clk_en_cry_6_S ;
wire un9_clk_en_cry_6_Y ;
wire un9_clk_en_cry_7 ;
wire un9_clk_en_cry_7_S ;
wire un9_clk_en_cry_7_Y ;
wire un9_clk_en ;
wire un9_clk_en_cry_8_S ;
wire un9_clk_en_cry_8_Y ;
wire un5_clk_en_cry_0 ;
wire un5_clk_en_cry_0_S ;
wire un5_clk_en_cry_0_Y ;
wire un5_clk_en_cry_1 ;
wire un5_clk_en_cry_1_S ;
wire un5_clk_en_cry_1_Y ;
wire un5_clk_en_cry_2 ;
wire un5_clk_en_cry_2_S ;
wire un5_clk_en_cry_2_Y ;
wire un5_clk_en_cry_3 ;
wire un5_clk_en_cry_3_S ;
wire un5_clk_en_cry_3_Y ;
wire un5_clk_en_cry_4 ;
wire un5_clk_en_cry_4_S ;
wire un5_clk_en_cry_4_Y ;
wire un5_clk_en_cry_5 ;
wire un5_clk_en_cry_5_S ;
wire un5_clk_en_cry_5_Y ;
wire un5_clk_en_cry_6 ;
wire un5_clk_en_cry_6_S ;
wire un5_clk_en_cry_6_Y ;
wire un5_clk_en_cry_7 ;
wire un5_clk_en_cry_7_S ;
wire un5_clk_en_cry_7_Y ;
wire un5_clk_en ;
wire un5_clk_en_cry_8_S ;
wire un5_clk_en_cry_8_Y ;
wire un1_start_period_0_Z ;
wire un1_start_period_3_Z ;
wire un1_start_time ;
wire un1_start_period_4_Z ;
wire un31_clk_en_4 ;
wire un19_clk_enlt7 ;
wire un31_clk_en_5 ;
wire un21_clk_en ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_8 ;
wire N_7 ;
  CFG1 \sPWM_RNI5LMS4[3]  (
	.A(mot_pwm_raw[2]),
	.Y(mot_pwm_raw_i[2])
);
defparam \sPWM_RNI5LMS4[3] .INIT=2'h1;
  CFG1 \sPWM_RNI4KMS4[2]  (
	.A(mot_pwm_raw[1]),
	.Y(mot_pwm_raw_i[1])
);
defparam \sPWM_RNI4KMS4[2] .INIT=2'h1;
  CFG1 \sPWM_RNI3JMS4[1]  (
	.A(mot_pwm_raw[0]),
	.Y(mot_pwm_raw_i[0])
);
defparam \sPWM_RNI3JMS4[1] .INIT=2'h1;
// @38:85
  SLE \PWM_counter[8]  (
	.Q(PWM_counter_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[7]  (
	.Q(PWM_counter_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[6]  (
	.Q(PWM_counter_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[5]  (
	.Q(PWM_counter_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[4]  (
	.Q(PWM_counter_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[3]  (
	.Q(PWM_counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[2]  (
	.Q(PWM_counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[1]  (
	.Q(PWM_counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \PWM_counter[0]  (
	.Q(PWM_counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(PWM_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE down (
	.Q(down_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(down_RNO_0),
	.EN(down_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[3]  (
	.Q(mot_pwm_raw[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[2]  (
	.Q(mot_pwm_raw[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \sPWM[1]  (
	.Q(mot_pwm_raw[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_out_12_i[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[1]  (
	.Q(start_timer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(start_timer_1_0[1]),
	.EN(start_timerce_6[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:85
  SLE \start_timer[0]  (
	.Q(start_timer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(clk_25MHz),
	.D(pwm_config_0),
	.EN(start_timerce_6[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:128
  ARI1 \PWM_PROC.un24_clk_en_RNI2JQDM  (
	.FCO(PWM_counter_lcry_cy),
	.S(un24_clk_en_RNI2JQDM_S),
	.Y(un24_clk_en_RNI2JQDM_Y),
	.B(un24_clk_en),
	.C(PWM_counter_0),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \PWM_PROC.un24_clk_en_RNI2JQDM .INIT=20'h41100;
// @41:128
  ARI1 \PWM_PROC.un24_clk_en_RNIH7LIC1  (
	.FCO(PWM_counter),
	.S(un24_clk_en_RNIH7LIC1_S),
	.Y(un24_clk_en_RNIH7LIC1_Y),
	.B(PWM_counter_0),
	.C(sync_cntr_0_sqmuxa),
	.D(GND),
	.A(VCC),
	.FCI(PWM_counter_lcry_cy)
);
defparam \PWM_PROC.un24_clk_en_RNIH7LIC1 .INIT=20'h5CCAA;
// @41:128
  ARI1 \PWM_counter_RNIMDKSF3[0]  (
	.FCO(PWM_counter_cry[0]),
	.S(PWM_counter_s[0]),
	.Y(PWM_counter_RNIMDKSF3_Y[0]),
	.B(PWM_counter_Z[0]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter)
);
defparam \PWM_counter_RNIMDKSF3[0] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNISKJ6J5[1]  (
	.FCO(PWM_counter_cry[1]),
	.S(PWM_counter_s[1]),
	.Y(PWM_counter_RNISKJ6J5_Y[1]),
	.B(PWM_counter_Z[1]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[0])
);
defparam \PWM_counter_RNISKJ6J5[1] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI3TIGM7[2]  (
	.FCO(PWM_counter_cry[2]),
	.S(PWM_counter_s[2]),
	.Y(PWM_counter_RNI3TIGM7_Y[2]),
	.B(PWM_counter_Z[2]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[1])
);
defparam \PWM_counter_RNI3TIGM7[2] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIB6IQP9[3]  (
	.FCO(PWM_counter_cry[3]),
	.S(PWM_counter_s[3]),
	.Y(PWM_counter_RNIB6IQP9_Y[3]),
	.B(PWM_counter_Z[3]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[2])
);
defparam \PWM_counter_RNIB6IQP9[3] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIKGH4TB[4]  (
	.FCO(PWM_counter_cry[4]),
	.S(PWM_counter_s[4]),
	.Y(PWM_counter_RNIKGH4TB_Y[4]),
	.B(PWM_counter_Z[4]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[3])
);
defparam \PWM_counter_RNIKGH4TB[4] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNIURGE0E[5]  (
	.FCO(PWM_counter_cry[5]),
	.S(PWM_counter_s[5]),
	.Y(PWM_counter_RNIURGE0E_Y[5]),
	.B(PWM_counter_Z[5]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[4])
);
defparam \PWM_counter_RNIURGE0E[5] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNI98GO3G[6]  (
	.FCO(PWM_counter_cry[6]),
	.S(PWM_counter_s[6]),
	.Y(PWM_counter_RNI98GO3G_Y[6]),
	.B(PWM_counter_Z[6]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[5])
);
defparam \PWM_counter_RNI98GO3G[6] .INIT=20'h57788;
// @41:128
  ARI1 \PWM_counter_RNO[8]  (
	.FCO(PWM_counter_RNO_FCO_12[8]),
	.S(PWM_counter_s[8]),
	.Y(PWM_counter_RNO_Y_12[8]),
	.B(PWM_counter_Z[8]),
	.C(PWM_counter_0),
	.D(un24_clk_en_RNIH7LIC1_Y),
	.A(VCC),
	.FCI(PWM_counter_cry[7])
);
defparam \PWM_counter_RNO[8] .INIT=20'h46C00;
// @41:128
  ARI1 \PWM_counter_RNILLF27I[7]  (
	.FCO(PWM_counter_cry[7]),
	.S(PWM_counter_s[7]),
	.Y(PWM_counter_RNILLF27I_Y[7]),
	.B(PWM_counter_Z[7]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(GND),
	.A(PWM_counter_0),
	.FCI(PWM_counter_cry[6])
);
defparam \PWM_counter_RNILLF27I[7] .INIT=20'h57788;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_0  (
	.FCO(un13_clk_en_cry_0),
	.S(un13_clk_en_cry_0_S),
	.Y(un13_clk_en_cry_0_Y),
	.B(sync_mot_pwm_param45[0]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un13_clk_en_cry_0 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_1  (
	.FCO(un13_clk_en_cry_1),
	.S(un13_clk_en_cry_1_S),
	.Y(un13_clk_en_cry_1_Y),
	.B(sync_mot_pwm_param45[1]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un13_clk_en_cry_0)
);
defparam \PWM_PROC.un13_clk_en_cry_1 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_2  (
	.FCO(un13_clk_en_cry_2),
	.S(un13_clk_en_cry_2_S),
	.Y(un13_clk_en_cry_2_Y),
	.B(sync_mot_pwm_param45[2]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un13_clk_en_cry_1)
);
defparam \PWM_PROC.un13_clk_en_cry_2 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_3  (
	.FCO(un13_clk_en_cry_3),
	.S(un13_clk_en_cry_3_S),
	.Y(un13_clk_en_cry_3_Y),
	.B(sync_mot_pwm_param45[3]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un13_clk_en_cry_2)
);
defparam \PWM_PROC.un13_clk_en_cry_3 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_4  (
	.FCO(un13_clk_en_cry_4),
	.S(un13_clk_en_cry_4_S),
	.Y(un13_clk_en_cry_4_Y),
	.B(sync_mot_pwm_param45[4]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un13_clk_en_cry_3)
);
defparam \PWM_PROC.un13_clk_en_cry_4 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_5  (
	.FCO(un13_clk_en_cry_5),
	.S(un13_clk_en_cry_5_S),
	.Y(un13_clk_en_cry_5_Y),
	.B(sync_mot_pwm_param45[5]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un13_clk_en_cry_4)
);
defparam \PWM_PROC.un13_clk_en_cry_5 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_6  (
	.FCO(un13_clk_en_cry_6),
	.S(un13_clk_en_cry_6_S),
	.Y(un13_clk_en_cry_6_Y),
	.B(sync_mot_pwm_param45[6]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un13_clk_en_cry_5)
);
defparam \PWM_PROC.un13_clk_en_cry_6 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_7  (
	.FCO(un13_clk_en_cry_7),
	.S(un13_clk_en_cry_7_S),
	.Y(un13_clk_en_cry_7_Y),
	.B(sync_mot_pwm_param45[7]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un13_clk_en_cry_6)
);
defparam \PWM_PROC.un13_clk_en_cry_7 .INIT=20'h5AA55;
// @38:98
  ARI1 \PWM_PROC.un13_clk_en_cry_8  (
	.FCO(un13_clk_en),
	.S(un13_clk_en_cry_8_S),
	.Y(un13_clk_en_cry_8_Y),
	.B(sync_mot_pwm_param45[8]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un13_clk_en_cry_7)
);
defparam \PWM_PROC.un13_clk_en_cry_8 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_0  (
	.FCO(un9_clk_en_cry_0),
	.S(un9_clk_en_cry_0_S),
	.Y(un9_clk_en_cry_0_Y),
	.B(sync_mot_pwm_param23[0]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un9_clk_en_cry_0 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_1  (
	.FCO(un9_clk_en_cry_1),
	.S(un9_clk_en_cry_1_S),
	.Y(un9_clk_en_cry_1_Y),
	.B(sync_mot_pwm_param23[1]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un9_clk_en_cry_0)
);
defparam \PWM_PROC.un9_clk_en_cry_1 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_2  (
	.FCO(un9_clk_en_cry_2),
	.S(un9_clk_en_cry_2_S),
	.Y(un9_clk_en_cry_2_Y),
	.B(sync_mot_pwm_param23[2]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un9_clk_en_cry_1)
);
defparam \PWM_PROC.un9_clk_en_cry_2 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_3  (
	.FCO(un9_clk_en_cry_3),
	.S(un9_clk_en_cry_3_S),
	.Y(un9_clk_en_cry_3_Y),
	.B(sync_mot_pwm_param23[3]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un9_clk_en_cry_2)
);
defparam \PWM_PROC.un9_clk_en_cry_3 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_4  (
	.FCO(un9_clk_en_cry_4),
	.S(un9_clk_en_cry_4_S),
	.Y(un9_clk_en_cry_4_Y),
	.B(sync_mot_pwm_param23[4]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un9_clk_en_cry_3)
);
defparam \PWM_PROC.un9_clk_en_cry_4 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_5  (
	.FCO(un9_clk_en_cry_5),
	.S(un9_clk_en_cry_5_S),
	.Y(un9_clk_en_cry_5_Y),
	.B(sync_mot_pwm_param23[5]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un9_clk_en_cry_4)
);
defparam \PWM_PROC.un9_clk_en_cry_5 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_6  (
	.FCO(un9_clk_en_cry_6),
	.S(un9_clk_en_cry_6_S),
	.Y(un9_clk_en_cry_6_Y),
	.B(sync_mot_pwm_param23[6]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un9_clk_en_cry_5)
);
defparam \PWM_PROC.un9_clk_en_cry_6 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_7  (
	.FCO(un9_clk_en_cry_7),
	.S(un9_clk_en_cry_7_S),
	.Y(un9_clk_en_cry_7_Y),
	.B(sync_mot_pwm_param23[7]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un9_clk_en_cry_6)
);
defparam \PWM_PROC.un9_clk_en_cry_7 .INIT=20'h5AA55;
// @38:95
  ARI1 \PWM_PROC.un9_clk_en_cry_8  (
	.FCO(un9_clk_en),
	.S(un9_clk_en_cry_8_S),
	.Y(un9_clk_en_cry_8_Y),
	.B(sync_mot_pwm_param23[8]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un9_clk_en_cry_7)
);
defparam \PWM_PROC.un9_clk_en_cry_8 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_0  (
	.FCO(un5_clk_en_cry_0),
	.S(un5_clk_en_cry_0_S),
	.Y(un5_clk_en_cry_0_Y),
	.B(sync_mot_pwm_param01[0]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[0]),
	.FCI(GND)
);
defparam \PWM_PROC.un5_clk_en_cry_0 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_1  (
	.FCO(un5_clk_en_cry_1),
	.S(un5_clk_en_cry_1_S),
	.Y(un5_clk_en_cry_1_Y),
	.B(sync_mot_pwm_param01[1]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[1]),
	.FCI(un5_clk_en_cry_0)
);
defparam \PWM_PROC.un5_clk_en_cry_1 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_2  (
	.FCO(un5_clk_en_cry_2),
	.S(un5_clk_en_cry_2_S),
	.Y(un5_clk_en_cry_2_Y),
	.B(sync_mot_pwm_param01[2]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[2]),
	.FCI(un5_clk_en_cry_1)
);
defparam \PWM_PROC.un5_clk_en_cry_2 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_3  (
	.FCO(un5_clk_en_cry_3),
	.S(un5_clk_en_cry_3_S),
	.Y(un5_clk_en_cry_3_Y),
	.B(sync_mot_pwm_param01[3]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[3]),
	.FCI(un5_clk_en_cry_2)
);
defparam \PWM_PROC.un5_clk_en_cry_3 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_4  (
	.FCO(un5_clk_en_cry_4),
	.S(un5_clk_en_cry_4_S),
	.Y(un5_clk_en_cry_4_Y),
	.B(sync_mot_pwm_param01[4]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[4]),
	.FCI(un5_clk_en_cry_3)
);
defparam \PWM_PROC.un5_clk_en_cry_4 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_5  (
	.FCO(un5_clk_en_cry_5),
	.S(un5_clk_en_cry_5_S),
	.Y(un5_clk_en_cry_5_Y),
	.B(sync_mot_pwm_param01[5]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[5]),
	.FCI(un5_clk_en_cry_4)
);
defparam \PWM_PROC.un5_clk_en_cry_5 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_6  (
	.FCO(un5_clk_en_cry_6),
	.S(un5_clk_en_cry_6_S),
	.Y(un5_clk_en_cry_6_Y),
	.B(sync_mot_pwm_param01[6]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[6]),
	.FCI(un5_clk_en_cry_5)
);
defparam \PWM_PROC.un5_clk_en_cry_6 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_7  (
	.FCO(un5_clk_en_cry_7),
	.S(un5_clk_en_cry_7_S),
	.Y(un5_clk_en_cry_7_Y),
	.B(sync_mot_pwm_param01[7]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[7]),
	.FCI(un5_clk_en_cry_6)
);
defparam \PWM_PROC.un5_clk_en_cry_7 .INIT=20'h5AA55;
// @38:92
  ARI1 \PWM_PROC.un5_clk_en_cry_8  (
	.FCO(un5_clk_en),
	.S(un5_clk_en_cry_8_S),
	.Y(un5_clk_en_cry_8_Y),
	.B(sync_mot_pwm_param01[8]),
	.C(GND),
	.D(GND),
	.A(PWM_counter_Z[8]),
	.FCI(un5_clk_en_cry_7)
);
defparam \PWM_PROC.un5_clk_en_cry_8 .INIT=20'h5AA55;
// @25:957
  CFG4 down_RNI64AHH (
	.A(sync_cntr[1]),
	.B(sync_cntr[0]),
	.C(state_0),
	.D(down_Z),
	.Y(PWM_counter_0)
);
defparam down_RNI64AHH.INIT=16'h8F00;
// @38:150
  CFG2 un1_start_period_0 (
	.A(PWM_counter_Z[0]),
	.B(PWM_counter_Z[1]),
	.Y(un1_start_period_0_Z)
);
defparam un1_start_period_0.INIT=4'h1;
// @38:150
  CFG2 un1_start_period_3 (
	.A(PWM_counter_Z[6]),
	.B(PWM_counter_Z[7]),
	.Y(un1_start_period_3_Z)
);
defparam un1_start_period_3.INIT=4'h1;
// @38:85
  CFG2 \start_timer_1[1]  (
	.A(start_timer_Z[0]),
	.B(pwm_config_0),
	.Y(start_timer_1_0[1])
);
defparam \start_timer_1[1] .INIT=4'h8;
// @38:87
  CFG2 \PWM_PROC.un1_start_time  (
	.A(start_timer_Z[0]),
	.B(start_timer_Z[1]),
	.Y(un1_start_time)
);
defparam \PWM_PROC.un1_start_time .INIT=4'h8;
// @38:150
  CFG4 un1_start_period_4 (
	.A(PWM_counter_Z[2]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[3]),
	.D(PWM_counter_Z[8]),
	.Y(un1_start_period_4_Z)
);
defparam un1_start_period_4.INIT=16'h0001;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_4  (
	.A(PWM_counter_Z[1]),
	.B(PWM_counter_Z[5]),
	.C(PWM_counter_Z[4]),
	.D(PWM_counter_Z[8]),
	.Y(un31_clk_en_4)
);
defparam \PWM_PROC.un31_clk_en_4 .INIT=16'h0001;
// @38:116
  CFG3 \PWM_PROC.un19_clk_enlto5  (
	.A(PWM_counter_Z[5]),
	.B(PWM_counter_Z[4]),
	.C(PWM_counter_Z[3]),
	.Y(un19_clk_enlt7)
);
defparam \PWM_PROC.un19_clk_enlto5 .INIT=8'h7F;
// @38:85
  CFG2 \start_timerce[0]  (
	.A(un24_clk_en_RNIH7LIC1_Y),
	.B(pwm_config_0),
	.Y(start_timerce_6[0])
);
defparam \start_timerce[0] .INIT=4'h7;
// @38:128
  CFG4 \PWM_PROC.un31_clk_en_5  (
	.A(PWM_counter_Z[0]),
	.B(PWM_counter_Z[2]),
	.C(un1_start_period_3_Z),
	.D(PWM_counter_Z[3]),
	.Y(un31_clk_en_5)
);
defparam \PWM_PROC.un31_clk_en_5 .INIT=16'h0020;
// @38:85
  CFG2 down_RNO (
	.A(un24_clk_en_RNIH7LIC1_Y),
	.B(PWM_counter_Z[8]),
	.Y(down_RNO_0)
);
defparam down_RNO.INIT=4'h8;
// @38:85
  CFG3 \sPWM_RNO[3]  (
	.A(un1_start_time),
	.B(un13_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[3])
);
defparam \sPWM_RNO[3] .INIT=8'h07;
// @38:85
  CFG3 \sPWM_RNO[2]  (
	.A(un1_start_time),
	.B(un9_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[2])
);
defparam \sPWM_RNO[2] .INIT=8'h07;
// @38:85
  CFG3 \sPWM_RNO[1]  (
	.A(un1_start_time),
	.B(un5_clk_en),
	.C(un24_clk_en),
	.Y(pwm_out_12_i[1])
);
defparam \sPWM_RNO[1] .INIT=8'h07;
// @38:150
  CFG4 un1_start_period (
	.A(un1_start_period_0_Z),
	.B(PWM_counter_Z[4]),
	.C(un1_start_period_3_Z),
	.D(un1_start_period_4_Z),
	.Y(start_pwm_period_out)
);
defparam un1_start_period.INIT=16'h2000;
// @38:116
  CFG4 \PWM_PROC.un21_clk_en  (
	.A(un19_clk_enlt7),
	.B(un1_start_period_3_Z),
	.C(down_Z),
	.D(PWM_counter_Z[8]),
	.Y(un21_clk_en)
);
defparam \PWM_PROC.un21_clk_en .INIT=16'h0700;
// @38:116
  CFG2 \PWM_PROC.un24_clk_en  (
	.A(un24_clk_en_RNIH7LIC1_Y),
	.B(un21_clk_en),
	.Y(un24_clk_en)
);
defparam \PWM_PROC.un24_clk_en .INIT=4'h8;
// @38:85
  CFG4 down_2_sqmuxa_i (
	.A(un21_clk_en),
	.B(un31_clk_en_4),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.D(un31_clk_en_5),
	.Y(down_2_sqmuxa_i_Z)
);
defparam down_2_sqmuxa_i.INIT=16'hEFAF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* PH_PWM_625_0_80_3_1_7 */

module CMN_DEADBAND_5 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [1:0] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_4;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_946_3 ;
wire N_940 ;
wire N_931 ;
wire N_935 ;
wire N_953 ;
wire N_36 ;
wire N_937 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_946_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_940)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_931)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_935)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_931),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_953)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_931),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_36)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_935),
	.Y(N_946_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_935),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_937)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_953),
	.Y(DB_STATE_ns_i_i_a3_4[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_36),
	.Y(DB_STATE_ns_i_i_a3_4[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_940),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_935),
	.D(N_931),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_36),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_953),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_940),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_946_3),
	.D(N_937),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5 */

module CMN_DEADBAND_5_3 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [3:2] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_3;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_974_3 ;
wire N_963 ;
wire N_954 ;
wire N_958 ;
wire N_988 ;
wire N_987 ;
wire N_960 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_974_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_963)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_954)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_958)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_954),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_988)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_954),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_987)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_958),
	.Y(N_974_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_958),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_960)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_988),
	.Y(DB_STATE_ns_i_i_a3_3[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_987),
	.Y(DB_STATE_ns_i_i_a3_3[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_963),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_958),
	.D(N_954),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_987),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_988),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_963),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_974_3),
	.D(N_960),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_3 */

module CMN_DEADBAND_5_4 (
  mot_pwm_raw_i_0,
  mot_pwm_raw_0,
  mot_pwm,
  clk_25MHz,
  RESET_N_arst
)
;
input mot_pwm_raw_i_0 ;
input mot_pwm_raw_0 ;
output [5:4] mot_pwm ;
input clk_25MHz ;
input RESET_N_arst ;
wire mot_pwm_raw_i_0 ;
wire mot_pwm_raw_0 ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [3:0] DB_STATE_Z;
wire [2:1] DB_STATE_ns_i_i_a3_2;
wire [2:0] DEADBAND_CNTR_Z;
wire [2:0] DEADBAND_CNTR_7;
wire [1:0] DESIRED_PWM_Z;
wire VCC ;
wire N_70_i ;
wire GND ;
wire N_68_i ;
wire N_1009_3 ;
wire N_998 ;
wire N_989 ;
wire N_993 ;
wire N_1023 ;
wire N_1022 ;
wire N_995 ;
wire N_100 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
// @39:91
  SLE \DB_STATE[0]  (
	.Q(DB_STATE_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[1]  (
	.Q(DB_STATE_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(N_68_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[2]  (
	.Q(DB_STATE_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DB_STATE[3]  (
	.Q(DB_STATE_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_ns_i_i_a3_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[1]  (
	.Q(mot_pwm[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \ACTUAL_PWM[0]  (
	.Q(mot_pwm[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DB_STATE_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[2]  (
	.Q(DEADBAND_CNTR_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[1]  (
	.Q(DEADBAND_CNTR_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DEADBAND_CNTR[0]  (
	.Q(DEADBAND_CNTR_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(DEADBAND_CNTR_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[1]  (
	.Q(DESIRED_PWM_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:91
  SLE \DESIRED_PWM[0]  (
	.Q(DESIRED_PWM_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_raw_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[2]  (
	.A(DB_STATE_Z[3]),
	.B(N_1009_3),
	.C(DEADBAND_CNTR_Z[2]),
	.D(DB_STATE_Z[2]),
	.Y(DEADBAND_CNTR_7[2])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[2] .INIT=16'hFFBA;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o3[2]  (
	.A(DB_STATE_Z[2]),
	.B(DB_STATE_Z[3]),
	.Y(N_998)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o3[2] .INIT=4'hE;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2[0]  (
	.A(DEADBAND_CNTR_Z[1]),
	.B(DEADBAND_CNTR_Z[2]),
	.Y(N_989)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2[0] .INIT=4'hE;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0]  (
	.A(DB_STATE_Z[1]),
	.B(DB_STATE_Z[0]),
	.C(DESIRED_PWM_Z[1]),
	.D(DESIRED_PWM_Z[0]),
	.Y(N_993)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[0] .INIT=16'h1351;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[3]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_989),
	.C(DB_STATE_Z[1]),
	.D(DB_STATE_Z[3]),
	.Y(N_1023)
);
defparam \DB_STATE_ns_i_0_a2[3] .INIT=16'h001F;
// @39:91
  CFG4 \DB_STATE_ns_i_0_a2[4]  (
	.A(DEADBAND_CNTR_Z[0]),
	.B(N_989),
	.C(DB_STATE_Z[0]),
	.D(DB_STATE_Z[2]),
	.Y(N_1022)
);
defparam \DB_STATE_ns_i_0_a2[4] .INIT=16'h001F;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1]  (
	.A(DEADBAND_CNTR_Z[2]),
	.B(DEADBAND_CNTR_Z[1]),
	.C(DEADBAND_CNTR_Z[0]),
	.D(N_993),
	.Y(N_1009_3)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_a3_0_3[1] .INIT=16'h0002;
// @39:97
  CFG2 \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1]  (
	.A(N_993),
	.B(DEADBAND_CNTR_Z[0]),
	.Y(N_995)
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0_o2_0[1] .INIT=4'hE;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[2]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1023),
	.Y(DB_STATE_ns_i_i_a3_2[2])
);
defparam \DB_STATE_ns_i_i_a3[2] .INIT=8'h20;
// @39:91
  CFG3 \DB_STATE_ns_i_i_a3[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1022),
	.Y(DB_STATE_ns_i_i_a3_2[1])
);
defparam \DB_STATE_ns_i_i_a3[1] .INIT=8'h40;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[0]  (
	.A(N_998),
	.B(DEADBAND_CNTR_Z[0]),
	.C(N_993),
	.D(N_989),
	.Y(DEADBAND_CNTR_7[0])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[0] .INIT=16'h4140;
// @39:91
  CFG3 \DB_STATE_RNO[0]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1022),
	.Y(N_70_i)
);
defparam \DB_STATE_RNO[0] .INIT=8'h0D;
// @39:91
  CFG3 \DB_STATE_RNO[1]  (
	.A(DESIRED_PWM_Z[1]),
	.B(DESIRED_PWM_Z[0]),
	.C(N_1023),
	.Y(N_68_i)
);
defparam \DB_STATE_RNO[1] .INIT=8'h0B;
// @39:97
  CFG4 \pDB_STATE.DEADBAND_CNTR_7_0[1]  (
	.A(N_998),
	.B(DEADBAND_CNTR_Z[1]),
	.C(N_1009_3),
	.D(N_995),
	.Y(DEADBAND_CNTR_7[1])
);
defparam \pDB_STATE.DEADBAND_CNTR_7_0[1] .INIT=16'h5450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CMN_DEADBAND_5_4 */

module cmn_debouncer_8_8_1_7 (
  OC_V_LFT_MOT_DRV_c,
  filt_mot_over_curr,
  clk_25MHz,
  RESET_N_arst
)
;
input OC_V_LFT_MOT_DRV_c ;
output filt_mot_over_curr ;
input clk_25MHz ;
input RESET_N_arst ;
wire OC_V_LFT_MOT_DRV_c ;
wire filt_mot_over_curr ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [27:0] debounce_cntr_Z;
wire [27:27] debounce_cntr_s_Z;
wire [26:0] debounce_cntr_s;
wire [0:0] debounce_cntr_cry_cy_S_6;
wire [0:0] debounce_cntr_cry_cy_Y_6;
wire [26:0] debounce_cntr_cry_Z;
wire [26:0] debounce_cntr_cry_Y_6;
wire [27:27] debounce_cntr_s_FCO_6;
wire [27:27] debounce_cntr_s_Y_6;
wire VCC ;
wire GND ;
wire un1_deb_sig_out_1_sqmuxa_2_i ;
wire sync_sig_in_Z ;
wire debounce_cntr_cry_cy ;
wire un1_debounce_cntr_0_sqmuxa_1_0 ;
wire deb_sig_out_1_sqmuxa_20_Z ;
wire deb_sig_out_1_sqmuxa_19_Z ;
wire deb_sig_out_1_sqmuxa_18_Z ;
wire deb_sig_out_1_sqmuxa_17_Z ;
wire deb_sig_out_1_sqmuxa_16_Z ;
wire deb_sig_out_1_sqmuxa_15_Z ;
wire deb_sig_out_1_sqmuxa_14_Z ;
wire deb_sig_out_1_sqmuxa_25_Z ;
wire deb_sig_out_1_sqmuxa_Z ;
// @40:51
  SLE \debounce_cntr[27]  (
	.Q(debounce_cntr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[26]  (
	.Q(debounce_cntr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[25]  (
	.Q(debounce_cntr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[24]  (
	.Q(debounce_cntr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[23]  (
	.Q(debounce_cntr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[22]  (
	.Q(debounce_cntr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[21]  (
	.Q(debounce_cntr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[20]  (
	.Q(debounce_cntr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[19]  (
	.Q(debounce_cntr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[18]  (
	.Q(debounce_cntr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[17]  (
	.Q(debounce_cntr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[16]  (
	.Q(debounce_cntr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[15]  (
	.Q(debounce_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[14]  (
	.Q(debounce_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[13]  (
	.Q(debounce_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[12]  (
	.Q(debounce_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[11]  (
	.Q(debounce_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[10]  (
	.Q(debounce_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[9]  (
	.Q(debounce_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[8]  (
	.Q(debounce_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[7]  (
	.Q(debounce_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[6]  (
	.Q(debounce_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[5]  (
	.Q(debounce_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[4]  (
	.Q(debounce_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[3]  (
	.Q(debounce_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[2]  (
	.Q(debounce_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[1]  (
	.Q(debounce_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE \debounce_cntr[0]  (
	.Q(debounce_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(debounce_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE deb_sig_out (
	.Q(filt_mot_over_curr),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un1_deb_sig_out_1_sqmuxa_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  SLE sync_sig_in (
	.Q(sync_sig_in_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(OC_V_LFT_MOT_DRV_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:51
  ARI1 \debounce_cntr_cry_cy[0]  (
	.FCO(debounce_cntr_cry_cy),
	.S(debounce_cntr_cry_cy_S_6[0]),
	.Y(debounce_cntr_cry_cy_Y_6[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \debounce_cntr_cry_cy[0] .INIT=20'h45500;
// @40:51
  ARI1 \debounce_cntr_cry[0]  (
	.FCO(debounce_cntr_cry_Z[0]),
	.S(debounce_cntr_s[0]),
	.Y(debounce_cntr_cry_Y_6[0]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_cy)
);
defparam \debounce_cntr_cry[0] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[1]  (
	.FCO(debounce_cntr_cry_Z[1]),
	.S(debounce_cntr_s[1]),
	.Y(debounce_cntr_cry_Y_6[1]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[0])
);
defparam \debounce_cntr_cry[1] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[2]  (
	.FCO(debounce_cntr_cry_Z[2]),
	.S(debounce_cntr_s[2]),
	.Y(debounce_cntr_cry_Y_6[2]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[1])
);
defparam \debounce_cntr_cry[2] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[3]  (
	.FCO(debounce_cntr_cry_Z[3]),
	.S(debounce_cntr_s[3]),
	.Y(debounce_cntr_cry_Y_6[3]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[2])
);
defparam \debounce_cntr_cry[3] .INIT=20'h62200;
// @40:51
  ARI1 \debounce_cntr_cry[4]  (
	.FCO(debounce_cntr_cry_Z[4]),
	.S(debounce_cntr_s[4]),
	.Y(debounce_cntr_cry_Y_6[4]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[3])
);
defparam \debounce_cntr_cry[4] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[5]  (
	.FCO(debounce_cntr_cry_Z[5]),
	.S(debounce_cntr_s[5]),
	.Y(debounce_cntr_cry_Y_6[5]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[4])
);
defparam \debounce_cntr_cry[5] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[6]  (
	.FCO(debounce_cntr_cry_Z[6]),
	.S(debounce_cntr_s[6]),
	.Y(debounce_cntr_cry_Y_6[6]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[5])
);
defparam \debounce_cntr_cry[6] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[7]  (
	.FCO(debounce_cntr_cry_Z[7]),
	.S(debounce_cntr_s[7]),
	.Y(debounce_cntr_cry_Y_6[7]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[6])
);
defparam \debounce_cntr_cry[7] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[8]  (
	.FCO(debounce_cntr_cry_Z[8]),
	.S(debounce_cntr_s[8]),
	.Y(debounce_cntr_cry_Y_6[8]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[7])
);
defparam \debounce_cntr_cry[8] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[9]  (
	.FCO(debounce_cntr_cry_Z[9]),
	.S(debounce_cntr_s[9]),
	.Y(debounce_cntr_cry_Y_6[9]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[8])
);
defparam \debounce_cntr_cry[9] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[10]  (
	.FCO(debounce_cntr_cry_Z[10]),
	.S(debounce_cntr_s[10]),
	.Y(debounce_cntr_cry_Y_6[10]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[9])
);
defparam \debounce_cntr_cry[10] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[11]  (
	.FCO(debounce_cntr_cry_Z[11]),
	.S(debounce_cntr_s[11]),
	.Y(debounce_cntr_cry_Y_6[11]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[10])
);
defparam \debounce_cntr_cry[11] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[12]  (
	.FCO(debounce_cntr_cry_Z[12]),
	.S(debounce_cntr_s[12]),
	.Y(debounce_cntr_cry_Y_6[12]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[11])
);
defparam \debounce_cntr_cry[12] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[13]  (
	.FCO(debounce_cntr_cry_Z[13]),
	.S(debounce_cntr_s[13]),
	.Y(debounce_cntr_cry_Y_6[13]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[12])
);
defparam \debounce_cntr_cry[13] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[14]  (
	.FCO(debounce_cntr_cry_Z[14]),
	.S(debounce_cntr_s[14]),
	.Y(debounce_cntr_cry_Y_6[14]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[13])
);
defparam \debounce_cntr_cry[14] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[15]  (
	.FCO(debounce_cntr_cry_Z[15]),
	.S(debounce_cntr_s[15]),
	.Y(debounce_cntr_cry_Y_6[15]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[14])
);
defparam \debounce_cntr_cry[15] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[16]  (
	.FCO(debounce_cntr_cry_Z[16]),
	.S(debounce_cntr_s[16]),
	.Y(debounce_cntr_cry_Y_6[16]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[16]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[15])
);
defparam \debounce_cntr_cry[16] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[17]  (
	.FCO(debounce_cntr_cry_Z[17]),
	.S(debounce_cntr_s[17]),
	.Y(debounce_cntr_cry_Y_6[17]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[17]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[16])
);
defparam \debounce_cntr_cry[17] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[18]  (
	.FCO(debounce_cntr_cry_Z[18]),
	.S(debounce_cntr_s[18]),
	.Y(debounce_cntr_cry_Y_6[18]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[18]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[17])
);
defparam \debounce_cntr_cry[18] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[19]  (
	.FCO(debounce_cntr_cry_Z[19]),
	.S(debounce_cntr_s[19]),
	.Y(debounce_cntr_cry_Y_6[19]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[19]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[18])
);
defparam \debounce_cntr_cry[19] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[20]  (
	.FCO(debounce_cntr_cry_Z[20]),
	.S(debounce_cntr_s[20]),
	.Y(debounce_cntr_cry_Y_6[20]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[20]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[19])
);
defparam \debounce_cntr_cry[20] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[21]  (
	.FCO(debounce_cntr_cry_Z[21]),
	.S(debounce_cntr_s[21]),
	.Y(debounce_cntr_cry_Y_6[21]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[21]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[20])
);
defparam \debounce_cntr_cry[21] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[22]  (
	.FCO(debounce_cntr_cry_Z[22]),
	.S(debounce_cntr_s[22]),
	.Y(debounce_cntr_cry_Y_6[22]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[22]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[21])
);
defparam \debounce_cntr_cry[22] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[23]  (
	.FCO(debounce_cntr_cry_Z[23]),
	.S(debounce_cntr_s[23]),
	.Y(debounce_cntr_cry_Y_6[23]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[23]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[22])
);
defparam \debounce_cntr_cry[23] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[24]  (
	.FCO(debounce_cntr_cry_Z[24]),
	.S(debounce_cntr_s[24]),
	.Y(debounce_cntr_cry_Y_6[24]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[24]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[23])
);
defparam \debounce_cntr_cry[24] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_cry[25]  (
	.FCO(debounce_cntr_cry_Z[25]),
	.S(debounce_cntr_s[25]),
	.Y(debounce_cntr_cry_Y_6[25]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[25]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[24])
);
defparam \debounce_cntr_cry[25] .INIT=20'h67700;
// @40:51
  ARI1 \debounce_cntr_s[27]  (
	.FCO(debounce_cntr_s_FCO_6[27]),
	.S(debounce_cntr_s_Z[27]),
	.Y(debounce_cntr_s_Y_6[27]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[27]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[26])
);
defparam \debounce_cntr_s[27] .INIT=20'h47700;
// @40:51
  ARI1 \debounce_cntr_cry[26]  (
	.FCO(debounce_cntr_cry_Z[26]),
	.S(debounce_cntr_s[26]),
	.Y(debounce_cntr_cry_Y_6[26]),
	.B(un1_debounce_cntr_0_sqmuxa_1_0),
	.C(debounce_cntr_Z[26]),
	.D(GND),
	.A(VCC),
	.FCI(debounce_cntr_cry_Z[25])
);
defparam \debounce_cntr_cry[26] .INIT=20'h67700;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_20 (
	.A(debounce_cntr_Z[27]),
	.B(debounce_cntr_Z[26]),
	.C(debounce_cntr_Z[25]),
	.D(debounce_cntr_Z[24]),
	.Y(deb_sig_out_1_sqmuxa_20_Z)
);
defparam deb_sig_out_1_sqmuxa_20.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_19 (
	.A(debounce_cntr_Z[15]),
	.B(debounce_cntr_Z[14]),
	.C(debounce_cntr_Z[13]),
	.D(debounce_cntr_Z[12]),
	.Y(deb_sig_out_1_sqmuxa_19_Z)
);
defparam deb_sig_out_1_sqmuxa_19.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_18 (
	.A(debounce_cntr_Z[11]),
	.B(debounce_cntr_Z[10]),
	.C(debounce_cntr_Z[9]),
	.D(debounce_cntr_Z[8]),
	.Y(deb_sig_out_1_sqmuxa_18_Z)
);
defparam deb_sig_out_1_sqmuxa_18.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_17 (
	.A(debounce_cntr_Z[7]),
	.B(debounce_cntr_Z[6]),
	.C(debounce_cntr_Z[5]),
	.D(debounce_cntr_Z[4]),
	.Y(deb_sig_out_1_sqmuxa_17_Z)
);
defparam deb_sig_out_1_sqmuxa_17.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_16 (
	.A(debounce_cntr_Z[3]),
	.B(debounce_cntr_Z[2]),
	.C(debounce_cntr_Z[1]),
	.D(debounce_cntr_Z[0]),
	.Y(deb_sig_out_1_sqmuxa_16_Z)
);
defparam deb_sig_out_1_sqmuxa_16.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_15 (
	.A(debounce_cntr_Z[23]),
	.B(debounce_cntr_Z[22]),
	.C(debounce_cntr_Z[21]),
	.D(debounce_cntr_Z[20]),
	.Y(deb_sig_out_1_sqmuxa_15_Z)
);
defparam deb_sig_out_1_sqmuxa_15.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_14 (
	.A(debounce_cntr_Z[19]),
	.B(debounce_cntr_Z[18]),
	.C(debounce_cntr_Z[17]),
	.D(debounce_cntr_Z[16]),
	.Y(deb_sig_out_1_sqmuxa_14_Z)
);
defparam deb_sig_out_1_sqmuxa_14.INIT=16'h0001;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa_25 (
	.A(deb_sig_out_1_sqmuxa_19_Z),
	.B(deb_sig_out_1_sqmuxa_18_Z),
	.C(deb_sig_out_1_sqmuxa_17_Z),
	.D(deb_sig_out_1_sqmuxa_16_Z),
	.Y(deb_sig_out_1_sqmuxa_25_Z)
);
defparam deb_sig_out_1_sqmuxa_25.INIT=16'h8000;
// @40:71
  CFG4 deb_sig_out_1_sqmuxa (
	.A(deb_sig_out_1_sqmuxa_14_Z),
	.B(deb_sig_out_1_sqmuxa_25_Z),
	.C(deb_sig_out_1_sqmuxa_20_Z),
	.D(deb_sig_out_1_sqmuxa_15_Z),
	.Y(deb_sig_out_1_sqmuxa_Z)
);
defparam deb_sig_out_1_sqmuxa.INIT=16'h8000;
// @40:59
  CFG3 un1_debounce_cntr_0_sqmuxa_1 (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_mot_over_curr),
	.Y(un1_debounce_cntr_0_sqmuxa_1_0)
);
defparam un1_debounce_cntr_0_sqmuxa_1.INIT=8'h14;
// @40:51
  CFG3 deb_sig_out_RNO (
	.A(deb_sig_out_1_sqmuxa_Z),
	.B(sync_sig_in_Z),
	.C(filt_mot_over_curr),
	.Y(un1_deb_sig_out_1_sqmuxa_2_i)
);
defparam deb_sig_out_RNO.INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_debouncer_8_8_1_7 */

module cmn_pwm_7 (
  mot_pwm,
  pwm_config_0,
  sync_cntr,
  state_0,
  mot_pwm_param45,
  mot_pwm_param23,
  mot_pwm_param01,
  filt_mot_over_curr,
  OC_V_LFT_MOT_DRV_c,
  un24_clk_en_RNIH7LIC1_Y,
  sync_cntr_0_sqmuxa,
  pulse_200us_cntr15,
  start_pwm_period_out,
  clk_25MHz,
  RESET_N_arst
)
;
output [5:0] mot_pwm ;
input pwm_config_0 ;
input [1:0] sync_cntr ;
input state_0 ;
input [9:0] mot_pwm_param45 ;
input [9:0] mot_pwm_param23 ;
input [9:0] mot_pwm_param01 ;
output filt_mot_over_curr ;
input OC_V_LFT_MOT_DRV_c ;
output un24_clk_en_RNIH7LIC1_Y ;
input sync_cntr_0_sqmuxa ;
input pulse_200us_cntr15 ;
output start_pwm_period_out ;
input clk_25MHz ;
input RESET_N_arst ;
wire pwm_config_0 ;
wire state_0 ;
wire filt_mot_over_curr ;
wire OC_V_LFT_MOT_DRV_c ;
wire un24_clk_en_RNIH7LIC1_Y ;
wire sync_cntr_0_sqmuxa ;
wire pulse_200us_cntr15 ;
wire start_pwm_period_out ;
wire clk_25MHz ;
wire RESET_N_arst ;
wire [8:0] sync_mot_pwm_param45_Z;
wire [8:0] valid_mot_pwm_param45_Z;
wire [8:0] sync_mot_pwm_param01_Z;
wire [8:0] valid_mot_pwm_param01_Z;
wire [8:0] sync_mot_pwm_param23_Z;
wire [8:0] valid_mot_pwm_param23_Z;
wire [2:0] mot_pwm_raw_i;
wire [2:0] mot_pwm_raw;
wire VCC ;
wire GND ;
wire N_14_i ;
wire N_16_i ;
wire N_15_i ;
wire un3_pulse_200uslto9_1 ;
wire un7_pulse_200uslto9_1 ;
wire un11_pulse_200uslto9_1 ;
// @41:185
  SLE \sync_mot_pwm_param45[4]  (
	.Q(sync_mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[4]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[3]  (
	.Q(sync_mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[3]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[2]  (
	.Q(sync_mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[2]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[1]  (
	.Q(sync_mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[1]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[0]  (
	.Q(sync_mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[0]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[1]  (
	.Q(sync_mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[1]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[0]  (
	.Q(sync_mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[0]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[8]  (
	.Q(sync_mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[8]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[7]  (
	.Q(sync_mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[7]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[6]  (
	.Q(sync_mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[6]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[5]  (
	.Q(sync_mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[5]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[4]  (
	.Q(sync_mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[4]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[3]  (
	.Q(sync_mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[3]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[2]  (
	.Q(sync_mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[2]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[1]  (
	.Q(sync_mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[1]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param23[0]  (
	.Q(sync_mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param23_Z[0]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[8]  (
	.Q(sync_mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[8]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[7]  (
	.Q(sync_mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[7]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[6]  (
	.Q(sync_mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[6]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param45[5]  (
	.Q(sync_mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param45_Z[5]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:157
  SLE \valid_mot_pwm_param45[7]  (
	.Q(valid_mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[7]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[6]  (
	.Q(valid_mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[6]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[5]  (
	.Q(valid_mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[5]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[4]  (
	.Q(valid_mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[4]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[3]  (
	.Q(valid_mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[3]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[2]  (
	.Q(valid_mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[2]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[1]  (
	.Q(valid_mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[1]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[0]  (
	.Q(valid_mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[0]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:185
  SLE \sync_mot_pwm_param01[8]  (
	.Q(sync_mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[8]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[7]  (
	.Q(sync_mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[7]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[6]  (
	.Q(sync_mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[6]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[5]  (
	.Q(sync_mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[5]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[4]  (
	.Q(sync_mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[4]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[3]  (
	.Q(sync_mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[3]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:185
  SLE \sync_mot_pwm_param01[2]  (
	.Q(sync_mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(valid_mot_pwm_param01_Z[2]),
	.EN(start_pwm_period_out),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:157
  SLE \valid_mot_pwm_param01[4]  (
	.Q(valid_mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[4]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[3]  (
	.Q(valid_mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[3]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[2]  (
	.Q(valid_mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[2]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[1]  (
	.Q(valid_mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[1]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[0]  (
	.Q(valid_mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[0]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[8]  (
	.Q(valid_mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[8]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[7]  (
	.Q(valid_mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[7]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[6]  (
	.Q(valid_mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[6]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[5]  (
	.Q(valid_mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[5]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[4]  (
	.Q(valid_mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[4]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[3]  (
	.Q(valid_mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[3]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[2]  (
	.Q(valid_mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[2]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[1]  (
	.Q(valid_mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[1]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param23[0]  (
	.Q(valid_mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param23[0]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_15_i)
);
// @41:157
  SLE \valid_mot_pwm_param45[8]  (
	.Q(valid_mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param45[8]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_14_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[8]  (
	.Q(valid_mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[8]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[7]  (
	.Q(valid_mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[7]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[6]  (
	.Q(valid_mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[6]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(GND),
	.SLn(N_16_i)
);
// @41:157
  SLE \valid_mot_pwm_param01[5]  (
	.Q(valid_mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(mot_pwm_param01[5]),
	.EN(pulse_200us_cntr15),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_16_i)
);
// @41:164
  CFG4 \p_pwm_val.un3_pulse_200uslto9  (
	.A(un3_pulse_200uslto9_1),
	.B(mot_pwm_param01[9]),
	.C(mot_pwm_param01[8]),
	.D(mot_pwm_param01[7]),
	.Y(N_16_i)
);
defparam \p_pwm_val.un3_pulse_200uslto9 .INIT=16'h0323;
// @41:164
  CFG4 \p_pwm_val.un3_pulse_200uslto9_1  (
	.A(mot_pwm_param01[6]),
	.B(mot_pwm_param01[5]),
	.C(mot_pwm_param01[4]),
	.D(mot_pwm_param01[3]),
	.Y(un3_pulse_200uslto9_1)
);
defparam \p_pwm_val.un3_pulse_200uslto9_1 .INIT=16'h1555;
// @41:169
  CFG4 \p_pwm_val.un7_pulse_200uslto9  (
	.A(un7_pulse_200uslto9_1),
	.B(mot_pwm_param23[9]),
	.C(mot_pwm_param23[8]),
	.D(mot_pwm_param23[7]),
	.Y(N_15_i)
);
defparam \p_pwm_val.un7_pulse_200uslto9 .INIT=16'h0323;
// @41:169
  CFG4 \p_pwm_val.un7_pulse_200uslto9_1  (
	.A(mot_pwm_param23[6]),
	.B(mot_pwm_param23[5]),
	.C(mot_pwm_param23[4]),
	.D(mot_pwm_param23[3]),
	.Y(un7_pulse_200uslto9_1)
);
defparam \p_pwm_val.un7_pulse_200uslto9_1 .INIT=16'h1555;
// @41:174
  CFG4 \p_pwm_val.un11_pulse_200uslto9  (
	.A(un11_pulse_200uslto9_1),
	.B(mot_pwm_param45[9]),
	.C(mot_pwm_param45[8]),
	.D(mot_pwm_param45[7]),
	.Y(N_14_i)
);
defparam \p_pwm_val.un11_pulse_200uslto9 .INIT=16'h0323;
// @41:174
  CFG4 \p_pwm_val.un11_pulse_200uslto9_1  (
	.A(mot_pwm_param45[6]),
	.B(mot_pwm_param45[5]),
	.C(mot_pwm_param45[4]),
	.D(mot_pwm_param45[3]),
	.Y(un11_pulse_200uslto9_1)
);
defparam \p_pwm_val.un11_pulse_200uslto9_1 .INIT=16'h1555;
// @41:128
  PH_PWM_625_0_80_3_1_7 i_mot_pwm (
	.state_0(state_0),
	.sync_cntr(sync_cntr[1:0]),
	.sync_mot_pwm_param01(sync_mot_pwm_param01_Z[8:0]),
	.sync_mot_pwm_param23(sync_mot_pwm_param23_Z[8:0]),
	.sync_mot_pwm_param45(sync_mot_pwm_param45_Z[8:0]),
	.pwm_config_0(pwm_config_0),
	.mot_pwm_raw_i(mot_pwm_raw_i[2:0]),
	.mot_pwm_raw(mot_pwm_raw[2:0]),
	.start_pwm_period_out(start_pwm_period_out),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa),
	.un24_clk_en_RNIH7LIC1_Y(un24_clk_en_RNIH7LIC1_Y),
	.clk_25MHz(clk_25MHz)
);
// @41:203
  CMN_DEADBAND_5 \gen_dead_band_col_pwm.1.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[0]),
	.mot_pwm_raw_0(mot_pwm_raw[0]),
	.mot_pwm(mot_pwm[1:0]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @41:203
  CMN_DEADBAND_5_3 \gen_dead_band_col_pwm.2.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[1]),
	.mot_pwm_raw_0(mot_pwm_raw[1]),
	.mot_pwm(mot_pwm[3:2]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
// @41:203
  CMN_DEADBAND_5_4 \gen_dead_band_col_pwm.3.i_mot_deadband  (
	.mot_pwm_raw_i_0(mot_pwm_raw_i[2]),
	.mot_pwm_raw_0(mot_pwm_raw[2]),
	.mot_pwm(mot_pwm[5:4]),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  cmn_debouncer_8_8_1_7 i_mot_filt (
	.OC_V_LFT_MOT_DRV_c(OC_V_LFT_MOT_DRV_c),
	.filt_mot_over_curr(filt_mot_over_curr),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_7 */

module cmn_pwm_wrapper_0 (
  OPB_ADDR_1,
  OPB_ADDR_0,
  OPB_ADDR_3,
  OPB_ADDR_16,
  OPB_ADDR_12,
  OPB_ADDR_2,
  OPB_ADDR_19,
  LIFT_MOT_IN,
  OPB_DO,
  pwm_config_0,
  filt_mot_over_curr,
  N_1693,
  N_1683,
  LFT_PWM_PHA_HI_c,
  LFT_PWM_PHA_LO_c,
  LFT_PWM_PHB_HI_c,
  LFT_PWM_PHB_LO_c,
  LFT_PWM_PHC_HI_c,
  LFT_PWM_PHC_LO_c,
  lft_mot_pwr_override,
  N_191,
  OPB_WE,
  LIFT_MOT_IF_RE,
  FPGA_100M_CLK,
  RESET_N_arst,
  OC_V_LFT_MOT_DRV_c
)
;
input OPB_ADDR_1 ;
input OPB_ADDR_0 ;
input OPB_ADDR_3 ;
input OPB_ADDR_16 ;
input OPB_ADDR_12 ;
input OPB_ADDR_2 ;
input OPB_ADDR_19 ;
output [31:0] LIFT_MOT_IN ;
input [31:0] OPB_DO ;
output pwm_config_0 ;
output filt_mot_over_curr ;
input N_1693 ;
input N_1683 ;
output LFT_PWM_PHA_HI_c ;
output LFT_PWM_PHA_LO_c ;
output LFT_PWM_PHB_HI_c ;
output LFT_PWM_PHB_LO_c ;
output LFT_PWM_PHC_HI_c ;
output LFT_PWM_PHC_LO_c ;
output lft_mot_pwr_override ;
input N_191 ;
input OPB_WE ;
input LIFT_MOT_IF_RE ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
input OC_V_LFT_MOT_DRV_c ;
wire OPB_ADDR_1 ;
wire OPB_ADDR_0 ;
wire OPB_ADDR_3 ;
wire OPB_ADDR_16 ;
wire OPB_ADDR_12 ;
wire OPB_ADDR_2 ;
wire OPB_ADDR_19 ;
wire pwm_config_0 ;
wire filt_mot_over_curr ;
wire N_1693 ;
wire N_1683 ;
wire LFT_PWM_PHA_HI_c ;
wire LFT_PWM_PHA_LO_c ;
wire LFT_PWM_PHB_HI_c ;
wire LFT_PWM_PHB_LO_c ;
wire LFT_PWM_PHC_HI_c ;
wire LFT_PWM_PHC_LO_c ;
wire lft_mot_pwr_override ;
wire N_191 ;
wire OPB_WE ;
wire LIFT_MOT_IF_RE ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire OC_V_LFT_MOT_DRV_c ;
wire [23:0] pwm_status_Z;
wire [0:0] pwm_status_9_fast_0;
wire [15:0] act_test_duration_Z;
wire [15:15] act_test_duration_s_Z;
wire [14:0] act_test_duration_s;
wire [1:1] state_0;
wire [1:0] state_ns;
wire [0:0] state_Z;
wire [31:0] pwm_config_Z;
wire [23:8] pwm_config_5_Z;
wire [31:0] mot_pwm_param45_Z;
wire [31:0] mot_pwm_param23_Z;
wire [31:0] mot_pwm_param01_Z;
wire [31:0] brk_pwm_param_Z;
wire [15:0] pulse_200us_cntr_Z;
wire [12:0] pulse_200us_cntr_3_Z;
wire [31:0] OPB_DO_10_Z;
wire [31:0] pwm_control_Z;
wire [1:0] sync_cntr_Z;
wire [1:0] sync_cntr_4_Z;
wire [15:1] un1_act_test_duration_1_a_4;
wire [7:0] un1_act_test_duration_1_0_data_tmp;
wire [14:0] act_test_duration_cry_Z;
wire [14:0] act_test_duration_cry_Y;
wire [15:15] act_test_duration_s_FCO;
wire [15:15] act_test_duration_s_Y;
wire [31:0] OPB_DO_10_4_1_0_co1;
wire [31:12] OPB_DO_10_4_1_wmux_0_S;
wire [31:0] OPB_DO_10_4_1_0_y0;
wire [31:0] OPB_DO_10_4_1_0_co0;
wire [31:12] OPB_DO_10_4_1_0_wmux_S;
wire [26:1] OPB_DO_10_4_1_wmux_0_S_0;
wire [26:1] OPB_DO_10_4_1_wmux_S_0;
wire [14:5] OPB_DO_10_4_1_wmux_0_S_1;
wire [14:5] OPB_DO_10_4_1_wmux_S_1;
wire [10:6] OPB_DO_10_4_1_wmux_0_S_2;
wire [10:6] OPB_DO_10_4_1_wmux_S_2;
wire [24:3] OPB_DO_10_4_1_wmux_0_S_3;
wire [24:3] OPB_DO_10_4_1_wmux_S_3;
wire [30:0] OPB_DO_10_4_1_wmux_0_S_4;
wire [30:0] OPB_DO_10_4_1_wmux_S_4;
wire [28:2] OPB_DO_10_4_1_wmux_0_S_6;
wire [28:2] OPB_DO_10_4_1_wmux_S_6;
wire [23:0] OPB_DO_10_5_1;
wire [1:1] state_ns_0_1_Z;
wire [5:0] mot_pwm;
wire VCC ;
wire clk_25MHz ;
wire act_test_duratione ;
wire GND ;
wire pwm_config12 ;
wire mot_pwm_param017 ;
wire N_69_i ;
wire mot_pwm_param016 ;
wire mot_pwm_param015 ;
wire mot_pwm_param018 ;
wire un6_pulse_200us_cntr_1_cry_11_S_6 ;
wire un6_pulse_200us_cntr_1_cry_10_S_6 ;
wire un6_pulse_200us_cntr_1_cry_6_S_6 ;
wire un6_pulse_200us_cntr_1_cry_5_S_6 ;
wire un6_pulse_200us_cntr_1_cry_4_S_6 ;
wire un6_pulse_200us_cntr_1_cry_2_S_6 ;
wire un6_pulse_200us_cntr_1_cry_1_S_6 ;
wire un6_pulse_200us_cntr_1_s_15_S_6 ;
wire un6_pulse_200us_cntr_1_cry_14_S_6 ;
wire un6_pulse_200us_cntr_1_cry_13_S_6 ;
wire pwm_control9_0_a2_0 ;
wire un1_act_test_duration_1_a_4_cry_0_Z ;
wire un1_act_test_duration_1_a_4_cry_0_S_6 ;
wire un1_act_test_duration_1_a_4_cry_0_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_1_Z ;
wire un1_act_test_duration_1_a_4_cry_1_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_2_Z ;
wire un1_act_test_duration_1_a_4_cry_2_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_3_Z ;
wire un1_act_test_duration_1_a_4_cry_3_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_4_Z ;
wire un1_act_test_duration_1_a_4_cry_4_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_5_Z ;
wire un1_act_test_duration_1_a_4_cry_5_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_6_Z ;
wire un1_act_test_duration_1_a_4_cry_6_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_7_Z ;
wire un1_act_test_duration_1_a_4_cry_7_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_8_Z ;
wire un1_act_test_duration_1_a_4_cry_8_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_9_Z ;
wire un1_act_test_duration_1_a_4_cry_9_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_10_Z ;
wire un1_act_test_duration_1_a_4_cry_10_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_11_Z ;
wire un1_act_test_duration_1_a_4_cry_11_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_12_Z ;
wire un1_act_test_duration_1_a_4_cry_12_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_13_Z ;
wire un1_act_test_duration_1_a_4_cry_13_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_14_Z ;
wire un1_act_test_duration_1_a_4_cry_14_Y_6 ;
wire un1_act_test_duration_1_a_4_cry_15_Z ;
wire un1_act_test_duration_1_a_4_cry_15_Y_6 ;
wire state28_RNO_7_S ;
wire state28_RNO_7_Y ;
wire state28_RNO_6_S ;
wire state28_RNO_6_Y ;
wire state28_RNO_5_S ;
wire state28_RNO_5_Y ;
wire state28_RNO_4_S ;
wire state28_RNO_4_Y ;
wire state28_RNO_3_S ;
wire state28_RNO_3_Y ;
wire state28_RNO_2_S ;
wire state28_RNO_2_Y ;
wire state28_RNO_1_S ;
wire state28_RNO_1_Y ;
wire state28_RNO_0_S ;
wire state28_RNO_0_Y ;
wire state28_RNO_FCO_0 ;
wire state28_RNO_S ;
wire state28_RNO_Y ;
wire act_test_duration_s_4626_FCO ;
wire act_test_duration_s_4626_S ;
wire act_test_duration_s_4626_Y ;
wire un6_pulse_200us_cntr_1_s_1_4668_FCO ;
wire un6_pulse_200us_cntr_1_s_1_4668_S ;
wire un6_pulse_200us_cntr_1_s_1_4668_Y ;
wire un6_pulse_200us_cntr_1_cry_1_Z ;
wire un6_pulse_200us_cntr_1_cry_1_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_2_Z ;
wire un6_pulse_200us_cntr_1_cry_2_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_3_Z ;
wire un6_pulse_200us_cntr_1_cry_3_S_6 ;
wire un6_pulse_200us_cntr_1_cry_3_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_4_Z ;
wire un6_pulse_200us_cntr_1_cry_4_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_5_Z ;
wire un6_pulse_200us_cntr_1_cry_5_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_6_Z ;
wire un6_pulse_200us_cntr_1_cry_6_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_7_Z ;
wire un6_pulse_200us_cntr_1_cry_7_S_6 ;
wire un6_pulse_200us_cntr_1_cry_7_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_8_Z ;
wire un6_pulse_200us_cntr_1_cry_8_S_6 ;
wire un6_pulse_200us_cntr_1_cry_8_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_9_Z ;
wire un6_pulse_200us_cntr_1_cry_9_S_6 ;
wire un6_pulse_200us_cntr_1_cry_9_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_10_Z ;
wire un6_pulse_200us_cntr_1_cry_10_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_11_Z ;
wire un6_pulse_200us_cntr_1_cry_11_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_12_Z ;
wire un6_pulse_200us_cntr_1_cry_12_S_6 ;
wire un6_pulse_200us_cntr_1_cry_12_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_13_Z ;
wire un6_pulse_200us_cntr_1_cry_13_Y_6 ;
wire un6_pulse_200us_cntr_1_s_15_FCO_6 ;
wire un6_pulse_200us_cntr_1_s_15_Y_6 ;
wire un6_pulse_200us_cntr_1_cry_14_Z ;
wire un6_pulse_200us_cntr_1_cry_14_Y_6 ;
wire N_550 ;
wire N_551 ;
wire N_545 ;
wire N_552 ;
wire N_554 ;
wire N_546 ;
wire N_927 ;
wire N_548 ;
wire N_549 ;
wire N_922 ;
wire N_544 ;
wire N_538 ;
wire N_540 ;
wire N_539 ;
wire N_547 ;
wire N_534 ;
wire N_543 ;
wire N_536 ;
wire N_541 ;
wire N_537 ;
wire N_555 ;
wire N_920 ;
wire N_921 ;
wire N_1198 ;
wire N_542 ;
wire N_556 ;
wire N_925 ;
wire N_1197 ;
wire N_1196 ;
wire N_553 ;
wire N_535 ;
wire N_533 ;
wire OPB_DO_10_sn_N_8_mux ;
wire OPB_DO_10_sn_N_6 ;
wire N_589 ;
wire N_584 ;
wire N_586 ;
wire N_575 ;
wire N_590 ;
wire N_583 ;
wire N_582 ;
wire N_588 ;
wire N_585 ;
wire N_579 ;
wire N_581 ;
wire N_580 ;
wire N_577 ;
wire N_578 ;
wire N_587 ;
wire N_576 ;
wire N_567 ;
wire state28_Z ;
wire state18_Z ;
wire state_s0_0_a3_0 ;
wire mot_pwm_param018_0_a2_0_1_Z ;
wire pulse_200us_cntr15_10_Z ;
wire pulse_200us_cntr15_9_Z ;
wire pulse_200us_cntr15_8_Z ;
wire pulse_200us_cntr15_7_Z ;
wire un8_pwm_override_olto15_i_a2_11_Z ;
wire un8_pwm_override_olto15_i_a2_10_Z ;
wire un8_pwm_override_olto15_i_a2_9_Z ;
wire un8_pwm_override_olto15_i_a2_8_Z ;
wire sync_cntr_0_sqmuxa_Z ;
wire mot_pwm_param018_0_a2_0_2_Z ;
wire N_568 ;
wire N_569 ;
wire N_596 ;
wire N_571 ;
wire N_572 ;
wire N_573 ;
wire N_574 ;
wire N_598 ;
wire N_570 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_595 ;
wire N_597 ;
wire pwm_config8lt6 ;
wire pulse_200us_cntr15_Z ;
wire N_637 ;
wire pwm_config8lt9 ;
wire un24_clk_en_RNIH7LIC1_Y ;
wire pwm_config8lt11 ;
wire start_pwm_period_out ;
wire pwm_config8lt15 ;
wire pwm_config8 ;
wire N_1024 ;
wire N_8325 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
// @24:263
  CFG2 \pwm_status_9_fast[0]  (
	.A(pwm_status_Z[0]),
	.B(OC_V_LFT_MOT_DRV_c),
	.Y(pwm_status_9_fast_0[0])
);
defparam \pwm_status_9_fast[0] .INIT=4'hE;
// @24:251
  SLE \act_test_duration[15]  (
	.Q(act_test_duration_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s_Z[15]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[14]  (
	.Q(act_test_duration_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[14]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[13]  (
	.Q(act_test_duration_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[13]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[12]  (
	.Q(act_test_duration_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[12]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[11]  (
	.Q(act_test_duration_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[11]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[10]  (
	.Q(act_test_duration_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[10]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[9]  (
	.Q(act_test_duration_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[9]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[8]  (
	.Q(act_test_duration_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[8]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[7]  (
	.Q(act_test_duration_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[7]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[6]  (
	.Q(act_test_duration_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[6]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[5]  (
	.Q(act_test_duration_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[5]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[4]  (
	.Q(act_test_duration_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[4]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[3]  (
	.Q(act_test_duration_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[3]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[2]  (
	.Q(act_test_duration_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[2]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[1]  (
	.Q(act_test_duration_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[1]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:251
  SLE \act_test_duration[0]  (
	.Q(act_test_duration_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(act_test_duration_s[0]),
	.EN(act_test_duratione),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[1]  (
	.Q(state_0[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:200
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[10]  (
	.Q(pwm_config_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[10]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[9]  (
	.Q(pwm_config_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[9]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[8]  (
	.Q(pwm_config_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[8]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[7]  (
	.Q(pwm_config_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[6]  (
	.Q(pwm_config_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[5]  (
	.Q(pwm_config_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[4]  (
	.Q(pwm_config_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[3]  (
	.Q(pwm_config_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[2]  (
	.Q(pwm_config_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[1]  (
	.Q(pwm_config_0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[0]  (
	.Q(pwm_config_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[25]  (
	.Q(pwm_config_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[24]  (
	.Q(pwm_config_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[23]  (
	.Q(pwm_config_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[23]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[22]  (
	.Q(pwm_config_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[22]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[21]  (
	.Q(pwm_config_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[21]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[20]  (
	.Q(pwm_config_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[20]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[19]  (
	.Q(pwm_config_Z[19]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[19]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[18]  (
	.Q(pwm_config_Z[18]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[18]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[17]  (
	.Q(pwm_config_Z[17]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[17]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[16]  (
	.Q(pwm_config_Z[16]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[16]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[15]  (
	.Q(pwm_config_Z[15]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[15]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[14]  (
	.Q(pwm_config_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[14]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[13]  (
	.Q(pwm_config_Z[13]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[13]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[12]  (
	.Q(pwm_config_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[12]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[11]  (
	.Q(pwm_config_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_config_5_Z[11]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[31]  (
	.Q(pwm_config_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[30]  (
	.Q(pwm_config_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[29]  (
	.Q(pwm_config_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[28]  (
	.Q(pwm_config_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[27]  (
	.Q(pwm_config_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:104
  SLE \pwm_config[26]  (
	.Q(pwm_config_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(pwm_config12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[5]  (
	.Q(mot_pwm_param45_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[4]  (
	.Q(mot_pwm_param45_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[3]  (
	.Q(mot_pwm_param45_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[2]  (
	.Q(mot_pwm_param45_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[1]  (
	.Q(mot_pwm_param45_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[0]  (
	.Q(mot_pwm_param45_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[0]  (
	.Q(pwm_status_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(pwm_status_9_fast_0[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:116
  SLE \mot_pwm_param45[20]  (
	.Q(mot_pwm_param45_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[19]  (
	.Q(mot_pwm_param45_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[18]  (
	.Q(mot_pwm_param45_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[17]  (
	.Q(mot_pwm_param45_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[16]  (
	.Q(mot_pwm_param45_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[15]  (
	.Q(mot_pwm_param45_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[14]  (
	.Q(mot_pwm_param45_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[13]  (
	.Q(mot_pwm_param45_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[12]  (
	.Q(mot_pwm_param45_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[11]  (
	.Q(mot_pwm_param45_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[10]  (
	.Q(mot_pwm_param45_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[9]  (
	.Q(mot_pwm_param45_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[8]  (
	.Q(mot_pwm_param45_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[7]  (
	.Q(mot_pwm_param45_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[6]  (
	.Q(mot_pwm_param45_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[3]  (
	.Q(mot_pwm_param23_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[2]  (
	.Q(mot_pwm_param23_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[1]  (
	.Q(mot_pwm_param23_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[0]  (
	.Q(mot_pwm_param23_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[31]  (
	.Q(mot_pwm_param45_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[30]  (
	.Q(mot_pwm_param45_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[29]  (
	.Q(mot_pwm_param45_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[28]  (
	.Q(mot_pwm_param45_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[27]  (
	.Q(mot_pwm_param45_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[26]  (
	.Q(mot_pwm_param45_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[25]  (
	.Q(mot_pwm_param45_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[24]  (
	.Q(mot_pwm_param45_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[23]  (
	.Q(mot_pwm_param45_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[22]  (
	.Q(mot_pwm_param45_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param45[21]  (
	.Q(mot_pwm_param45_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param017),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[18]  (
	.Q(mot_pwm_param23_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[17]  (
	.Q(mot_pwm_param23_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[16]  (
	.Q(mot_pwm_param23_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[15]  (
	.Q(mot_pwm_param23_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[14]  (
	.Q(mot_pwm_param23_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[13]  (
	.Q(mot_pwm_param23_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[12]  (
	.Q(mot_pwm_param23_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[11]  (
	.Q(mot_pwm_param23_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[10]  (
	.Q(mot_pwm_param23_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[9]  (
	.Q(mot_pwm_param23_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[8]  (
	.Q(mot_pwm_param23_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[7]  (
	.Q(mot_pwm_param23_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[6]  (
	.Q(mot_pwm_param23_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[5]  (
	.Q(mot_pwm_param23_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[4]  (
	.Q(mot_pwm_param23_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[1]  (
	.Q(mot_pwm_param01_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[0]  (
	.Q(mot_pwm_param01_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[31]  (
	.Q(mot_pwm_param23_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[30]  (
	.Q(mot_pwm_param23_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[29]  (
	.Q(mot_pwm_param23_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[28]  (
	.Q(mot_pwm_param23_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[27]  (
	.Q(mot_pwm_param23_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[26]  (
	.Q(mot_pwm_param23_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[25]  (
	.Q(mot_pwm_param23_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[24]  (
	.Q(mot_pwm_param23_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[23]  (
	.Q(mot_pwm_param23_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[22]  (
	.Q(mot_pwm_param23_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[21]  (
	.Q(mot_pwm_param23_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[20]  (
	.Q(mot_pwm_param23_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param23[19]  (
	.Q(mot_pwm_param23_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param016),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[16]  (
	.Q(mot_pwm_param01_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[15]  (
	.Q(mot_pwm_param01_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[14]  (
	.Q(mot_pwm_param01_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[13]  (
	.Q(mot_pwm_param01_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[12]  (
	.Q(mot_pwm_param01_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[11]  (
	.Q(mot_pwm_param01_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[10]  (
	.Q(mot_pwm_param01_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[9]  (
	.Q(mot_pwm_param01_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[8]  (
	.Q(mot_pwm_param01_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[7]  (
	.Q(mot_pwm_param01_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[6]  (
	.Q(mot_pwm_param01_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[5]  (
	.Q(mot_pwm_param01_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[4]  (
	.Q(mot_pwm_param01_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[3]  (
	.Q(mot_pwm_param01_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[2]  (
	.Q(mot_pwm_param01_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[31]  (
	.Q(mot_pwm_param01_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[30]  (
	.Q(mot_pwm_param01_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[29]  (
	.Q(mot_pwm_param01_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[28]  (
	.Q(mot_pwm_param01_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[27]  (
	.Q(mot_pwm_param01_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[26]  (
	.Q(mot_pwm_param01_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[25]  (
	.Q(mot_pwm_param01_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[24]  (
	.Q(mot_pwm_param01_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[23]  (
	.Q(mot_pwm_param01_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[22]  (
	.Q(mot_pwm_param01_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[21]  (
	.Q(mot_pwm_param01_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[20]  (
	.Q(mot_pwm_param01_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[19]  (
	.Q(mot_pwm_param01_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[18]  (
	.Q(mot_pwm_param01_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \mot_pwm_param01[17]  (
	.Q(mot_pwm_param01_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param015),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[14]  (
	.Q(brk_pwm_param_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[13]  (
	.Q(brk_pwm_param_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[12]  (
	.Q(brk_pwm_param_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[11]  (
	.Q(brk_pwm_param_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[10]  (
	.Q(brk_pwm_param_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[9]  (
	.Q(brk_pwm_param_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[8]  (
	.Q(brk_pwm_param_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[7]  (
	.Q(brk_pwm_param_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[6]  (
	.Q(brk_pwm_param_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[5]  (
	.Q(brk_pwm_param_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[4]  (
	.Q(brk_pwm_param_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[3]  (
	.Q(brk_pwm_param_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[2]  (
	.Q(brk_pwm_param_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[1]  (
	.Q(brk_pwm_param_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[0]  (
	.Q(brk_pwm_param_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[29]  (
	.Q(brk_pwm_param_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[28]  (
	.Q(brk_pwm_param_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[27]  (
	.Q(brk_pwm_param_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[26]  (
	.Q(brk_pwm_param_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[25]  (
	.Q(brk_pwm_param_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[24]  (
	.Q(brk_pwm_param_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[23]  (
	.Q(brk_pwm_param_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[22]  (
	.Q(brk_pwm_param_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[21]  (
	.Q(brk_pwm_param_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[20]  (
	.Q(brk_pwm_param_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[19]  (
	.Q(brk_pwm_param_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[18]  (
	.Q(brk_pwm_param_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[17]  (
	.Q(brk_pwm_param_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[16]  (
	.Q(brk_pwm_param_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[15]  (
	.Q(brk_pwm_param_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[20]  (
	.Q(pwm_status_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[12]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[19]  (
	.Q(pwm_status_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[11]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[18]  (
	.Q(pwm_status_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[10]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[17]  (
	.Q(pwm_status_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[9]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[16]  (
	.Q(pwm_status_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[8]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[15]  (
	.Q(pwm_status_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[7]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[14]  (
	.Q(pwm_status_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[6]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[13]  (
	.Q(pwm_status_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[5]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[12]  (
	.Q(pwm_status_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[4]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[11]  (
	.Q(pwm_status_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[3]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[10]  (
	.Q(pwm_status_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[2]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[9]  (
	.Q(pwm_status_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[1]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[8]  (
	.Q(pwm_status_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[0]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:116
  SLE \brk_pwm_param[31]  (
	.Q(brk_pwm_param_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:116
  SLE \brk_pwm_param[30]  (
	.Q(brk_pwm_param_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(mot_pwm_param018),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[11]  (
	.Q(pulse_200us_cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_11_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[10]  (
	.Q(pulse_200us_cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_10_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[9]  (
	.Q(pulse_200us_cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[8]  (
	.Q(pulse_200us_cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[7]  (
	.Q(pulse_200us_cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[6]  (
	.Q(pulse_200us_cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_6_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[5]  (
	.Q(pulse_200us_cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_5_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[4]  (
	.Q(pulse_200us_cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_4_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[3]  (
	.Q(pulse_200us_cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[2]  (
	.Q(pulse_200us_cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_2_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[1]  (
	.Q(pulse_200us_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_1_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[0]  (
	.Q(pulse_200us_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:262
  SLE \pwm_status[23]  (
	.Q(pwm_status_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[15]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[22]  (
	.Q(pwm_status_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[14]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:262
  SLE \pwm_status[21]  (
	.Q(pwm_status_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(act_test_duration_Z[13]),
	.EN(N_69_i),
	.LAT(GND),
	.SD(GND),
	.SLn(state_0[1])
);
// @24:150
  SLE \OPB_DO_Z[10]  (
	.Q(LIFT_MOT_IN[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[9]  (
	.Q(LIFT_MOT_IN[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[8]  (
	.Q(LIFT_MOT_IN[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[7]  (
	.Q(LIFT_MOT_IN[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[6]  (
	.Q(LIFT_MOT_IN[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[5]  (
	.Q(LIFT_MOT_IN[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[4]  (
	.Q(LIFT_MOT_IN[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[3]  (
	.Q(LIFT_MOT_IN[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[2]  (
	.Q(LIFT_MOT_IN[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[1]  (
	.Q(LIFT_MOT_IN[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[0]  (
	.Q(LIFT_MOT_IN[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[15]  (
	.Q(pulse_200us_cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_s_15_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[14]  (
	.Q(pulse_200us_cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_14_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[13]  (
	.Q(pulse_200us_cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(un6_pulse_200us_cntr_1_cry_13_S_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:288
  SLE \pulse_200us_cntr[12]  (
	.Q(pulse_200us_cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(pulse_200us_cntr_3_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[25]  (
	.Q(LIFT_MOT_IN[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[24]  (
	.Q(LIFT_MOT_IN[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[23]  (
	.Q(LIFT_MOT_IN[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[22]  (
	.Q(LIFT_MOT_IN[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[21]  (
	.Q(LIFT_MOT_IN[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[20]  (
	.Q(LIFT_MOT_IN[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[19]  (
	.Q(LIFT_MOT_IN[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[18]  (
	.Q(LIFT_MOT_IN[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[17]  (
	.Q(LIFT_MOT_IN[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[16]  (
	.Q(LIFT_MOT_IN[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[15]  (
	.Q(LIFT_MOT_IN[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[14]  (
	.Q(LIFT_MOT_IN[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[13]  (
	.Q(LIFT_MOT_IN[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[12]  (
	.Q(LIFT_MOT_IN[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[11]  (
	.Q(LIFT_MOT_IN[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[8]  (
	.Q(pwm_control_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[7]  (
	.Q(pwm_control_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[6]  (
	.Q(pwm_control_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[5]  (
	.Q(pwm_control_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[4]  (
	.Q(pwm_control_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[3]  (
	.Q(pwm_control_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[2]  (
	.Q(pwm_control_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[1]  (
	.Q(pwm_control_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[0]  (
	.Q(pwm_control_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:150
  SLE \OPB_DO_Z[31]  (
	.Q(LIFT_MOT_IN[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[30]  (
	.Q(LIFT_MOT_IN[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[29]  (
	.Q(LIFT_MOT_IN[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[28]  (
	.Q(LIFT_MOT_IN[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[27]  (
	.Q(LIFT_MOT_IN[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:150
  SLE \OPB_DO_Z[26]  (
	.Q(LIFT_MOT_IN[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_10_Z[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[23]  (
	.Q(pwm_control_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[22]  (
	.Q(pwm_control_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[21]  (
	.Q(pwm_control_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[20]  (
	.Q(pwm_control_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[19]  (
	.Q(pwm_control_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[18]  (
	.Q(pwm_control_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[17]  (
	.Q(pwm_control_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[16]  (
	.Q(pwm_control_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[15]  (
	.Q(pwm_control_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[14]  (
	.Q(pwm_control_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[13]  (
	.Q(pwm_control_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[12]  (
	.Q(pwm_control_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[11]  (
	.Q(pwm_control_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[10]  (
	.Q(pwm_control_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[9]  (
	.Q(pwm_control_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:238
  SLE \sync_cntr[1]  (
	.Q(sync_cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:238
  SLE \sync_cntr[0]  (
	.Q(sync_cntr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(clk_25MHz),
	.D(sync_cntr_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:139
  SLE \pwm_control[31]  (
	.Q(pwm_control_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[30]  (
	.Q(pwm_control_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[29]  (
	.Q(pwm_control_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[28]  (
	.Q(pwm_control_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[27]  (
	.Q(pwm_control_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[26]  (
	.Q(pwm_control_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[25]  (
	.Q(pwm_control_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:139
  SLE \pwm_control[24]  (
	.Q(pwm_control_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(pwm_control9_0_a2_0)
);
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_0 (
	.FCO(un1_act_test_duration_1_a_4_cry_0_Z),
	.S(un1_act_test_duration_1_a_4_cry_0_S_6),
	.Y(un1_act_test_duration_1_a_4_cry_0_Y_6),
	.B(act_test_duration_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_act_test_duration_1_a_4_cry_0.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_1 (
	.FCO(un1_act_test_duration_1_a_4_cry_1_Z),
	.S(un1_act_test_duration_1_a_4[1]),
	.Y(un1_act_test_duration_1_a_4_cry_1_Y_6),
	.B(act_test_duration_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_0_Z)
);
defparam un1_act_test_duration_1_a_4_cry_1.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_2 (
	.FCO(un1_act_test_duration_1_a_4_cry_2_Z),
	.S(un1_act_test_duration_1_a_4[2]),
	.Y(un1_act_test_duration_1_a_4_cry_2_Y_6),
	.B(act_test_duration_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_1_Z)
);
defparam un1_act_test_duration_1_a_4_cry_2.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_3 (
	.FCO(un1_act_test_duration_1_a_4_cry_3_Z),
	.S(un1_act_test_duration_1_a_4[3]),
	.Y(un1_act_test_duration_1_a_4_cry_3_Y_6),
	.B(act_test_duration_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_2_Z)
);
defparam un1_act_test_duration_1_a_4_cry_3.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_4 (
	.FCO(un1_act_test_duration_1_a_4_cry_4_Z),
	.S(un1_act_test_duration_1_a_4[4]),
	.Y(un1_act_test_duration_1_a_4_cry_4_Y_6),
	.B(act_test_duration_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_3_Z)
);
defparam un1_act_test_duration_1_a_4_cry_4.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_5 (
	.FCO(un1_act_test_duration_1_a_4_cry_5_Z),
	.S(un1_act_test_duration_1_a_4[5]),
	.Y(un1_act_test_duration_1_a_4_cry_5_Y_6),
	.B(act_test_duration_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_4_Z)
);
defparam un1_act_test_duration_1_a_4_cry_5.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_6 (
	.FCO(un1_act_test_duration_1_a_4_cry_6_Z),
	.S(un1_act_test_duration_1_a_4[6]),
	.Y(un1_act_test_duration_1_a_4_cry_6_Y_6),
	.B(act_test_duration_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_5_Z)
);
defparam un1_act_test_duration_1_a_4_cry_6.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_7 (
	.FCO(un1_act_test_duration_1_a_4_cry_7_Z),
	.S(un1_act_test_duration_1_a_4[7]),
	.Y(un1_act_test_duration_1_a_4_cry_7_Y_6),
	.B(act_test_duration_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_6_Z)
);
defparam un1_act_test_duration_1_a_4_cry_7.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_8 (
	.FCO(un1_act_test_duration_1_a_4_cry_8_Z),
	.S(un1_act_test_duration_1_a_4[8]),
	.Y(un1_act_test_duration_1_a_4_cry_8_Y_6),
	.B(act_test_duration_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_7_Z)
);
defparam un1_act_test_duration_1_a_4_cry_8.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_9 (
	.FCO(un1_act_test_duration_1_a_4_cry_9_Z),
	.S(un1_act_test_duration_1_a_4[9]),
	.Y(un1_act_test_duration_1_a_4_cry_9_Y_6),
	.B(act_test_duration_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_8_Z)
);
defparam un1_act_test_duration_1_a_4_cry_9.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_10 (
	.FCO(un1_act_test_duration_1_a_4_cry_10_Z),
	.S(un1_act_test_duration_1_a_4[10]),
	.Y(un1_act_test_duration_1_a_4_cry_10_Y_6),
	.B(act_test_duration_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_9_Z)
);
defparam un1_act_test_duration_1_a_4_cry_10.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_11 (
	.FCO(un1_act_test_duration_1_a_4_cry_11_Z),
	.S(un1_act_test_duration_1_a_4[11]),
	.Y(un1_act_test_duration_1_a_4_cry_11_Y_6),
	.B(act_test_duration_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_10_Z)
);
defparam un1_act_test_duration_1_a_4_cry_11.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_12 (
	.FCO(un1_act_test_duration_1_a_4_cry_12_Z),
	.S(un1_act_test_duration_1_a_4[12]),
	.Y(un1_act_test_duration_1_a_4_cry_12_Y_6),
	.B(act_test_duration_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_11_Z)
);
defparam un1_act_test_duration_1_a_4_cry_12.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_13 (
	.FCO(un1_act_test_duration_1_a_4_cry_13_Z),
	.S(un1_act_test_duration_1_a_4[13]),
	.Y(un1_act_test_duration_1_a_4_cry_13_Y_6),
	.B(act_test_duration_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_12_Z)
);
defparam un1_act_test_duration_1_a_4_cry_13.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_14 (
	.FCO(un1_act_test_duration_1_a_4_cry_14_Z),
	.S(un1_act_test_duration_1_a_4[14]),
	.Y(un1_act_test_duration_1_a_4_cry_14_Y_6),
	.B(act_test_duration_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_13_Z)
);
defparam un1_act_test_duration_1_a_4_cry_14.INIT=20'h45500;
// @24:225
  ARI1 un1_act_test_duration_1_a_4_cry_15 (
	.FCO(un1_act_test_duration_1_a_4_cry_15_Z),
	.S(un1_act_test_duration_1_a_4[15]),
	.Y(un1_act_test_duration_1_a_4_cry_15_Y_6),
	.B(act_test_duration_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_a_4_cry_14_Z)
);
defparam un1_act_test_duration_1_a_4_cry_15.INIT=20'h45500;
// @25:957
  ARI1 state28_RNO_7 (
	.FCO(un1_act_test_duration_1_0_data_tmp[0]),
	.S(state28_RNO_7_S),
	.Y(state28_RNO_7_Y),
	.B(act_test_duration_Z[0]),
	.C(pwm_config_Z[8]),
	.D(pwm_config_Z[9]),
	.A(un1_act_test_duration_1_a_4[1]),
	.FCI(GND)
);
defparam state28_RNO_7.INIT=20'h60660;
// @25:957
  ARI1 state28_RNO_6 (
	.FCO(un1_act_test_duration_1_0_data_tmp[1]),
	.S(state28_RNO_6_S),
	.Y(state28_RNO_6_Y),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[11]),
	.D(un1_act_test_duration_1_a_4[2]),
	.A(un1_act_test_duration_1_a_4[3]),
	.FCI(un1_act_test_duration_1_0_data_tmp[0])
);
defparam state28_RNO_6.INIT=20'h61248;
// @25:957
  ARI1 state28_RNO_5 (
	.FCO(un1_act_test_duration_1_0_data_tmp[2]),
	.S(state28_RNO_5_S),
	.Y(state28_RNO_5_Y),
	.B(pwm_config_Z[12]),
	.C(pwm_config_Z[13]),
	.D(un1_act_test_duration_1_a_4[4]),
	.A(un1_act_test_duration_1_a_4[5]),
	.FCI(un1_act_test_duration_1_0_data_tmp[1])
);
defparam state28_RNO_5.INIT=20'h61248;
// @25:957
  ARI1 state28_RNO_4 (
	.FCO(un1_act_test_duration_1_0_data_tmp[3]),
	.S(state28_RNO_4_S),
	.Y(state28_RNO_4_Y),
	.B(pwm_config_Z[14]),
	.C(pwm_config_Z[15]),
	.D(un1_act_test_duration_1_a_4[6]),
	.A(un1_act_test_duration_1_a_4[7]),
	.FCI(un1_act_test_duration_1_0_data_tmp[2])
);
defparam state28_RNO_4.INIT=20'h61248;
// @25:957
  ARI1 state28_RNO_3 (
	.FCO(un1_act_test_duration_1_0_data_tmp[4]),
	.S(state28_RNO_3_S),
	.Y(state28_RNO_3_Y),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[17]),
	.D(un1_act_test_duration_1_a_4[8]),
	.A(un1_act_test_duration_1_a_4[9]),
	.FCI(un1_act_test_duration_1_0_data_tmp[3])
);
defparam state28_RNO_3.INIT=20'h61248;
// @25:957
  ARI1 state28_RNO_2 (
	.FCO(un1_act_test_duration_1_0_data_tmp[5]),
	.S(state28_RNO_2_S),
	.Y(state28_RNO_2_Y),
	.B(pwm_config_Z[18]),
	.C(pwm_config_Z[19]),
	.D(un1_act_test_duration_1_a_4[10]),
	.A(un1_act_test_duration_1_a_4[11]),
	.FCI(un1_act_test_duration_1_0_data_tmp[4])
);
defparam state28_RNO_2.INIT=20'h61248;
// @25:957
  ARI1 state28_RNO_1 (
	.FCO(un1_act_test_duration_1_0_data_tmp[6]),
	.S(state28_RNO_1_S),
	.Y(state28_RNO_1_Y),
	.B(pwm_config_Z[20]),
	.C(pwm_config_Z[21]),
	.D(un1_act_test_duration_1_a_4[12]),
	.A(un1_act_test_duration_1_a_4[13]),
	.FCI(un1_act_test_duration_1_0_data_tmp[5])
);
defparam state28_RNO_1.INIT=20'h61248;
// @25:957
  ARI1 state28_RNO_0 (
	.FCO(un1_act_test_duration_1_0_data_tmp[7]),
	.S(state28_RNO_0_S),
	.Y(state28_RNO_0_Y),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[23]),
	.D(un1_act_test_duration_1_a_4[14]),
	.A(un1_act_test_duration_1_a_4[15]),
	.FCI(un1_act_test_duration_1_0_data_tmp[6])
);
defparam state28_RNO_0.INIT=20'h61248;
// @25:957
  ARI1 state28_RNO (
	.FCO(state28_RNO_FCO_0),
	.S(state28_RNO_S),
	.Y(state28_RNO_Y),
	.B(un1_act_test_duration_1_a_4_cry_15_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_act_test_duration_1_0_data_tmp[7])
);
defparam state28_RNO.INIT=20'h65500;
// @24:251
  ARI1 act_test_duration_s_4626 (
	.FCO(act_test_duration_s_4626_FCO),
	.S(act_test_duration_s_4626_S),
	.Y(act_test_duration_s_4626_Y),
	.B(state_0[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam act_test_duration_s_4626.INIT=20'h4AA00;
// @24:251
  ARI1 \act_test_duration_cry[0]  (
	.FCO(act_test_duration_cry_Z[0]),
	.S(act_test_duration_s[0]),
	.Y(act_test_duration_cry_Y[0]),
	.B(act_test_duration_Z[0]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_s_4626_FCO)
);
defparam \act_test_duration_cry[0] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[1]  (
	.FCO(act_test_duration_cry_Z[1]),
	.S(act_test_duration_s[1]),
	.Y(act_test_duration_cry_Y[1]),
	.B(act_test_duration_Z[1]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[0])
);
defparam \act_test_duration_cry[1] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[2]  (
	.FCO(act_test_duration_cry_Z[2]),
	.S(act_test_duration_s[2]),
	.Y(act_test_duration_cry_Y[2]),
	.B(act_test_duration_Z[2]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[1])
);
defparam \act_test_duration_cry[2] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[3]  (
	.FCO(act_test_duration_cry_Z[3]),
	.S(act_test_duration_s[3]),
	.Y(act_test_duration_cry_Y[3]),
	.B(act_test_duration_Z[3]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[2])
);
defparam \act_test_duration_cry[3] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[4]  (
	.FCO(act_test_duration_cry_Z[4]),
	.S(act_test_duration_s[4]),
	.Y(act_test_duration_cry_Y[4]),
	.B(act_test_duration_Z[4]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[3])
);
defparam \act_test_duration_cry[4] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[5]  (
	.FCO(act_test_duration_cry_Z[5]),
	.S(act_test_duration_s[5]),
	.Y(act_test_duration_cry_Y[5]),
	.B(act_test_duration_Z[5]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[4])
);
defparam \act_test_duration_cry[5] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[6]  (
	.FCO(act_test_duration_cry_Z[6]),
	.S(act_test_duration_s[6]),
	.Y(act_test_duration_cry_Y[6]),
	.B(act_test_duration_Z[6]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[5])
);
defparam \act_test_duration_cry[6] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[7]  (
	.FCO(act_test_duration_cry_Z[7]),
	.S(act_test_duration_s[7]),
	.Y(act_test_duration_cry_Y[7]),
	.B(act_test_duration_Z[7]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[6])
);
defparam \act_test_duration_cry[7] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[8]  (
	.FCO(act_test_duration_cry_Z[8]),
	.S(act_test_duration_s[8]),
	.Y(act_test_duration_cry_Y[8]),
	.B(act_test_duration_Z[8]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[7])
);
defparam \act_test_duration_cry[8] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[9]  (
	.FCO(act_test_duration_cry_Z[9]),
	.S(act_test_duration_s[9]),
	.Y(act_test_duration_cry_Y[9]),
	.B(act_test_duration_Z[9]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[8])
);
defparam \act_test_duration_cry[9] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[10]  (
	.FCO(act_test_duration_cry_Z[10]),
	.S(act_test_duration_s[10]),
	.Y(act_test_duration_cry_Y[10]),
	.B(act_test_duration_Z[10]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[9])
);
defparam \act_test_duration_cry[10] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[11]  (
	.FCO(act_test_duration_cry_Z[11]),
	.S(act_test_duration_s[11]),
	.Y(act_test_duration_cry_Y[11]),
	.B(act_test_duration_Z[11]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[10])
);
defparam \act_test_duration_cry[11] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[12]  (
	.FCO(act_test_duration_cry_Z[12]),
	.S(act_test_duration_s[12]),
	.Y(act_test_duration_cry_Y[12]),
	.B(act_test_duration_Z[12]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[11])
);
defparam \act_test_duration_cry[12] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[13]  (
	.FCO(act_test_duration_cry_Z[13]),
	.S(act_test_duration_s[13]),
	.Y(act_test_duration_cry_Y[13]),
	.B(act_test_duration_Z[13]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[12])
);
defparam \act_test_duration_cry[13] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_s[15]  (
	.FCO(act_test_duration_s_FCO[15]),
	.S(act_test_duration_s_Z[15]),
	.Y(act_test_duration_s_Y[15]),
	.B(act_test_duration_Z[15]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[14])
);
defparam \act_test_duration_s[15] .INIT=20'h48800;
// @24:251
  ARI1 \act_test_duration_cry[14]  (
	.FCO(act_test_duration_cry_Z[14]),
	.S(act_test_duration_s[14]),
	.Y(act_test_duration_cry_Y[14]),
	.B(act_test_duration_Z[14]),
	.C(state_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(act_test_duration_cry_Z[13])
);
defparam \act_test_duration_cry[14] .INIT=20'h48800;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_1_4668 (
	.FCO(un6_pulse_200us_cntr_1_s_1_4668_FCO),
	.S(un6_pulse_200us_cntr_1_s_1_4668_S),
	.Y(un6_pulse_200us_cntr_1_s_1_4668_Y),
	.B(pulse_200us_cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_pulse_200us_cntr_1_s_1_4668.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_1 (
	.FCO(un6_pulse_200us_cntr_1_cry_1_Z),
	.S(un6_pulse_200us_cntr_1_cry_1_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_1_Y_6),
	.B(pulse_200us_cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_s_1_4668_FCO)
);
defparam un6_pulse_200us_cntr_1_cry_1.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_2 (
	.FCO(un6_pulse_200us_cntr_1_cry_2_Z),
	.S(un6_pulse_200us_cntr_1_cry_2_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_2_Y_6),
	.B(pulse_200us_cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_1_Z)
);
defparam un6_pulse_200us_cntr_1_cry_2.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_3 (
	.FCO(un6_pulse_200us_cntr_1_cry_3_Z),
	.S(un6_pulse_200us_cntr_1_cry_3_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_3_Y_6),
	.B(pulse_200us_cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_2_Z)
);
defparam un6_pulse_200us_cntr_1_cry_3.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_4 (
	.FCO(un6_pulse_200us_cntr_1_cry_4_Z),
	.S(un6_pulse_200us_cntr_1_cry_4_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_4_Y_6),
	.B(pulse_200us_cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_3_Z)
);
defparam un6_pulse_200us_cntr_1_cry_4.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_5 (
	.FCO(un6_pulse_200us_cntr_1_cry_5_Z),
	.S(un6_pulse_200us_cntr_1_cry_5_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_5_Y_6),
	.B(pulse_200us_cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_4_Z)
);
defparam un6_pulse_200us_cntr_1_cry_5.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_6 (
	.FCO(un6_pulse_200us_cntr_1_cry_6_Z),
	.S(un6_pulse_200us_cntr_1_cry_6_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_6_Y_6),
	.B(pulse_200us_cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_5_Z)
);
defparam un6_pulse_200us_cntr_1_cry_6.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_7 (
	.FCO(un6_pulse_200us_cntr_1_cry_7_Z),
	.S(un6_pulse_200us_cntr_1_cry_7_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_7_Y_6),
	.B(pulse_200us_cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_6_Z)
);
defparam un6_pulse_200us_cntr_1_cry_7.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_8 (
	.FCO(un6_pulse_200us_cntr_1_cry_8_Z),
	.S(un6_pulse_200us_cntr_1_cry_8_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_8_Y_6),
	.B(pulse_200us_cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_7_Z)
);
defparam un6_pulse_200us_cntr_1_cry_8.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_9 (
	.FCO(un6_pulse_200us_cntr_1_cry_9_Z),
	.S(un6_pulse_200us_cntr_1_cry_9_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_9_Y_6),
	.B(pulse_200us_cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_8_Z)
);
defparam un6_pulse_200us_cntr_1_cry_9.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_10 (
	.FCO(un6_pulse_200us_cntr_1_cry_10_Z),
	.S(un6_pulse_200us_cntr_1_cry_10_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_10_Y_6),
	.B(pulse_200us_cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_9_Z)
);
defparam un6_pulse_200us_cntr_1_cry_10.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_11 (
	.FCO(un6_pulse_200us_cntr_1_cry_11_Z),
	.S(un6_pulse_200us_cntr_1_cry_11_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_11_Y_6),
	.B(pulse_200us_cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_10_Z)
);
defparam un6_pulse_200us_cntr_1_cry_11.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_12 (
	.FCO(un6_pulse_200us_cntr_1_cry_12_Z),
	.S(un6_pulse_200us_cntr_1_cry_12_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_12_Y_6),
	.B(pulse_200us_cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_11_Z)
);
defparam un6_pulse_200us_cntr_1_cry_12.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_13 (
	.FCO(un6_pulse_200us_cntr_1_cry_13_Z),
	.S(un6_pulse_200us_cntr_1_cry_13_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_13_Y_6),
	.B(pulse_200us_cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_12_Z)
);
defparam un6_pulse_200us_cntr_1_cry_13.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_s_15 (
	.FCO(un6_pulse_200us_cntr_1_s_15_FCO_6),
	.S(un6_pulse_200us_cntr_1_s_15_S_6),
	.Y(un6_pulse_200us_cntr_1_s_15_Y_6),
	.B(pulse_200us_cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_14_Z)
);
defparam un6_pulse_200us_cntr_1_s_15.INIT=20'h4AA00;
// @24:294
  ARI1 un6_pulse_200us_cntr_1_cry_14 (
	.FCO(un6_pulse_200us_cntr_1_cry_14_Z),
	.S(un6_pulse_200us_cntr_1_cry_14_S_6),
	.Y(un6_pulse_200us_cntr_1_cry_14_Y_6),
	.B(pulse_200us_cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_pulse_200us_cntr_1_cry_13_Z)
);
defparam un6_pulse_200us_cntr_1_cry_14.INIT=20'h4AA00;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[17]  (
	.FCO(OPB_DO_10_4_1_0_co1[17]),
	.S(OPB_DO_10_4_1_wmux_0_S[17]),
	.Y(N_550),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[17]),
	.D(mot_pwm_param45_Z[17]),
	.A(OPB_DO_10_4_1_0_y0[17]),
	.FCI(OPB_DO_10_4_1_0_co0[17])
);
defparam \OPB_DO_10_4_1_wmux_0[17] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[17]  (
	.FCO(OPB_DO_10_4_1_0_co0[17]),
	.S(OPB_DO_10_4_1_0_wmux_S[17]),
	.Y(OPB_DO_10_4_1_0_y0[17]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[17]),
	.D(mot_pwm_param01_Z[17]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[17] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[18]  (
	.FCO(OPB_DO_10_4_1_0_co1[18]),
	.S(OPB_DO_10_4_1_wmux_0_S[18]),
	.Y(N_551),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[18]),
	.D(mot_pwm_param45_Z[18]),
	.A(OPB_DO_10_4_1_0_y0[18]),
	.FCI(OPB_DO_10_4_1_0_co0[18])
);
defparam \OPB_DO_10_4_1_wmux_0[18] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[18]  (
	.FCO(OPB_DO_10_4_1_0_co0[18]),
	.S(OPB_DO_10_4_1_0_wmux_S[18]),
	.Y(OPB_DO_10_4_1_0_y0[18]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[18]),
	.D(mot_pwm_param01_Z[18]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[18] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[12]  (
	.FCO(OPB_DO_10_4_1_0_co1[12]),
	.S(OPB_DO_10_4_1_wmux_0_S[12]),
	.Y(N_545),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[12]),
	.D(mot_pwm_param45_Z[12]),
	.A(OPB_DO_10_4_1_0_y0[12]),
	.FCI(OPB_DO_10_4_1_0_co0[12])
);
defparam \OPB_DO_10_4_1_wmux_0[12] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[12]  (
	.FCO(OPB_DO_10_4_1_0_co0[12]),
	.S(OPB_DO_10_4_1_0_wmux_S[12]),
	.Y(OPB_DO_10_4_1_0_y0[12]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[12]),
	.D(mot_pwm_param01_Z[12]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[12] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[19]  (
	.FCO(OPB_DO_10_4_1_0_co1[19]),
	.S(OPB_DO_10_4_1_wmux_0_S[19]),
	.Y(N_552),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[19]),
	.D(mot_pwm_param45_Z[19]),
	.A(OPB_DO_10_4_1_0_y0[19]),
	.FCI(OPB_DO_10_4_1_0_co0[19])
);
defparam \OPB_DO_10_4_1_wmux_0[19] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[19]  (
	.FCO(OPB_DO_10_4_1_0_co0[19]),
	.S(OPB_DO_10_4_1_0_wmux_S[19]),
	.Y(OPB_DO_10_4_1_0_y0[19]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[19]),
	.D(mot_pwm_param01_Z[19]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[19] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[21]  (
	.FCO(OPB_DO_10_4_1_0_co1[21]),
	.S(OPB_DO_10_4_1_wmux_0_S[21]),
	.Y(N_554),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[21]),
	.D(mot_pwm_param45_Z[21]),
	.A(OPB_DO_10_4_1_0_y0[21]),
	.FCI(OPB_DO_10_4_1_0_co0[21])
);
defparam \OPB_DO_10_4_1_wmux_0[21] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[21]  (
	.FCO(OPB_DO_10_4_1_0_co0[21]),
	.S(OPB_DO_10_4_1_0_wmux_S[21]),
	.Y(OPB_DO_10_4_1_0_y0[21]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[21]),
	.D(mot_pwm_param01_Z[21]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[21] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[13]  (
	.FCO(OPB_DO_10_4_1_0_co1[13]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[13]),
	.Y(N_546),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[13]),
	.D(mot_pwm_param45_Z[13]),
	.A(OPB_DO_10_4_1_0_y0[13]),
	.FCI(OPB_DO_10_4_1_0_co0[13])
);
defparam \OPB_DO_10_4_1_wmux_0[13] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[13]  (
	.FCO(OPB_DO_10_4_1_0_co0[13]),
	.S(OPB_DO_10_4_1_wmux_S_0[13]),
	.Y(OPB_DO_10_4_1_0_y0[13]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[13]),
	.D(mot_pwm_param01_Z[13]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[13] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[31]  (
	.FCO(OPB_DO_10_4_1_0_co1[31]),
	.S(OPB_DO_10_4_1_wmux_0_S[31]),
	.Y(N_927),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[31]),
	.D(mot_pwm_param45_Z[31]),
	.A(OPB_DO_10_4_1_0_y0[31]),
	.FCI(OPB_DO_10_4_1_0_co0[31])
);
defparam \OPB_DO_10_4_1_wmux_0[31] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[31]  (
	.FCO(OPB_DO_10_4_1_0_co0[31]),
	.S(OPB_DO_10_4_1_0_wmux_S[31]),
	.Y(OPB_DO_10_4_1_0_y0[31]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[31]),
	.D(mot_pwm_param01_Z[31]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[31] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[15]  (
	.FCO(OPB_DO_10_4_1_0_co1[15]),
	.S(OPB_DO_10_4_1_wmux_0_S[15]),
	.Y(N_548),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[15]),
	.D(mot_pwm_param45_Z[15]),
	.A(OPB_DO_10_4_1_0_y0[15]),
	.FCI(OPB_DO_10_4_1_0_co0[15])
);
defparam \OPB_DO_10_4_1_wmux_0[15] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[15]  (
	.FCO(OPB_DO_10_4_1_0_co0[15]),
	.S(OPB_DO_10_4_1_0_wmux_S[15]),
	.Y(OPB_DO_10_4_1_0_y0[15]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[15]),
	.D(mot_pwm_param01_Z[15]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[15] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[16]  (
	.FCO(OPB_DO_10_4_1_0_co1[16]),
	.S(OPB_DO_10_4_1_wmux_0_S[16]),
	.Y(N_549),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[16]),
	.D(mot_pwm_param45_Z[16]),
	.A(OPB_DO_10_4_1_0_y0[16]),
	.FCI(OPB_DO_10_4_1_0_co0[16])
);
defparam \OPB_DO_10_4_1_wmux_0[16] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[16]  (
	.FCO(OPB_DO_10_4_1_0_co0[16]),
	.S(OPB_DO_10_4_1_0_wmux_S[16]),
	.Y(OPB_DO_10_4_1_0_y0[16]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[16]),
	.D(mot_pwm_param01_Z[16]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[16] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[26]  (
	.FCO(OPB_DO_10_4_1_0_co1[26]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[26]),
	.Y(N_922),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[26]),
	.D(mot_pwm_param45_Z[26]),
	.A(OPB_DO_10_4_1_0_y0[26]),
	.FCI(OPB_DO_10_4_1_0_co0[26])
);
defparam \OPB_DO_10_4_1_wmux_0[26] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[26]  (
	.FCO(OPB_DO_10_4_1_0_co0[26]),
	.S(OPB_DO_10_4_1_wmux_S_0[26]),
	.Y(OPB_DO_10_4_1_0_y0[26]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[26]),
	.D(mot_pwm_param01_Z[26]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[26] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[11]  (
	.FCO(OPB_DO_10_4_1_0_co1[11]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[11]),
	.Y(N_544),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[11]),
	.D(mot_pwm_param45_Z[11]),
	.A(OPB_DO_10_4_1_0_y0[11]),
	.FCI(OPB_DO_10_4_1_0_co0[11])
);
defparam \OPB_DO_10_4_1_wmux_0[11] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[11]  (
	.FCO(OPB_DO_10_4_1_0_co0[11]),
	.S(OPB_DO_10_4_1_wmux_S_0[11]),
	.Y(OPB_DO_10_4_1_0_y0[11]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[11]),
	.D(mot_pwm_param01_Z[11]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[11] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[5]  (
	.FCO(OPB_DO_10_4_1_0_co1[5]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[5]),
	.Y(N_538),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[5]),
	.D(mot_pwm_param45_Z[5]),
	.A(OPB_DO_10_4_1_0_y0[5]),
	.FCI(OPB_DO_10_4_1_0_co0[5])
);
defparam \OPB_DO_10_4_1_wmux_0[5] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[5]  (
	.FCO(OPB_DO_10_4_1_0_co0[5]),
	.S(OPB_DO_10_4_1_wmux_S_1[5]),
	.Y(OPB_DO_10_4_1_0_y0[5]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[5]),
	.D(mot_pwm_param01_Z[5]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[5] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[7]  (
	.FCO(OPB_DO_10_4_1_0_co1[7]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[7]),
	.Y(N_540),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[7]),
	.D(mot_pwm_param45_Z[7]),
	.A(OPB_DO_10_4_1_0_y0[7]),
	.FCI(OPB_DO_10_4_1_0_co0[7])
);
defparam \OPB_DO_10_4_1_wmux_0[7] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[7]  (
	.FCO(OPB_DO_10_4_1_0_co0[7]),
	.S(OPB_DO_10_4_1_wmux_S_0[7]),
	.Y(OPB_DO_10_4_1_0_y0[7]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[7]),
	.D(mot_pwm_param01_Z[7]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[7] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[6]  (
	.FCO(OPB_DO_10_4_1_0_co1[6]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[6]),
	.Y(N_539),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[6]),
	.D(mot_pwm_param45_Z[6]),
	.A(OPB_DO_10_4_1_0_y0[6]),
	.FCI(OPB_DO_10_4_1_0_co0[6])
);
defparam \OPB_DO_10_4_1_wmux_0[6] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[6]  (
	.FCO(OPB_DO_10_4_1_0_co0[6]),
	.S(OPB_DO_10_4_1_wmux_S_2[6]),
	.Y(OPB_DO_10_4_1_0_y0[6]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[6]),
	.D(mot_pwm_param01_Z[6]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[6] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[14]  (
	.FCO(OPB_DO_10_4_1_0_co1[14]),
	.S(OPB_DO_10_4_1_wmux_0_S_1[14]),
	.Y(N_547),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[14]),
	.D(mot_pwm_param45_Z[14]),
	.A(OPB_DO_10_4_1_0_y0[14]),
	.FCI(OPB_DO_10_4_1_0_co0[14])
);
defparam \OPB_DO_10_4_1_wmux_0[14] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[14]  (
	.FCO(OPB_DO_10_4_1_0_co0[14]),
	.S(OPB_DO_10_4_1_wmux_S_1[14]),
	.Y(OPB_DO_10_4_1_0_y0[14]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[14]),
	.D(mot_pwm_param01_Z[14]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[14] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[1]  (
	.FCO(OPB_DO_10_4_1_0_co1[1]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[1]),
	.Y(N_534),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[1]),
	.D(mot_pwm_param45_Z[1]),
	.A(OPB_DO_10_4_1_0_y0[1]),
	.FCI(OPB_DO_10_4_1_0_co0[1])
);
defparam \OPB_DO_10_4_1_wmux_0[1] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[1]  (
	.FCO(OPB_DO_10_4_1_0_co0[1]),
	.S(OPB_DO_10_4_1_wmux_S_0[1]),
	.Y(OPB_DO_10_4_1_0_y0[1]),
	.B(OPB_ADDR_1),
	.C(pwm_config_0),
	.D(mot_pwm_param01_Z[1]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[1] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[10]  (
	.FCO(OPB_DO_10_4_1_0_co1[10]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[10]),
	.Y(N_543),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[10]),
	.D(mot_pwm_param45_Z[10]),
	.A(OPB_DO_10_4_1_0_y0[10]),
	.FCI(OPB_DO_10_4_1_0_co0[10])
);
defparam \OPB_DO_10_4_1_wmux_0[10] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[10]  (
	.FCO(OPB_DO_10_4_1_0_co0[10]),
	.S(OPB_DO_10_4_1_wmux_S_2[10]),
	.Y(OPB_DO_10_4_1_0_y0[10]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[10]),
	.D(mot_pwm_param01_Z[10]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[10] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[3]  (
	.FCO(OPB_DO_10_4_1_0_co1[3]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[3]),
	.Y(N_536),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[3]),
	.D(mot_pwm_param45_Z[3]),
	.A(OPB_DO_10_4_1_0_y0[3]),
	.FCI(OPB_DO_10_4_1_0_co0[3])
);
defparam \OPB_DO_10_4_1_wmux_0[3] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[3]  (
	.FCO(OPB_DO_10_4_1_0_co0[3]),
	.S(OPB_DO_10_4_1_wmux_S_3[3]),
	.Y(OPB_DO_10_4_1_0_y0[3]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[3]),
	.D(mot_pwm_param01_Z[3]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[3] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[8]  (
	.FCO(OPB_DO_10_4_1_0_co1[8]),
	.S(OPB_DO_10_4_1_wmux_0_S_0[8]),
	.Y(N_541),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[8]),
	.D(mot_pwm_param45_Z[8]),
	.A(OPB_DO_10_4_1_0_y0[8]),
	.FCI(OPB_DO_10_4_1_0_co0[8])
);
defparam \OPB_DO_10_4_1_wmux_0[8] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[8]  (
	.FCO(OPB_DO_10_4_1_0_co0[8]),
	.S(OPB_DO_10_4_1_wmux_S_0[8]),
	.Y(OPB_DO_10_4_1_0_y0[8]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[8]),
	.D(mot_pwm_param01_Z[8]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[8] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[4]  (
	.FCO(OPB_DO_10_4_1_0_co1[4]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[4]),
	.Y(N_537),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[4]),
	.D(mot_pwm_param45_Z[4]),
	.A(OPB_DO_10_4_1_0_y0[4]),
	.FCI(OPB_DO_10_4_1_0_co0[4])
);
defparam \OPB_DO_10_4_1_wmux_0[4] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[4]  (
	.FCO(OPB_DO_10_4_1_0_co0[4]),
	.S(OPB_DO_10_4_1_wmux_S_3[4]),
	.Y(OPB_DO_10_4_1_0_y0[4]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[4]),
	.D(mot_pwm_param01_Z[4]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[4] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[22]  (
	.FCO(OPB_DO_10_4_1_0_co1[22]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[22]),
	.Y(N_555),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[22]),
	.D(mot_pwm_param45_Z[22]),
	.A(OPB_DO_10_4_1_0_y0[22]),
	.FCI(OPB_DO_10_4_1_0_co0[22])
);
defparam \OPB_DO_10_4_1_wmux_0[22] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[22]  (
	.FCO(OPB_DO_10_4_1_0_co0[22]),
	.S(OPB_DO_10_4_1_wmux_S_4[22]),
	.Y(OPB_DO_10_4_1_0_y0[22]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[22]),
	.D(mot_pwm_param01_Z[22]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[22] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[24]  (
	.FCO(OPB_DO_10_4_1_0_co1[24]),
	.S(OPB_DO_10_4_1_wmux_0_S_3[24]),
	.Y(N_920),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[24]),
	.D(mot_pwm_param45_Z[24]),
	.A(OPB_DO_10_4_1_0_y0[24]),
	.FCI(OPB_DO_10_4_1_0_co0[24])
);
defparam \OPB_DO_10_4_1_wmux_0[24] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[24]  (
	.FCO(OPB_DO_10_4_1_0_co0[24]),
	.S(OPB_DO_10_4_1_wmux_S_3[24]),
	.Y(OPB_DO_10_4_1_0_y0[24]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[24]),
	.D(mot_pwm_param01_Z[24]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[24] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[25]  (
	.FCO(OPB_DO_10_4_1_0_co1[25]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[25]),
	.Y(N_921),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[25]),
	.D(mot_pwm_param45_Z[25]),
	.A(OPB_DO_10_4_1_0_y0[25]),
	.FCI(OPB_DO_10_4_1_0_co0[25])
);
defparam \OPB_DO_10_4_1_wmux_0[25] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[25]  (
	.FCO(OPB_DO_10_4_1_0_co0[25]),
	.S(OPB_DO_10_4_1_wmux_S_6[25]),
	.Y(OPB_DO_10_4_1_0_y0[25]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[25]),
	.D(mot_pwm_param01_Z[25]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[25] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[30]  (
	.FCO(OPB_DO_10_4_1_0_co1[30]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[30]),
	.Y(N_1198),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[30]),
	.D(mot_pwm_param45_Z[30]),
	.A(OPB_DO_10_4_1_0_y0[30]),
	.FCI(OPB_DO_10_4_1_0_co0[30])
);
defparam \OPB_DO_10_4_1_wmux_0[30] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[30]  (
	.FCO(OPB_DO_10_4_1_0_co0[30]),
	.S(OPB_DO_10_4_1_wmux_S_4[30]),
	.Y(OPB_DO_10_4_1_0_y0[30]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[30]),
	.D(mot_pwm_param01_Z[30]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[30] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[9]  (
	.FCO(OPB_DO_10_4_1_0_co1[9]),
	.S(OPB_DO_10_4_1_wmux_0_S_2[9]),
	.Y(N_542),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[9]),
	.D(mot_pwm_param45_Z[9]),
	.A(OPB_DO_10_4_1_0_y0[9]),
	.FCI(OPB_DO_10_4_1_0_co0[9])
);
defparam \OPB_DO_10_4_1_wmux_0[9] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[9]  (
	.FCO(OPB_DO_10_4_1_0_co0[9]),
	.S(OPB_DO_10_4_1_wmux_S_2[9]),
	.Y(OPB_DO_10_4_1_0_y0[9]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[9]),
	.D(mot_pwm_param01_Z[9]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[9] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[23]  (
	.FCO(OPB_DO_10_4_1_0_co1[23]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[23]),
	.Y(N_556),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[23]),
	.D(mot_pwm_param45_Z[23]),
	.A(OPB_DO_10_4_1_0_y0[23]),
	.FCI(OPB_DO_10_4_1_0_co0[23])
);
defparam \OPB_DO_10_4_1_wmux_0[23] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[23]  (
	.FCO(OPB_DO_10_4_1_0_co0[23]),
	.S(OPB_DO_10_4_1_wmux_S_4[23]),
	.Y(OPB_DO_10_4_1_0_y0[23]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[23]),
	.D(mot_pwm_param01_Z[23]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[23] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[29]  (
	.FCO(OPB_DO_10_4_1_0_co1[29]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[29]),
	.Y(N_925),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[29]),
	.D(mot_pwm_param45_Z[29]),
	.A(OPB_DO_10_4_1_0_y0[29]),
	.FCI(OPB_DO_10_4_1_0_co0[29])
);
defparam \OPB_DO_10_4_1_wmux_0[29] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[29]  (
	.FCO(OPB_DO_10_4_1_0_co0[29]),
	.S(OPB_DO_10_4_1_wmux_S_4[29]),
	.Y(OPB_DO_10_4_1_0_y0[29]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[29]),
	.D(mot_pwm_param01_Z[29]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[29] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[28]  (
	.FCO(OPB_DO_10_4_1_0_co1[28]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[28]),
	.Y(N_1197),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[28]),
	.D(mot_pwm_param45_Z[28]),
	.A(OPB_DO_10_4_1_0_y0[28]),
	.FCI(OPB_DO_10_4_1_0_co0[28])
);
defparam \OPB_DO_10_4_1_wmux_0[28] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[28]  (
	.FCO(OPB_DO_10_4_1_0_co0[28]),
	.S(OPB_DO_10_4_1_wmux_S_6[28]),
	.Y(OPB_DO_10_4_1_0_y0[28]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[28]),
	.D(mot_pwm_param01_Z[28]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[28] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[27]  (
	.FCO(OPB_DO_10_4_1_0_co1[27]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[27]),
	.Y(N_1196),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[27]),
	.D(mot_pwm_param45_Z[27]),
	.A(OPB_DO_10_4_1_0_y0[27]),
	.FCI(OPB_DO_10_4_1_0_co0[27])
);
defparam \OPB_DO_10_4_1_wmux_0[27] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[27]  (
	.FCO(OPB_DO_10_4_1_0_co0[27]),
	.S(OPB_DO_10_4_1_wmux_S_6[27]),
	.Y(OPB_DO_10_4_1_0_y0[27]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[27]),
	.D(mot_pwm_param01_Z[27]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[27] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[20]  (
	.FCO(OPB_DO_10_4_1_0_co1[20]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[20]),
	.Y(N_553),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[20]),
	.D(mot_pwm_param45_Z[20]),
	.A(OPB_DO_10_4_1_0_y0[20]),
	.FCI(OPB_DO_10_4_1_0_co0[20])
);
defparam \OPB_DO_10_4_1_wmux_0[20] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[20]  (
	.FCO(OPB_DO_10_4_1_0_co0[20]),
	.S(OPB_DO_10_4_1_wmux_S_6[20]),
	.Y(OPB_DO_10_4_1_0_y0[20]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[20]),
	.D(mot_pwm_param01_Z[20]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[20] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[2]  (
	.FCO(OPB_DO_10_4_1_0_co1[2]),
	.S(OPB_DO_10_4_1_wmux_0_S_6[2]),
	.Y(N_535),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[2]),
	.D(mot_pwm_param45_Z[2]),
	.A(OPB_DO_10_4_1_0_y0[2]),
	.FCI(OPB_DO_10_4_1_0_co0[2])
);
defparam \OPB_DO_10_4_1_wmux_0[2] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[2]  (
	.FCO(OPB_DO_10_4_1_0_co0[2]),
	.S(OPB_DO_10_4_1_wmux_S_6[2]),
	.Y(OPB_DO_10_4_1_0_y0[2]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[2]),
	.D(mot_pwm_param01_Z[2]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[2] .INIT=20'h0FA44;
// @24:151
  ARI1 \OPB_DO_10_4_1_wmux_0[0]  (
	.FCO(OPB_DO_10_4_1_0_co1[0]),
	.S(OPB_DO_10_4_1_wmux_0_S_4[0]),
	.Y(N_533),
	.B(OPB_ADDR_1),
	.C(mot_pwm_param23_Z[0]),
	.D(mot_pwm_param45_Z[0]),
	.A(OPB_DO_10_4_1_0_y0[0]),
	.FCI(OPB_DO_10_4_1_0_co0[0])
);
defparam \OPB_DO_10_4_1_wmux_0[0] .INIT=20'h0F588;
// @24:151
  ARI1 \OPB_DO_10_4_1_0_wmux[0]  (
	.FCO(OPB_DO_10_4_1_0_co0[0]),
	.S(OPB_DO_10_4_1_wmux_S_4[0]),
	.Y(OPB_DO_10_4_1_0_y0[0]),
	.B(OPB_ADDR_1),
	.C(pwm_config_Z[0]),
	.D(mot_pwm_param01_Z[0]),
	.A(OPB_ADDR_0),
	.FCI(VCC)
);
defparam \OPB_DO_10_4_1_0_wmux[0] .INIT=20'h0FA44;
// @24:151
  CFG4 \OPB_DO_10_5[22]  (
	.A(pwm_status_Z[22]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[22]),
	.Y(N_589)
);
defparam \OPB_DO_10_5[22] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[22]  (
	.A(brk_pwm_param_Z[22]),
	.B(pwm_control_Z[22]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[22])
);
defparam \OPB_DO_10_5_1_0[22] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[17]  (
	.A(pwm_status_Z[17]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[17]),
	.Y(N_584)
);
defparam \OPB_DO_10_5[17] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[17]  (
	.A(brk_pwm_param_Z[17]),
	.B(pwm_control_Z[17]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[17])
);
defparam \OPB_DO_10_5_1_0[17] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[19]  (
	.A(pwm_status_Z[19]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[19]),
	.Y(N_586)
);
defparam \OPB_DO_10_5[19] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[19]  (
	.A(brk_pwm_param_Z[19]),
	.B(pwm_control_Z[19]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[19])
);
defparam \OPB_DO_10_5_1_0[19] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[8]  (
	.A(pwm_status_Z[8]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[8]),
	.Y(N_575)
);
defparam \OPB_DO_10_5[8] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[8]  (
	.A(brk_pwm_param_Z[8]),
	.B(pwm_control_Z[8]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[8])
);
defparam \OPB_DO_10_5_1_0[8] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[23]  (
	.A(pwm_status_Z[23]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[23]),
	.Y(N_590)
);
defparam \OPB_DO_10_5[23] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[23]  (
	.A(brk_pwm_param_Z[23]),
	.B(pwm_control_Z[23]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[23])
);
defparam \OPB_DO_10_5_1_0[23] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[16]  (
	.A(pwm_status_Z[16]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[16]),
	.Y(N_583)
);
defparam \OPB_DO_10_5[16] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[16]  (
	.A(brk_pwm_param_Z[16]),
	.B(pwm_control_Z[16]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[16])
);
defparam \OPB_DO_10_5_1_0[16] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[15]  (
	.A(pwm_status_Z[15]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[15]),
	.Y(N_582)
);
defparam \OPB_DO_10_5[15] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[15]  (
	.A(brk_pwm_param_Z[15]),
	.B(pwm_control_Z[15]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[15])
);
defparam \OPB_DO_10_5_1_0[15] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[21]  (
	.A(pwm_status_Z[21]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[21]),
	.Y(N_588)
);
defparam \OPB_DO_10_5[21] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[21]  (
	.A(brk_pwm_param_Z[21]),
	.B(pwm_control_Z[21]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[21])
);
defparam \OPB_DO_10_5_1_0[21] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[18]  (
	.A(pwm_status_Z[18]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[18]),
	.Y(N_585)
);
defparam \OPB_DO_10_5[18] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[18]  (
	.A(brk_pwm_param_Z[18]),
	.B(pwm_control_Z[18]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[18])
);
defparam \OPB_DO_10_5_1_0[18] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[12]  (
	.A(pwm_status_Z[12]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[12]),
	.Y(N_579)
);
defparam \OPB_DO_10_5[12] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[12]  (
	.A(brk_pwm_param_Z[12]),
	.B(pwm_control_Z[12]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[12])
);
defparam \OPB_DO_10_5_1_0[12] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[14]  (
	.A(pwm_status_Z[14]),
	.B(OPB_DO_10_sn_N_8_mux),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_DO_10_5_1[14]),
	.Y(N_581)
);
defparam \OPB_DO_10_5[14] .INIT=16'h08F0;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[14]  (
	.A(brk_pwm_param_Z[14]),
	.B(pwm_control_Z[14]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[14])
);
defparam \OPB_DO_10_5_1_0[14] .INIT=16'h305F;
// @24:151
  CFG4 \OPB_DO_10_5[13]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[13]),
	.C(brk_pwm_param_Z[13]),
	.D(OPB_ADDR_0),
	.Y(N_580)
);
defparam \OPB_DO_10_5[13] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[13]  (
	.A(pwm_control_Z[13]),
	.B(pwm_status_Z[13]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[13])
);
defparam \OPB_DO_10_5_1_0[13] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[10]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[10]),
	.C(brk_pwm_param_Z[10]),
	.D(OPB_ADDR_0),
	.Y(N_577)
);
defparam \OPB_DO_10_5[10] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[10]  (
	.A(pwm_control_Z[10]),
	.B(pwm_status_Z[10]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[10])
);
defparam \OPB_DO_10_5_1_0[10] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[11]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[11]),
	.C(brk_pwm_param_Z[11]),
	.D(OPB_ADDR_0),
	.Y(N_578)
);
defparam \OPB_DO_10_5[11] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[11]  (
	.A(pwm_control_Z[11]),
	.B(pwm_status_Z[11]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[11])
);
defparam \OPB_DO_10_5_1_0[11] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[20]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[20]),
	.C(brk_pwm_param_Z[20]),
	.D(OPB_ADDR_0),
	.Y(N_587)
);
defparam \OPB_DO_10_5[20] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[20]  (
	.A(pwm_control_Z[20]),
	.B(pwm_status_Z[20]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[20])
);
defparam \OPB_DO_10_5_1_0[20] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[9]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[9]),
	.C(brk_pwm_param_Z[9]),
	.D(OPB_ADDR_0),
	.Y(N_576)
);
defparam \OPB_DO_10_5[9] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[9]  (
	.A(pwm_control_Z[9]),
	.B(pwm_status_Z[9]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[9])
);
defparam \OPB_DO_10_5_1_0[9] .INIT=16'h553F;
// @24:151
  CFG4 \OPB_DO_10_5[0]  (
	.A(OPB_DO_10_sn_N_6),
	.B(OPB_DO_10_5_1[0]),
	.C(brk_pwm_param_Z[0]),
	.D(OPB_ADDR_0),
	.Y(N_567)
);
defparam \OPB_DO_10_5[0] .INIT=16'h22B1;
// @24:151
  CFG4 \OPB_DO_10_5_1_0[0]  (
	.A(pwm_control_Z[0]),
	.B(pwm_status_Z[0]),
	.C(OPB_DO_10_sn_N_8_mux),
	.D(OPB_ADDR_0),
	.Y(OPB_DO_10_5_1[0])
);
defparam \OPB_DO_10_5_1_0[0] .INIT=16'h553F;
// @24:200
  CFG4 \state_ns_0[1]  (
	.A(state_Z[0]),
	.B(pwm_config_Z[2]),
	.C(state28_Z),
	.D(state_ns_0_1_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'h15AA;
// @24:200
  CFG4 \state_ns_0_1[1]  (
	.A(pwm_control_Z[1]),
	.B(state18_Z),
	.C(state_0[1]),
	.D(state_Z[0]),
	.Y(state_ns_0_1_Z[1])
);
defparam \state_ns_0_1[1] .INIT=16'h3350;
// @24:225
  CFG2 state28 (
	.A(state28_RNO_FCO_0),
	.B(OC_V_LFT_MOT_DRV_c),
	.Y(state28_Z)
);
defparam state28.INIT=4'hD;
// @24:200
  CFG2 state_s0_0_a3 (
	.A(state_Z[0]),
	.B(state_0[1]),
	.Y(state_s0_0_a3_0)
);
defparam state_s0_0_a3.INIT=4'h1;
// @24:151
  CFG2 OPB_DO_10_sn_m1_e (
	.A(LIFT_MOT_IF_RE),
	.B(OPB_ADDR_3),
	.Y(OPB_DO_10_sn_N_8_mux)
);
defparam OPB_DO_10_sn_m1_e.INIT=4'h2;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0_1 (
	.A(OPB_ADDR_16),
	.B(OPB_ADDR_12),
	.C(OPB_ADDR_3),
	.D(OPB_WE),
	.Y(mot_pwm_param018_0_a2_0_1_Z)
);
defparam mot_pwm_param018_0_a2_0_1.INIT=16'h0100;
// @24:291
  CFG4 pulse_200us_cntr15_10 (
	.A(pulse_200us_cntr_Z[15]),
	.B(pulse_200us_cntr_Z[12]),
	.C(pulse_200us_cntr_Z[11]),
	.D(pulse_200us_cntr_Z[10]),
	.Y(pulse_200us_cntr15_10_Z)
);
defparam pulse_200us_cntr15_10.INIT=16'h0004;
// @24:291
  CFG4 pulse_200us_cntr15_9 (
	.A(pulse_200us_cntr_Z[9]),
	.B(pulse_200us_cntr_Z[8]),
	.C(pulse_200us_cntr_Z[7]),
	.D(pulse_200us_cntr_Z[3]),
	.Y(pulse_200us_cntr15_9_Z)
);
defparam pulse_200us_cntr15_9.INIT=16'h8000;
// @24:291
  CFG4 pulse_200us_cntr15_8 (
	.A(pulse_200us_cntr_Z[14]),
	.B(pulse_200us_cntr_Z[13]),
	.C(pulse_200us_cntr_Z[5]),
	.D(pulse_200us_cntr_Z[1]),
	.Y(pulse_200us_cntr15_8_Z)
);
defparam pulse_200us_cntr15_8.INIT=16'h0001;
// @24:291
  CFG3 pulse_200us_cntr15_7 (
	.A(pulse_200us_cntr_Z[6]),
	.B(pulse_200us_cntr_Z[4]),
	.C(pulse_200us_cntr_Z[2]),
	.Y(pulse_200us_cntr15_7_Z)
);
defparam pulse_200us_cntr15_7.INIT=8'h01;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_11 (
	.A(act_test_duration_Z[7]),
	.B(act_test_duration_Z[6]),
	.C(act_test_duration_Z[5]),
	.D(act_test_duration_Z[4]),
	.Y(un8_pwm_override_olto15_i_a2_11_Z)
);
defparam un8_pwm_override_olto15_i_a2_11.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_10 (
	.A(act_test_duration_Z[3]),
	.B(act_test_duration_Z[2]),
	.C(act_test_duration_Z[1]),
	.D(act_test_duration_Z[0]),
	.Y(un8_pwm_override_olto15_i_a2_10_Z)
);
defparam un8_pwm_override_olto15_i_a2_10.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_9 (
	.A(act_test_duration_Z[15]),
	.B(act_test_duration_Z[14]),
	.C(act_test_duration_Z[13]),
	.D(act_test_duration_Z[12]),
	.Y(un8_pwm_override_olto15_i_a2_9_Z)
);
defparam un8_pwm_override_olto15_i_a2_9.INIT=16'h0001;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2_8 (
	.A(act_test_duration_Z[11]),
	.B(act_test_duration_Z[10]),
	.C(act_test_duration_Z[9]),
	.D(act_test_duration_Z[8]),
	.Y(un8_pwm_override_olto15_i_a2_8_Z)
);
defparam un8_pwm_override_olto15_i_a2_8.INIT=16'h0001;
// @24:242
  CFG3 sync_cntr_0_sqmuxa (
	.A(sync_cntr_Z[0]),
	.B(state_Z[0]),
	.C(sync_cntr_Z[1]),
	.Y(sync_cntr_0_sqmuxa_Z)
);
defparam sync_cntr_0_sqmuxa.INIT=8'hB3;
// @24:161
  CFG3 OPB_DO_10_sn_m5 (
	.A(OPB_ADDR_3),
	.B(OPB_ADDR_1),
	.C(LIFT_MOT_IF_RE),
	.Y(OPB_DO_10_sn_N_6)
);
defparam OPB_DO_10_sn_m5.INIT=8'h10;
// @24:122
  CFG2 mot_pwm_param018_0_a2_0_2 (
	.A(N_191),
	.B(mot_pwm_param018_0_a2_0_1_Z),
	.Y(mot_pwm_param018_0_a2_0_2_Z)
);
defparam mot_pwm_param018_0_a2_0_2.INIT=4'h4;
// @24:151
  CFG4 \OPB_DO_10_5[1]  (
	.A(brk_pwm_param_Z[1]),
	.B(pwm_control_Z[1]),
	.C(OPB_ADDR_0),
	.D(OPB_DO_10_sn_N_6),
	.Y(N_568)
);
defparam \OPB_DO_10_5[1] .INIT=16'hCA00;
// @24:200
  CFG4 \state_ns_0[0]  (
	.A(pwm_control_Z[0]),
	.B(state18_Z),
	.C(state_0[1]),
	.D(state_Z[0]),
	.Y(state_ns[0])
);
defparam \state_ns_0[0] .INIT=16'h330A;
// @24:151
  CFG4 \OPB_DO_10_5[2]  (
	.A(brk_pwm_param_Z[2]),
	.B(pwm_control_Z[2]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_569)
);
defparam \OPB_DO_10_5[2] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[29]  (
	.A(brk_pwm_param_Z[29]),
	.B(pwm_control_Z[29]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_596)
);
defparam \OPB_DO_10_5[29] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[4]  (
	.A(brk_pwm_param_Z[4]),
	.B(pwm_control_Z[4]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_571)
);
defparam \OPB_DO_10_5[4] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[5]  (
	.A(brk_pwm_param_Z[5]),
	.B(pwm_control_Z[5]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_572)
);
defparam \OPB_DO_10_5[5] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[6]  (
	.A(brk_pwm_param_Z[6]),
	.B(pwm_control_Z[6]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_573)
);
defparam \OPB_DO_10_5[6] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[7]  (
	.A(brk_pwm_param_Z[7]),
	.B(pwm_control_Z[7]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_574)
);
defparam \OPB_DO_10_5[7] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[31]  (
	.A(brk_pwm_param_Z[31]),
	.B(pwm_control_Z[31]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_598)
);
defparam \OPB_DO_10_5[31] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[3]  (
	.A(brk_pwm_param_Z[3]),
	.B(pwm_control_Z[3]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_570)
);
defparam \OPB_DO_10_5[3] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[24]  (
	.A(brk_pwm_param_Z[24]),
	.B(pwm_control_Z[24]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_591)
);
defparam \OPB_DO_10_5[24] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[25]  (
	.A(brk_pwm_param_Z[25]),
	.B(pwm_control_Z[25]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_592)
);
defparam \OPB_DO_10_5[25] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[26]  (
	.A(brk_pwm_param_Z[26]),
	.B(pwm_control_Z[26]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_593)
);
defparam \OPB_DO_10_5[26] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[27]  (
	.A(brk_pwm_param_Z[27]),
	.B(pwm_control_Z[27]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_594)
);
defparam \OPB_DO_10_5[27] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[28]  (
	.A(brk_pwm_param_Z[28]),
	.B(pwm_control_Z[28]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_595)
);
defparam \OPB_DO_10_5[28] .INIT=16'hC0A0;
// @24:151
  CFG4 \OPB_DO_10_5[30]  (
	.A(brk_pwm_param_Z[30]),
	.B(pwm_control_Z[30]),
	.C(OPB_DO_10_sn_N_6),
	.D(OPB_ADDR_0),
	.Y(N_597)
);
defparam \OPB_DO_10_5[30] .INIT=16'hC0A0;
// @24:109
  CFG4 pwm_config8lto3 (
	.A(pwm_config_Z[11]),
	.B(pwm_config_Z[10]),
	.C(pwm_config_Z[9]),
	.D(pwm_config_Z[8]),
	.Y(pwm_config8lt6)
);
defparam pwm_config8lto3.INIT=16'hAAA8;
// @24:262
  CFG3 \pwm_control_RNIA2QOC[0]  (
	.A(pwm_control_Z[0]),
	.B(state_Z[0]),
	.C(state_0[1]),
	.Y(N_69_i)
);
defparam \pwm_control_RNIA2QOC[0] .INIT=8'h32;
// @24:291
  CFG4 pulse_200us_cntr15 (
	.A(pulse_200us_cntr15_9_Z),
	.B(pulse_200us_cntr15_7_Z),
	.C(pulse_200us_cntr15_8_Z),
	.D(pulse_200us_cntr15_10_Z),
	.Y(pulse_200us_cntr15_Z)
);
defparam pulse_200us_cntr15.INIT=16'h8000;
// @24:325
  CFG4 un8_pwm_override_olto15_i_a2 (
	.A(un8_pwm_override_olto15_i_a2_11_Z),
	.B(un8_pwm_override_olto15_i_a2_10_Z),
	.C(un8_pwm_override_olto15_i_a2_9_Z),
	.D(un8_pwm_override_olto15_i_a2_8_Z),
	.Y(N_637)
);
defparam un8_pwm_override_olto15_i_a2.INIT=16'h8000;
// @24:109
  CFG4 pwm_config8lto6 (
	.A(pwm_config_Z[14]),
	.B(pwm_config_Z[13]),
	.C(pwm_config_Z[12]),
	.D(pwm_config8lt6),
	.Y(pwm_config8lt9)
);
defparam pwm_config8lto6.INIT=16'hFFFE;
// @24:239
  CFG3 \sync_cntr_4[0]  (
	.A(state_s0_0_a3_0),
	.B(sync_cntr_Z[0]),
	.C(un24_clk_en_RNIH7LIC1_Y),
	.Y(sync_cntr_4_Z[0])
);
defparam \sync_cntr_4[0] .INIT=8'h41;
// @24:151
  CFG4 \OPB_DO_10[2]  (
	.A(N_535),
	.B(OPB_ADDR_2),
	.C(N_569),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[2])
);
defparam \OPB_DO_10[2] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[29]  (
	.A(N_925),
	.B(OPB_ADDR_2),
	.C(N_596),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[29])
);
defparam \OPB_DO_10[29] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[4]  (
	.A(N_537),
	.B(OPB_ADDR_2),
	.C(N_571),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[4])
);
defparam \OPB_DO_10[4] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[5]  (
	.A(N_538),
	.B(OPB_ADDR_2),
	.C(N_572),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[5])
);
defparam \OPB_DO_10[5] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[6]  (
	.A(N_539),
	.B(OPB_ADDR_2),
	.C(N_573),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[6])
);
defparam \OPB_DO_10[6] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[7]  (
	.A(N_540),
	.B(OPB_ADDR_2),
	.C(N_574),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[7])
);
defparam \OPB_DO_10[7] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[31]  (
	.A(N_927),
	.B(OPB_ADDR_2),
	.C(N_598),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[31])
);
defparam \OPB_DO_10[31] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[3]  (
	.A(N_536),
	.B(OPB_ADDR_2),
	.C(N_570),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[3])
);
defparam \OPB_DO_10[3] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[24]  (
	.A(N_920),
	.B(OPB_ADDR_2),
	.C(N_591),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[24])
);
defparam \OPB_DO_10[24] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[25]  (
	.A(N_921),
	.B(OPB_ADDR_2),
	.C(N_592),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[25])
);
defparam \OPB_DO_10[25] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[26]  (
	.A(N_922),
	.B(OPB_ADDR_2),
	.C(N_593),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[26])
);
defparam \OPB_DO_10[26] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[27]  (
	.A(N_1196),
	.B(OPB_ADDR_2),
	.C(N_594),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[27])
);
defparam \OPB_DO_10[27] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[28]  (
	.A(N_1197),
	.B(OPB_ADDR_2),
	.C(N_595),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[28])
);
defparam \OPB_DO_10[28] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[30]  (
	.A(N_1198),
	.B(OPB_ADDR_2),
	.C(N_597),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[30])
);
defparam \OPB_DO_10[30] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[1]  (
	.A(N_534),
	.B(OPB_ADDR_2),
	.C(N_568),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[1])
);
defparam \OPB_DO_10[1] .INIT=16'hE2F0;
// @24:109
  CFG4 pwm_config8lto9 (
	.A(pwm_config_Z[17]),
	.B(pwm_config_Z[16]),
	.C(pwm_config_Z[15]),
	.D(pwm_config8lt9),
	.Y(pwm_config8lt11)
);
defparam pwm_config8lto9.INIT=16'h8000;
// @24:215
  CFG3 state18 (
	.A(sync_cntr_Z[1]),
	.B(sync_cntr_Z[0]),
	.C(pulse_200us_cntr15_Z),
	.Y(state18_Z)
);
defparam state18.INIT=8'h80;
// @24:289
  CFG2 \pulse_200us_cntr_3[0]  (
	.A(pulse_200us_cntr15_Z),
	.B(pulse_200us_cntr_Z[0]),
	.Y(pulse_200us_cntr_3_Z[0])
);
defparam \pulse_200us_cntr_3[0] .INIT=4'h1;
// @24:289
  CFG2 \pulse_200us_cntr_3[3]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_3_S_6),
	.Y(pulse_200us_cntr_3_Z[3])
);
defparam \pulse_200us_cntr_3[3] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[12]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_12_S_6),
	.Y(pulse_200us_cntr_3_Z[12])
);
defparam \pulse_200us_cntr_3[12] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[7]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_7_S_6),
	.Y(pulse_200us_cntr_3_Z[7])
);
defparam \pulse_200us_cntr_3[7] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[8]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_8_S_6),
	.Y(pulse_200us_cntr_3_Z[8])
);
defparam \pulse_200us_cntr_3[8] .INIT=4'h4;
// @24:289
  CFG2 \pulse_200us_cntr_3[9]  (
	.A(pulse_200us_cntr15_Z),
	.B(un6_pulse_200us_cntr_1_cry_9_S_6),
	.Y(pulse_200us_cntr_3_Z[9])
);
defparam \pulse_200us_cntr_3[9] .INIT=4'h4;
// @24:239
  CFG4 \sync_cntr_4[1]  (
	.A(state_s0_0_a3_0),
	.B(sync_cntr_Z[1]),
	.C(sync_cntr_Z[0]),
	.D(un24_clk_en_RNIH7LIC1_Y),
	.Y(sync_cntr_4_Z[1])
);
defparam \sync_cntr_4[1] .INIT=16'h4414;
// @25:957
  CFG4 state_s0_0_a3_RNIJU2KC (
	.A(state_0[1]),
	.B(state_s0_0_a3_0),
	.C(start_pwm_period_out),
	.D(pwm_config_Z[2]),
	.Y(act_test_duratione)
);
defparam state_s0_0_a3_RNIJU2KC.INIT=16'hECCC;
// @24:325
  CFG3 pwm_override_o (
	.A(state_0[1]),
	.B(pwm_config_Z[2]),
	.C(N_637),
	.Y(lft_mot_pwr_override)
);
defparam pwm_override_o.INIT=8'h2A;
// @24:109
  CFG4 pwm_config8lto12 (
	.A(pwm_config_Z[20]),
	.B(pwm_config_Z[19]),
	.C(pwm_config_Z[18]),
	.D(pwm_config8lt11),
	.Y(pwm_config8lt15)
);
defparam pwm_config8lto12.INIT=16'hAAA8;
// @24:326
  CFG2 \mot_pwm_o[5]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[5]),
	.Y(LFT_PWM_PHC_LO_c)
);
defparam \mot_pwm_o[5] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[4]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[4]),
	.Y(LFT_PWM_PHC_HI_c)
);
defparam \mot_pwm_o[4] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[3]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[3]),
	.Y(LFT_PWM_PHB_LO_c)
);
defparam \mot_pwm_o[3] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[2]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[2]),
	.Y(LFT_PWM_PHB_HI_c)
);
defparam \mot_pwm_o[2] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[1]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[1]),
	.Y(LFT_PWM_PHA_LO_c)
);
defparam \mot_pwm_o[1] .INIT=4'h8;
// @24:326
  CFG2 \mot_pwm_o[0]  (
	.A(lft_mot_pwr_override),
	.B(mot_pwm[0]),
	.Y(LFT_PWM_PHA_HI_c)
);
defparam \mot_pwm_o[0] .INIT=4'h8;
// @24:109
  CFG4 pwm_config8lto15 (
	.A(pwm_config_Z[23]),
	.B(pwm_config_Z[22]),
	.C(pwm_config_Z[21]),
	.D(pwm_config8lt15),
	.Y(pwm_config8)
);
defparam pwm_config8lto15.INIT=16'hFFFE;
// @24:151
  CFG4 \OPB_DO_10[0]  (
	.A(N_533),
	.B(OPB_ADDR_2),
	.C(N_567),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[0])
);
defparam \OPB_DO_10[0] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[9]  (
	.A(N_542),
	.B(OPB_ADDR_2),
	.C(N_576),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[9])
);
defparam \OPB_DO_10[9] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[10]  (
	.A(N_543),
	.B(OPB_ADDR_2),
	.C(N_577),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[10])
);
defparam \OPB_DO_10[10] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[11]  (
	.A(N_544),
	.B(OPB_ADDR_2),
	.C(N_578),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[11])
);
defparam \OPB_DO_10[11] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[12]  (
	.A(N_545),
	.B(OPB_ADDR_2),
	.C(N_579),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[12])
);
defparam \OPB_DO_10[12] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[13]  (
	.A(N_546),
	.B(OPB_ADDR_2),
	.C(N_580),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[13])
);
defparam \OPB_DO_10[13] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[14]  (
	.A(N_547),
	.B(OPB_ADDR_2),
	.C(N_581),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[14])
);
defparam \OPB_DO_10[14] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[15]  (
	.A(N_548),
	.B(OPB_ADDR_2),
	.C(N_582),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[15])
);
defparam \OPB_DO_10[15] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[16]  (
	.A(N_549),
	.B(OPB_ADDR_2),
	.C(N_583),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[16])
);
defparam \OPB_DO_10[16] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[18]  (
	.A(N_551),
	.B(OPB_ADDR_2),
	.C(N_585),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[18])
);
defparam \OPB_DO_10[18] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[23]  (
	.A(N_556),
	.B(OPB_ADDR_2),
	.C(N_590),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[23])
);
defparam \OPB_DO_10[23] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[8]  (
	.A(N_541),
	.B(OPB_ADDR_2),
	.C(N_575),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[8])
);
defparam \OPB_DO_10[8] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[22]  (
	.A(N_555),
	.B(OPB_ADDR_2),
	.C(N_589),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[22])
);
defparam \OPB_DO_10[22] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[20]  (
	.A(N_553),
	.B(OPB_ADDR_2),
	.C(N_587),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[20])
);
defparam \OPB_DO_10[20] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[21]  (
	.A(N_554),
	.B(OPB_ADDR_2),
	.C(N_588),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[21])
);
defparam \OPB_DO_10[21] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[19]  (
	.A(N_552),
	.B(OPB_ADDR_2),
	.C(N_586),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[19])
);
defparam \OPB_DO_10[19] .INIT=16'hE2F0;
// @24:151
  CFG4 \OPB_DO_10[17]  (
	.A(N_550),
	.B(OPB_ADDR_2),
	.C(N_584),
	.D(OPB_DO_10_sn_N_8_mux),
	.Y(OPB_DO_10_Z[17])
);
defparam \OPB_DO_10[17] .INIT=16'hE2F0;
// @24:122
  CFG4 mot_pwm_param018_0_a2_0 (
	.A(mot_pwm_param018_0_a2_0_2_Z),
	.B(N_1683),
	.C(OPB_ADDR_19),
	.D(N_1693),
	.Y(N_1024)
);
defparam mot_pwm_param018_0_a2_0.INIT=16'h8000;
// @24:110
  CFG2 \pwm_config_5[16]  (
	.A(pwm_config8),
	.B(OPB_DO[16]),
	.Y(pwm_config_5_Z[16])
);
defparam \pwm_config_5[16] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[17]  (
	.A(pwm_config8),
	.B(OPB_DO[17]),
	.Y(pwm_config_5_Z[17])
);
defparam \pwm_config_5[17] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[20]  (
	.A(pwm_config8),
	.B(OPB_DO[20]),
	.Y(pwm_config_5_Z[20])
);
defparam \pwm_config_5[20] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[15]  (
	.A(pwm_config8),
	.B(OPB_DO[15]),
	.Y(pwm_config_5_Z[15])
);
defparam \pwm_config_5[15] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[11]  (
	.A(pwm_config8),
	.B(OPB_DO[11]),
	.Y(pwm_config_5_Z[11])
);
defparam \pwm_config_5[11] .INIT=4'hE;
// @24:110
  CFG2 \pwm_config_5[23]  (
	.A(pwm_config8),
	.B(OPB_DO[23]),
	.Y(pwm_config_5_Z[23])
);
defparam \pwm_config_5[23] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[22]  (
	.A(pwm_config8),
	.B(OPB_DO[22]),
	.Y(pwm_config_5_Z[22])
);
defparam \pwm_config_5[22] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[21]  (
	.A(pwm_config8),
	.B(OPB_DO[21]),
	.Y(pwm_config_5_Z[21])
);
defparam \pwm_config_5[21] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[19]  (
	.A(pwm_config8),
	.B(OPB_DO[19]),
	.Y(pwm_config_5_Z[19])
);
defparam \pwm_config_5[19] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[18]  (
	.A(pwm_config8),
	.B(OPB_DO[18]),
	.Y(pwm_config_5_Z[18])
);
defparam \pwm_config_5[18] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[14]  (
	.A(pwm_config8),
	.B(OPB_DO[14]),
	.Y(pwm_config_5_Z[14])
);
defparam \pwm_config_5[14] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[13]  (
	.A(pwm_config8),
	.B(OPB_DO[13]),
	.Y(pwm_config_5_Z[13])
);
defparam \pwm_config_5[13] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[12]  (
	.A(pwm_config8),
	.B(OPB_DO[12]),
	.Y(pwm_config_5_Z[12])
);
defparam \pwm_config_5[12] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[10]  (
	.A(pwm_config8),
	.B(OPB_DO[10]),
	.Y(pwm_config_5_Z[10])
);
defparam \pwm_config_5[10] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[8]  (
	.A(pwm_config8),
	.B(OPB_DO[8]),
	.Y(pwm_config_5_Z[8])
);
defparam \pwm_config_5[8] .INIT=4'h4;
// @24:110
  CFG2 \pwm_config_5[9]  (
	.A(pwm_config8),
	.B(OPB_DO[9]),
	.Y(pwm_config_5_Z[9])
);
defparam \pwm_config_5[9] .INIT=4'h4;
// @24:122
  CFG4 mot_pwm_param018_0_a2 (
	.A(OPB_ADDR_0),
	.B(N_1024),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(mot_pwm_param018)
);
defparam mot_pwm_param018_0_a2.INIT=16'h0040;
// @24:142
  CFG4 pwm_control9_0_a2 (
	.A(OPB_ADDR_0),
	.B(N_1024),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(pwm_control9_0_a2_0)
);
defparam pwm_control9_0_a2.INIT=16'h0080;
// @24:107
  CFG4 pwm_config12_0_a2 (
	.A(OPB_ADDR_0),
	.B(N_1024),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(pwm_config12)
);
defparam pwm_config12_0_a2.INIT=16'h0004;
// @24:122
  CFG4 mot_pwm_param016_0_a2 (
	.A(OPB_ADDR_0),
	.B(N_1024),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(mot_pwm_param016)
);
defparam mot_pwm_param016_0_a2.INIT=16'h0400;
// @24:122
  CFG4 mot_pwm_param017_0_a2 (
	.A(OPB_ADDR_0),
	.B(N_1024),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(mot_pwm_param017)
);
defparam mot_pwm_param017_0_a2.INIT=16'h0800;
// @24:122
  CFG4 mot_pwm_param015_0_a2 (
	.A(OPB_ADDR_0),
	.B(N_1024),
	.C(OPB_ADDR_2),
	.D(OPB_ADDR_1),
	.Y(mot_pwm_param015)
);
defparam mot_pwm_param015_0_a2.INIT=16'h0008;
// @24:280
  CLOCK_DIV_11_6 clk_16khz_div (
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.clk_25MHz(clk_25MHz)
);
// @24:303
  cmn_pwm_7 pwm_0 (
	.mot_pwm(mot_pwm[5:0]),
	.pwm_config_0(pwm_config_0),
	.sync_cntr(sync_cntr_Z[1:0]),
	.state_0(state_Z[0]),
	.mot_pwm_param45(mot_pwm_param45_Z[9:0]),
	.mot_pwm_param23(mot_pwm_param23_Z[9:0]),
	.mot_pwm_param01(mot_pwm_param01_Z[9:0]),
	.filt_mot_over_curr(filt_mot_over_curr),
	.OC_V_LFT_MOT_DRV_c(OC_V_LFT_MOT_DRV_c),
	.un24_clk_en_RNIH7LIC1_Y(un24_clk_en_RNIH7LIC1_Y),
	.sync_cntr_0_sqmuxa(sync_cntr_0_sqmuxa_Z),
	.pulse_200us_cntr15(pulse_200us_cntr15_Z),
	.start_pwm_period_out(start_pwm_period_out),
	.clk_25MHz(clk_25MHz),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmn_pwm_wrapper_0 */

module afifo_8s_4s_8s_4s_1 (
  rx_fifo_data,
  DATA_STREAM_OUT,
  N_461,
  DATA_STREAM_OUT_ACK,
  DATA_STREAM_OUT_STB,
  rx_fifo_full,
  FPGA_100M_CLK,
  RESET_N_arst,
  rx_fifo_empty
)
;
output [7:0] rx_fifo_data ;
input [7:0] DATA_STREAM_OUT ;
input N_461 ;
input DATA_STREAM_OUT_ACK ;
input DATA_STREAM_OUT_STB ;
output rx_fifo_full ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output rx_fifo_empty ;
wire N_461 ;
wire DATA_STREAM_OUT_ACK ;
wire DATA_STREAM_OUT_STB ;
wire rx_fifo_full ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire rx_fifo_empty ;
wire [4:0] wq1_rgray_Z;
wire [3:0] rgray_Z;
wire [4:0] rq2_wgray_Z;
wire [4:0] rq1_wgray_Z;
wire [4:0] wq2_rgray_Z;
wire [4:0] rbin_Z;
wire [4:0] wbin_Z;
wire [4:0] wbinnext;
wire [3:0] wgray_Z;
wire [3:0] rgraynext;
wire [3:0] wgraynext;
wire [11:8] mem_mem_0_0_R_DATA;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire wfull_next_NE_i ;
wire N_79_i_i ;
wire N_579_i_i ;
wire N_93_i_i ;
wire N_81_i_i ;
wire N_80_i_i ;
wire un2_wbinnext_Z ;
wire CO1 ;
wire wfull_next_NE_i_1 ;
wire wfull_next_NE_0_Z ;
wire N_476 ;
wire N_481 ;
wire rempty_next_NE_0_Z ;
wire rempty_next_4 ;
wire rempty_next_NE_1_Z ;
wire NC0 ;
// @11:199
  SLE o_rempty (
	.Q(rx_fifo_empty),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(rx_fifo_full),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[4]  (
	.Q(rq2_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[3]  (
	.Q(rq2_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[4]  (
	.Q(wq2_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[3]  (
	.Q(wq2_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[0]  (
	.Q(rbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_79_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[4]  (
	.Q(wbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[3]  (
	.Q(wbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbinnext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[4]  (
	.Q(rq1_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[3]  (
	.Q(rq1_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[4]  (
	.Q(wq1_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[3]  (
	.Q(wq1_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[3]  (
	.Q(rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[2]  (
	.Q(rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[3]  (
	.Q(wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[2]  (
	.Q(wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[4]  (
	.Q(rbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_579_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[3]  (
	.Q(rbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_93_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[2]  (
	.Q(rbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_81_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin[1]  (
	.Q(rbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_80_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:149
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(FPGA_100M_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(un2_wbinnext_Z),
	.W_DATA({GND, GND, GND, GND, DATA_STREAM_OUT[7:0]}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin_Z[3:0]}),
	.R_DATA({mem_mem_0_0_R_DATA[11:8], rx_fifo_data[7:0]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[7:0]%16%8%SPEED%0%0%MICRO_RAM";
defparam mem_mem_0_0.INIT0=64'h0000000000000000;
defparam mem_mem_0_0.INIT1=64'h0000000000000000;
defparam mem_mem_0_0.INIT2=64'h0000000000000000;
defparam mem_mem_0_0.INIT3=64'h0000000000000000;
defparam mem_mem_0_0.INIT4=64'h0000000000000000;
defparam mem_mem_0_0.INIT5=64'h0000000000000000;
defparam mem_mem_0_0.INIT6=64'h0000000000000000;
defparam mem_mem_0_0.INIT7=64'h0000000000000000;
defparam mem_mem_0_0.INIT8=64'h0000000000000000;
defparam mem_mem_0_0.INIT9=64'h0000000000000000;
defparam mem_mem_0_0.INIT10=64'h0000000000000000;
defparam mem_mem_0_0.INIT11=64'h0000000000000000;
// @11:121
  CFG4 \wgraynext_0_a2[2]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(CO1),
	.D(wbinnext[2]),
	.Y(wgraynext[2])
);
defparam \wgraynext_0_a2[2] .INIT=16'h956A;
// @11:121
  CFG4 \wgraynext_1_i_o3[2]  (
	.A(wbin_Z[2]),
	.B(un2_wbinnext_Z),
	.C(wbin_Z[0]),
	.D(wbin_Z[1]),
	.Y(wbinnext[2])
);
defparam \wgraynext_1_i_o3[2] .INIT=16'h6AAA;
// @11:120
  CFG3 un2_wbinnext (
	.A(DATA_STREAM_OUT_STB),
	.B(rx_fifo_full),
	.C(DATA_STREAM_OUT_ACK),
	.Y(un2_wbinnext_Z)
);
defparam un2_wbinnext.INIT=8'h20;
// @11:141
  CFG4 o_wfull_RNO (
	.A(wgraynext[3]),
	.B(wfull_next_NE_i_1),
	.C(wq2_rgray_Z[3]),
	.D(wfull_next_NE_0_Z),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h0048;
// @11:141
  CFG4 o_wfull_RNO_0 (
	.A(wq2_rgray_Z[4]),
	.B(wq2_rgray_Z[2]),
	.C(wgraynext[2]),
	.D(wbinnext[4]),
	.Y(wfull_next_NE_i_1)
);
defparam o_wfull_RNO_0.INIT=16'h4182;
// @11:121
  CFG2 \wgraynext_1_i_o3[0]  (
	.A(un2_wbinnext_Z),
	.B(wbin_Z[0]),
	.Y(wbinnext[0])
);
defparam \wgraynext_1_i_o3[0] .INIT=4'h6;
// @11:120
  CFG3 \wbinnext_1.CO1  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(un2_wbinnext_Z),
	.Y(CO1)
);
defparam \wbinnext_1.CO1 .INIT=8'h80;
// @11:121
  CFG3 \wgraynext_1_i_o3[1]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(un2_wbinnext_Z),
	.Y(wbinnext[1])
);
defparam \wgraynext_1_i_o3[1] .INIT=8'h6A;
// @11:121
  CFG2 \wgraynext_0_a2[0]  (
	.A(wbinnext[1]),
	.B(wbinnext[0]),
	.Y(wgraynext[0])
);
defparam \wgraynext_0_a2[0] .INIT=4'h6;
// @11:180
  CFG3 \rgraynext_0_a2_0_0_m3[0]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_461),
	.Y(rgraynext[0])
);
defparam \rgraynext_0_a2_0_0_m3[0] .INIT=8'h65;
// @11:180
  CFG3 \rgraynext_1_i_o3_0_x2_0_o2[2]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_461),
	.Y(N_476)
);
defparam \rgraynext_1_i_o3_0_x2_0_o2[2] .INIT=8'hF7;
// @11:121
  CFG2 \wgraynext_0_a2[1]  (
	.A(wbinnext[1]),
	.B(wbinnext[2]),
	.Y(wgraynext[1])
);
defparam \wgraynext_0_a2[1] .INIT=4'h6;
// @11:121
  CFG3 \wgraynext_1_i_o3[3]  (
	.A(wbin_Z[2]),
	.B(CO1),
	.C(wbin_Z[3]),
	.Y(wbinnext[3])
);
defparam \wgraynext_1_i_o3[3] .INIT=8'h78;
// @11:180
  CFG4 \rgraynext_1_i_o3_0_x2_0_o2[3]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.D(N_461),
	.Y(N_481)
);
defparam \rgraynext_1_i_o3_0_x2_0_o2[3] .INIT=16'hFF7F;
// @11:186
  CFG2 \rbin_RNO[0]  (
	.A(N_461),
	.B(rbin_Z[0]),
	.Y(N_79_i_i)
);
defparam \rbin_RNO[0] .INIT=4'h9;
// @11:180
  CFG4 \rgraynext_0_a2_0_0[1]  (
	.A(rbin_Z[2]),
	.B(rbin_Z[1]),
	.C(rbin_Z[0]),
	.D(N_461),
	.Y(rgraynext[1])
);
defparam \rgraynext_0_a2_0_0[1] .INIT=16'h6656;
// @11:121
  CFG4 \wgraynext_2_i_o3[3]  (
	.A(wbin_Z[2]),
	.B(CO1),
	.C(wbin_Z[4]),
	.D(wbin_Z[3]),
	.Y(wbinnext[4])
);
defparam \wgraynext_2_i_o3[3] .INIT=16'h78F0;
// @11:186
  CFG3 \rbin_RNO[1]  (
	.A(rbin_Z[1]),
	.B(rbin_Z[0]),
	.C(N_461),
	.Y(N_80_i_i)
);
defparam \rbin_RNO[1] .INIT=8'hA6;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wq2_rgray_Z[1]),
	.B(wq2_rgray_Z[0]),
	.C(wgraynext[1]),
	.D(wgraynext[0]),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'h7BDE;
// @11:180
  CFG3 \rgraynext_0_a2_0_0[2]  (
	.A(rbin_Z[3]),
	.B(rbin_Z[2]),
	.C(N_476),
	.Y(rgraynext[2])
);
defparam \rgraynext_0_a2_0_0[2] .INIT=8'h65;
// @11:121
  CFG2 \wgraynext_0_a2[3]  (
	.A(wbinnext[4]),
	.B(wbinnext[3]),
	.Y(wgraynext[3])
);
defparam \wgraynext_0_a2[3] .INIT=4'h6;
// @11:186
  CFG2 \rbin_RNO[2]  (
	.A(N_476),
	.B(rbin_Z[2]),
	.Y(N_81_i_i)
);
defparam \rbin_RNO[2] .INIT=4'h9;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[0]),
	.B(rq2_wgray_Z[1]),
	.C(rgraynext[1]),
	.D(rgraynext[0]),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:180
  CFG4 \rgraynext_0_a2_0_0[3]  (
	.A(rbin_Z[4]),
	.B(rbin_Z[3]),
	.C(rbin_Z[2]),
	.D(N_476),
	.Y(rgraynext[3])
);
defparam \rgraynext_0_a2_0_0[3] .INIT=16'h6656;
// @11:196
  CFG4 rempty_next_4_i (
	.A(rq2_wgray_Z[4]),
	.B(rbin_Z[4]),
	.C(rbin_Z[3]),
	.D(N_481),
	.Y(rempty_next_4)
);
defparam rempty_next_4_i.INIT=16'h6696;
// @11:196
  CFG4 \rbin_RNO[4]  (
	.A(rbin_Z[4]),
	.B(rbin_Z[3]),
	.C(rbin_Z[2]),
	.D(N_476),
	.Y(N_579_i_i)
);
defparam \rbin_RNO[4] .INIT=16'hAA6A;
// @11:186
  CFG2 \rbin_RNO[3]  (
	.A(N_481),
	.B(rbin_Z[3]),
	.Y(N_93_i_i)
);
defparam \rbin_RNO[3] .INIT=4'h9;
// @11:196
  CFG3 rempty_next_NE_1 (
	.A(rgraynext[2]),
	.B(rq2_wgray_Z[2]),
	.C(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_1_Z)
);
defparam rempty_next_NE_1.INIT=8'hF6;
// @11:199
  CFG4 o_rempty_RNO (
	.A(rgraynext[3]),
	.B(rempty_next_NE_1_Z),
	.C(rq2_wgray_Z[3]),
	.D(rempty_next_4),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=16'h0021;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_8s_4s_8s_4s_1 */

module afifo_8s_4s_8s_4s_1_0 (
  ping_counter,
  DATA_STREAM_IN,
  rbin,
  rgraynext,
  N_61,
  CO0,
  N_456,
  TX_FIFO_WR_FROM_OPB,
  N_301,
  N_21_i_0,
  N_298,
  N_32_i,
  N_34_i,
  N_595_i,
  N_581_i,
  N_290,
  N_74_i,
  N_76_i,
  N_77_i,
  N_70_i,
  N_55_i,
  tx_fifo_full,
  FPGA_100M_CLK,
  RESET_N_arst,
  tx_fifo_empty
)
;
input [3:1] ping_counter ;
output [7:0] DATA_STREAM_IN ;
output [4:0] rbin ;
input [3:0] rgraynext ;
input N_61 ;
input CO0 ;
input N_456 ;
input TX_FIFO_WR_FROM_OPB ;
input N_301 ;
input N_21_i_0 ;
input N_298 ;
input N_32_i ;
input N_34_i ;
input N_595_i ;
input N_581_i ;
input N_290 ;
input N_74_i ;
input N_76_i ;
input N_77_i ;
input N_70_i ;
input N_55_i ;
output tx_fifo_full ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output tx_fifo_empty ;
wire N_61 ;
wire CO0 ;
wire N_456 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_301 ;
wire N_21_i_0 ;
wire N_298 ;
wire N_32_i ;
wire N_34_i ;
wire N_595_i ;
wire N_581_i ;
wire N_290 ;
wire N_74_i ;
wire N_76_i ;
wire N_77_i ;
wire N_70_i ;
wire N_55_i ;
wire tx_fifo_full ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire tx_fifo_empty ;
wire [4:0] wq1_rgray_Z;
wire [3:0] rgray_Z;
wire [4:0] rq2_wgray_Z;
wire [4:0] rq1_wgray_Z;
wire [4:0] wq2_rgray_Z;
wire [4:0] wbin_Z;
wire [3:0] wgray_Z;
wire [3:0] wgraynext;
wire [11:8] mem_mem_0_0_R_DATA_0;
wire [0:0] wgraynext_0_a2_0_o2_1_Z;
wire GND ;
wire rempty_next_NE_i ;
wire VCC ;
wire wfull_next_NE_i ;
wire N_274_i ;
wire N_272_i ;
wire N_277_i ;
wire N_267_i ;
wire N_269_i ;
wire N_468_i ;
wire N_869 ;
wire rempty_next_NE_0_Z ;
wire N_882 ;
wire rempty_next_NE_1_Z ;
wire rempty_next_4 ;
wire N_890 ;
wire wfull_next_NE_0_Z ;
wire wfull_next_NE_1_Z ;
wire N_8 ;
wire NC0 ;
// @11:199
  SLE o_rempty (
	.Q(tx_fifo_empty),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rempty_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:141
  SLE o_wfull (
	.Q(tx_fifo_full),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wfull_next_NE_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[0]  (
	.Q(wq1_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[4]  (
	.Q(rq2_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[3]  (
	.Q(rq2_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[2]  (
	.Q(rq2_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[1]  (
	.Q(rq2_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq2_wgray[0]  (
	.Q(rq2_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rq1_wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[4]  (
	.Q(wq2_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[3]  (
	.Q(wq2_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[2]  (
	.Q(wq2_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[1]  (
	.Q(wq2_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq2_rgray[0]  (
	.Q(wq2_rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wq1_rgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[0]  (
	.Q(rbin[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_55_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[4]  (
	.Q(wbin_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_274_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[3]  (
	.Q(wbin_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_272_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[2]  (
	.Q(wbin_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_277_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[1]  (
	.Q(wbin_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_267_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wbin[0]  (
	.Q(wbin_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_269_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[4]  (
	.Q(rq1_wgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wbin_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[3]  (
	.Q(rq1_wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[2]  (
	.Q(rq1_wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[1]  (
	.Q(rq1_wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:170
  SLE \rq1_wgray[0]  (
	.Q(rq1_wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgray_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[4]  (
	.Q(wq1_rgray_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rbin[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[3]  (
	.Q(wq1_rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[2]  (
	.Q(wq1_rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:111
  SLE \wq1_rgray[1]  (
	.Q(wq1_rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgray_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[3]  (
	.Q(rgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[2]  (
	.Q(rgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[1]  (
	.Q(rgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rgray[0]  (
	.Q(rgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[3]  (
	.Q(wgray_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[2]  (
	.Q(wgray_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[1]  (
	.Q(wgray_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:128
  SLE \wgray[0]  (
	.Q(wgray_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(wgraynext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[4]  (
	.Q(rbin[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[3]  (
	.Q(rbin[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_77_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[2]  (
	.Q(rbin[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_76_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:186
  SLE \rbin_Z[1]  (
	.Q(rbin[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_74_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:149
  RAM64x12 mem_mem_0_0 (
	.BUSY_FB(GND),
	.W_CLK(FPGA_100M_CLK),
	.W_ADDR({GND, GND, wbin_Z[3:0]}),
	.W_EN(N_468_i),
	.W_DATA({GND, GND, GND, GND, N_301, N_21_i_0, N_298, N_32_i, N_34_i, N_595_i, N_581_i, N_290}),
	.BLK_EN(VCC),
	.R_CLK(VCC),
	.R_ADDR({GND, GND, rbin[3:0]}),
	.R_DATA({mem_mem_0_0_R_DATA_0[11:8], DATA_STREAM_IN[7:0]}),
	.R_ADDR_BYPASS(VCC),
	.R_ADDR_EN(VCC),
	.R_ADDR_SL_N(VCC),
	.R_ADDR_SD(GND),
	.R_ADDR_AL_N(VCC),
	.R_ADDR_AD_N(VCC),
	.R_DATA_BYPASS(VCC),
	.R_DATA_EN(VCC),
	.R_DATA_SL_N(VCC),
	.R_DATA_SD(GND),
	.R_DATA_AL_N(VCC),
	.R_DATA_AD_N(VCC),
	.ACCESS_BUSY(NC0)
);
defparam mem_mem_0_0.RAMINDEX="mem[7:0]%16%8%SPEED%0%0%MICRO_RAM";
defparam mem_mem_0_0.INIT0=64'h0000000000000000;
defparam mem_mem_0_0.INIT1=64'h0000000000000000;
defparam mem_mem_0_0.INIT2=64'h0000000000000000;
defparam mem_mem_0_0.INIT3=64'h0000000000000000;
defparam mem_mem_0_0.INIT4=64'h0000000000000000;
defparam mem_mem_0_0.INIT5=64'h0000000000000000;
defparam mem_mem_0_0.INIT6=64'h0000000000000000;
defparam mem_mem_0_0.INIT7=64'h0000000000000000;
defparam mem_mem_0_0.INIT8=64'h0000000000000000;
defparam mem_mem_0_0.INIT9=64'h0000000000000000;
defparam mem_mem_0_0.INIT10=64'h0000000000000000;
defparam mem_mem_0_0.INIT11=64'h0000000000000000;
// @11:121
  CFG4 \wgraynext_0_a2_0_o2_1[0]  (
	.A(ping_counter[3]),
	.B(TX_FIFO_WR_FROM_OPB),
	.C(N_456),
	.D(ping_counter[2]),
	.Y(wgraynext_0_a2_0_o2_1_Z[0])
);
defparam \wgraynext_0_a2_0_o2_1[0] .INIT=16'hDDDC;
// @11:121
  CFG4 \wgraynext_0_a2_0_a2_0[0]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter[1]),
	.D(CO0),
	.Y(N_869)
);
defparam \wgraynext_0_a2_0_a2_0[0] .INIT=16'h0222;
// @11:121
  CFG3 \wgraynext_0_a2_0_a2[0]  (
	.A(wgraynext_0_a2_0_o2_1_Z[0]),
	.B(tx_fifo_full),
	.C(N_869),
	.Y(N_468_i)
);
defparam \wgraynext_0_a2_0_a2[0] .INIT=8'h32;
// @11:196
  CFG4 rempty_next_NE_0 (
	.A(rq2_wgray_Z[0]),
	.B(rq2_wgray_Z[1]),
	.C(rgraynext[1]),
	.D(rgraynext[0]),
	.Y(rempty_next_NE_0_Z)
);
defparam rempty_next_NE_0.INIT=16'h7DBE;
// @11:121
  CFG4 \wgraynext_1_i_o3_i_a2[0]  (
	.A(wbin_Z[0]),
	.B(tx_fifo_full),
	.C(N_869),
	.D(wgraynext_0_a2_0_o2_1_Z[0]),
	.Y(N_882)
);
defparam \wgraynext_1_i_o3_i_a2[0] .INIT=16'h2220;
// @11:196
  CFG3 rempty_next_NE_1 (
	.A(rq2_wgray_Z[2]),
	.B(rgraynext[2]),
	.C(rempty_next_NE_0_Z),
	.Y(rempty_next_NE_1_Z)
);
defparam rempty_next_NE_1.INIT=8'hF6;
// @11:196
  CFG4 rempty_next_4_i (
	.A(rq2_wgray_Z[4]),
	.B(rbin[4]),
	.C(rbin[3]),
	.D(N_61),
	.Y(rempty_next_4)
);
defparam rempty_next_4_i.INIT=16'h9666;
// @11:121
  CFG3 \wgraynext_0_a2_0[0]  (
	.A(wbin_Z[1]),
	.B(wbin_Z[0]),
	.C(N_468_i),
	.Y(wgraynext[0])
);
defparam \wgraynext_0_a2_0[0] .INIT=8'h56;
// @11:121
  CFG4 \wgraynext_1_i_o3_i_a2[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(N_468_i),
	.Y(N_890)
);
defparam \wgraynext_1_i_o3_i_a2[2] .INIT=16'h8000;
// @11:128
  CFG2 \wbin_RNO[0]  (
	.A(N_468_i),
	.B(wbin_Z[0]),
	.Y(N_269_i)
);
defparam \wbin_RNO[0] .INIT=4'h6;
// @11:121
  CFG4 \wgraynext_0_a2_0[1]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(wbin_Z[0]),
	.D(N_468_i),
	.Y(wgraynext[1])
);
defparam \wgraynext_0_a2_0[1] .INIT=16'h5666;
// @11:128
  CFG2 \wbin_RNO[1]  (
	.A(N_882),
	.B(wbin_Z[1]),
	.Y(N_267_i)
);
defparam \wbin_RNO[1] .INIT=4'h6;
// @11:121
  CFG4 \wgraynext_0_a2_0[2]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(N_882),
	.Y(wgraynext[2])
);
defparam \wgraynext_0_a2_0[2] .INIT=16'h5666;
// @11:199
  CFG4 o_rempty_RNO (
	.A(rq2_wgray_Z[3]),
	.B(rempty_next_NE_1_Z),
	.C(rgraynext[3]),
	.D(rempty_next_4),
	.Y(rempty_next_NE_i)
);
defparam o_rempty_RNO.INIT=16'h0021;
// @11:128
  CFG3 \wbin_RNO[2]  (
	.A(wbin_Z[2]),
	.B(wbin_Z[1]),
	.C(N_882),
	.Y(N_277_i)
);
defparam \wbin_RNO[2] .INIT=8'h6A;
// @11:134
  CFG4 wfull_next_NE_0 (
	.A(wq2_rgray_Z[0]),
	.B(wq2_rgray_Z[1]),
	.C(wgraynext[1]),
	.D(wgraynext[0]),
	.Y(wfull_next_NE_0_Z)
);
defparam wfull_next_NE_0.INIT=16'h7DBE;
// @11:121
  CFG3 \wgraynext_0_a2_0[3]  (
	.A(wbin_Z[4]),
	.B(wbin_Z[3]),
	.C(N_890),
	.Y(wgraynext[3])
);
defparam \wgraynext_0_a2_0[3] .INIT=8'h56;
// @11:128
  CFG4 \wbin_RNO[3]  (
	.A(wbin_Z[3]),
	.B(wbin_Z[2]),
	.C(wbin_Z[1]),
	.D(N_882),
	.Y(N_272_i)
);
defparam \wbin_RNO[3] .INIT=16'h6AAA;
// @11:134
  CFG3 wfull_next_NE_1 (
	.A(wq2_rgray_Z[2]),
	.B(wgraynext[2]),
	.C(wfull_next_NE_0_Z),
	.Y(wfull_next_NE_1_Z)
);
defparam wfull_next_NE_1.INIT=8'hF6;
// @11:134
  CFG4 wfull_next_4_i (
	.A(wq2_rgray_Z[4]),
	.B(wbin_Z[4]),
	.C(wbin_Z[3]),
	.D(N_890),
	.Y(N_8)
);
defparam wfull_next_4_i.INIT=16'h9666;
// @11:134
  CFG3 \wbin_RNO[4]  (
	.A(wbin_Z[4]),
	.B(wbin_Z[3]),
	.C(N_890),
	.Y(N_274_i)
);
defparam \wbin_RNO[4] .INIT=8'h6A;
// @11:141
  CFG4 o_wfull_RNO (
	.A(wq2_rgray_Z[3]),
	.B(wfull_next_NE_1_Z),
	.C(wgraynext[3]),
	.D(N_8),
	.Y(wfull_next_NE_i)
);
defparam o_wfull_RNO.INIT=16'h1200;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* afifo_8s_4s_8s_4s_1_0 */

module msg_buffer (
  rgraynext,
  rbin,
  DATA_STREAM_IN,
  ping_counter,
  DATA_STREAM_OUT,
  rx_fifo_data,
  tx_fifo_empty,
  tx_fifo_full,
  N_55_i,
  N_70_i,
  N_77_i,
  N_76_i,
  N_74_i,
  N_290,
  N_581_i,
  N_595_i,
  N_34_i,
  N_32_i,
  N_298,
  N_21_i_0,
  N_301,
  TX_FIFO_WR_FROM_OPB,
  N_456,
  CO0,
  N_61,
  rx_fifo_empty,
  N_461,
  DATA_STREAM_OUT_STB,
  FPGA_100M_CLK,
  RESET_N_arst,
  DATA_STREAM_OUT_ACK_1z
)
;
input [3:0] rgraynext ;
output [4:0] rbin ;
output [7:0] DATA_STREAM_IN ;
input [3:1] ping_counter ;
input [7:0] DATA_STREAM_OUT ;
output [7:0] rx_fifo_data ;
output tx_fifo_empty ;
output tx_fifo_full ;
input N_55_i ;
input N_70_i ;
input N_77_i ;
input N_76_i ;
input N_74_i ;
input N_290 ;
input N_581_i ;
input N_595_i ;
input N_34_i ;
input N_32_i ;
input N_298 ;
input N_21_i_0 ;
input N_301 ;
input TX_FIFO_WR_FROM_OPB ;
input N_456 ;
input CO0 ;
input N_61 ;
output rx_fifo_empty ;
input N_461 ;
input DATA_STREAM_OUT_STB ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
output DATA_STREAM_OUT_ACK_1z ;
wire tx_fifo_empty ;
wire tx_fifo_full ;
wire N_55_i ;
wire N_70_i ;
wire N_77_i ;
wire N_76_i ;
wire N_74_i ;
wire N_290 ;
wire N_581_i ;
wire N_595_i ;
wire N_34_i ;
wire N_32_i ;
wire N_298 ;
wire N_21_i_0 ;
wire N_301 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_456 ;
wire CO0 ;
wire N_61 ;
wire rx_fifo_empty ;
wire N_461 ;
wire DATA_STREAM_OUT_STB ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire DATA_STREAM_OUT_ACK_1z ;
wire VCC ;
wire DATA_STREAM_OUT_ACK6_Z ;
wire GND ;
wire rx_fifo_full ;
// @19:56
  SLE DATA_STREAM_OUT_ACK (
	.Q(DATA_STREAM_OUT_ACK_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT_ACK6_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:59
  CFG2 DATA_STREAM_OUT_ACK6 (
	.A(DATA_STREAM_OUT_STB),
	.B(rx_fifo_full),
	.Y(DATA_STREAM_OUT_ACK6_Z)
);
defparam DATA_STREAM_OUT_ACK6.INIT=4'h2;
// @19:39
  afifo_8s_4s_8s_4s_1 rx_fifo_inst (
	.rx_fifo_data(rx_fifo_data[7:0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.N_461(N_461),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK_1z),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.rx_fifo_full(rx_fifo_full),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.rx_fifo_empty(rx_fifo_empty)
);
// @19:70
  afifo_8s_4s_8s_4s_1_0 tx_fifo_inst (
	.ping_counter(ping_counter[3:1]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.rbin(rbin[4:0]),
	.rgraynext(rgraynext[3:0]),
	.N_61(N_61),
	.CO0(CO0),
	.N_456(N_456),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.N_301(N_301),
	.N_21_i_0(N_21_i_0),
	.N_298(N_298),
	.N_32_i(N_32_i),
	.N_34_i(N_34_i),
	.N_595_i(N_595_i),
	.N_581_i(N_581_i),
	.N_290(N_290),
	.N_74_i(N_74_i),
	.N_76_i(N_76_i),
	.N_77_i(N_77_i),
	.N_70_i(N_70_i),
	.N_55_i(N_55_i),
	.tx_fifo_full(tx_fifo_full),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.tx_fifo_empty(tx_fifo_empty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_buffer */

module msg_read (
  OPB_DO,
  OPB_ADDR,
  rx_fifo_data,
  N_461,
  rx_fifo_empty,
  OPB_RE_1z,
  FPGA_100M_CLK,
  DBUG_HEADER6_c,
  RESET_N_arst,
  OPB_WE_i,
  OPB_WE_1z
)
;
output [31:0] OPB_DO ;
output [31:0] OPB_ADDR ;
input [7:0] rx_fifo_data ;
output N_461 ;
input rx_fifo_empty ;
output OPB_RE_1z ;
input FPGA_100M_CLK ;
input DBUG_HEADER6_c ;
input RESET_N_arst ;
output OPB_WE_i ;
output OPB_WE_1z ;
wire N_461 ;
wire rx_fifo_empty ;
wire OPB_RE_1z ;
wire FPGA_100M_CLK ;
wire DBUG_HEADER6_c ;
wire RESET_N_arst ;
wire OPB_WE_i ;
wire OPB_WE_1z ;
wire [2:0] state_Z;
wire [2:2] state_RNIN1PF1_Z;
wire [7:0] timeout_cnt_Z;
wire [7:0] timeout_cnt_s;
wire [7:0] byte_header_Z;
wire [31:0] OPB_DO_6;
wire [7:0] byte_tail_Z;
wire [3:0] byte_cnt_Z;
wire [2:2] state_RNI22BF4_S;
wire [2:2] state_RNI22BF4_Y;
wire [6:0] timeout_cnt_cry;
wire [0:0] timeout_cnt_RNI38GLD_Y;
wire [1:1] timeout_cnt_RNI5FLRM_Y;
wire [2:2] timeout_cnt_RNI8NQ101_Y;
wire [3:3] timeout_cnt_RNIC00891_Y;
wire [4:4] timeout_cnt_RNIHA5EI1_Y;
wire [5:5] timeout_cnt_RNINLAKR1_Y;
wire [7:7] timeout_cnt_RNO_FCO;
wire [7:7] timeout_cnt_RNO_Y;
wire [6:6] timeout_cnt_RNIU1GQ42_Y;
wire [1:1] next_state_12_i_o2_4_Z;
wire [2:0] next_state_12_i_0_Z;
wire [1:0] next_state_12_i_1_Z;
wire [1:1] next_state_12_i_0_0_Z;
wire VCC ;
wire N_580 ;
wire GND ;
wire OPB_WE_3 ;
wire OPB_RE_3 ;
wire N_165_i ;
wire N_20 ;
wire N_223_i ;
wire N_202_i ;
wire N_222_i ;
wire N_201_i ;
wire N_352 ;
wire N_206_i ;
wire N_205_i ;
wire N_29_i ;
wire N_22_i ;
wire N_204_i ;
wire N_237_i ;
wire N_236_i ;
wire N_436_i ;
wire N_227_i ;
wire N_226_i ;
wire N_225_i ;
wire N_203_i ;
wire N_245_i ;
wire N_224_i ;
wire N_235_i ;
wire un1_next_state28_1_i_0_0_Z ;
wire N_178_i ;
wire N_246_i ;
wire N_214_i ;
wire N_213_i ;
wire N_212_i ;
wire N_211_i ;
wire N_210_i ;
wire N_63_i ;
wire N_209_i ;
wire N_58_i ;
wire N_208_i ;
wire N_207_i ;
wire un1_byte_header7_0_Z ;
wire next_state40_0_o2_Z ;
wire N_340_i ;
wire N_350_i ;
wire N_338_i ;
wire N_348_i ;
wire N_346_i ;
wire N_344_i ;
wire N_448_i ;
wire timeout_cnt_cry_cy ;
wire N_878 ;
wire un1_next_state77_1_i_a3_0_Z ;
wire next_state20lto5_0_Z ;
wire N_469 ;
wire N_465 ;
wire next_state20 ;
wire N_877 ;
wire N_874 ;
wire next_state52_NE_3_Z ;
wire next_state52_NE_2_Z ;
wire next_state52_NE_1_Z ;
wire next_state52_NE_0_Z ;
wire next_state58 ;
wire N_1004 ;
wire N_883 ;
wire N_880 ;
wire N_879 ;
wire N_876 ;
wire byte_header7_0_a3_Z ;
wire N_621 ;
wire N_619 ;
wire N_617 ;
wire N_615 ;
wire N_613 ;
wire N_611 ;
wire N_609 ;
wire N_607 ;
wire N_503 ;
wire N_806 ;
wire N_483 ;
wire N_1009 ;
wire N_855 ;
wire next_state_1 ;
wire N_492 ;
wire N_467 ;
wire N_466 ;
wire N_470 ;
wire N_804 ;
wire OPB_RE_3_2 ;
  CFG1 \state_RNIN1PF1[2]  (
	.A(state_Z[2]),
	.Y(state_RNIN1PF1_Z[2])
);
defparam \state_RNIN1PF1[2] .INIT=2'h1;
  CFG1 OPB_WE_RNI8TNL1 (
	.A(OPB_WE_1z),
	.Y(OPB_WE_i)
);
defparam OPB_WE_RNI8TNL1.INIT=2'h1;
// @20:176
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[7]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[6]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[5]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[4]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[3]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[2]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[1]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:176
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[0]),
	.EN(N_580),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:260
  SLE OPB_WE (
	.Q(OPB_WE_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_WE_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:260
  SLE OPB_RE (
	.Q(OPB_RE_1z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_RE_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[4]  (
	.Q(OPB_ADDR[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_165_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[3]  (
	.Q(OPB_ADDR[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_223_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[2]  (
	.Q(OPB_ADDR[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_202_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[1]  (
	.Q(OPB_ADDR[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_222_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[0]  (
	.Q(OPB_ADDR[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_201_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:196
  SLE \byte_header[7]  (
	.Q(byte_header_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[7]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[6]  (
	.Q(byte_header_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[6]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[5]  (
	.Q(byte_header_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[5]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[4]  (
	.Q(byte_header_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[4]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[3]  (
	.Q(byte_header_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[3]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[2]  (
	.Q(byte_header_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[2]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[1]  (
	.Q(byte_header_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[1]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:196
  SLE \byte_header[0]  (
	.Q(byte_header_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[0]),
	.EN(N_352),
	.LAT(GND),
	.SD(GND),
	.SLn(state_RNIN1PF1_Z[2])
);
// @20:241
  SLE \OPB_ADDR_Z[19]  (
	.Q(OPB_ADDR[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_206_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[18]  (
	.Q(OPB_ADDR[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_205_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[17]  (
	.Q(OPB_ADDR[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_29_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[16]  (
	.Q(OPB_ADDR[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_22_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[15]  (
	.Q(OPB_ADDR[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_204_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[14]  (
	.Q(OPB_ADDR[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_237_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[13]  (
	.Q(OPB_ADDR[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_236_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[12]  (
	.Q(OPB_ADDR[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_436_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[11]  (
	.Q(OPB_ADDR[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_227_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[10]  (
	.Q(OPB_ADDR[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_226_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[9]  (
	.Q(OPB_ADDR[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_225_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[8]  (
	.Q(OPB_ADDR[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_203_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[7]  (
	.Q(OPB_ADDR[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_245_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[6]  (
	.Q(OPB_ADDR[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_224_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[5]  (
	.Q(OPB_ADDR[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_235_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[2]  (
	.Q(OPB_DO[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[2]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[1]  (
	.Q(OPB_DO[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[1]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[0]  (
	.Q(OPB_DO[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[0]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[31]  (
	.Q(OPB_ADDR[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_178_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[30]  (
	.Q(OPB_ADDR[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_246_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[29]  (
	.Q(OPB_ADDR[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_214_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[28]  (
	.Q(OPB_ADDR[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_213_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[27]  (
	.Q(OPB_ADDR[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_212_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[26]  (
	.Q(OPB_ADDR[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_211_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[25]  (
	.Q(OPB_ADDR[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_210_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[24]  (
	.Q(OPB_ADDR[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_63_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[23]  (
	.Q(OPB_ADDR[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_209_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[22]  (
	.Q(OPB_ADDR[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_58_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[21]  (
	.Q(OPB_ADDR[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_208_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:241
  SLE \OPB_ADDR_Z[20]  (
	.Q(OPB_ADDR[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_207_i),
	.EN(N_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[17]  (
	.Q(OPB_DO[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[17]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[16]  (
	.Q(OPB_DO[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[16]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[15]  (
	.Q(OPB_DO[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[15]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[14]  (
	.Q(OPB_DO[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[14]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[13]  (
	.Q(OPB_DO[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[13]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[12]  (
	.Q(OPB_DO[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[12]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[11]  (
	.Q(OPB_DO[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[11]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[10]  (
	.Q(OPB_DO[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[10]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[9]  (
	.Q(OPB_DO[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[9]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[8]  (
	.Q(OPB_DO[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[8]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[7]  (
	.Q(OPB_DO[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[7]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[6]  (
	.Q(OPB_DO[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[6]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[5]  (
	.Q(OPB_DO[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[5]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[4]  (
	.Q(OPB_DO[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[4]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[3]  (
	.Q(OPB_DO[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[3]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:209
  SLE \byte_tail[0]  (
	.Q(byte_tail_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[0]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:222
  SLE \OPB_DO_Z[31]  (
	.Q(OPB_DO[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[31]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[30]  (
	.Q(OPB_DO[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[30]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[29]  (
	.Q(OPB_DO[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[29]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[28]  (
	.Q(OPB_DO[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[28]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[27]  (
	.Q(OPB_DO[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[27]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[26]  (
	.Q(OPB_DO[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[26]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[25]  (
	.Q(OPB_DO[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[25]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[24]  (
	.Q(OPB_DO[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[24]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[23]  (
	.Q(OPB_DO[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[23]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[22]  (
	.Q(OPB_DO[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[22]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[21]  (
	.Q(OPB_DO[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[21]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[20]  (
	.Q(OPB_DO[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[20]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[19]  (
	.Q(OPB_DO[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[19]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:222
  SLE \OPB_DO_Z[18]  (
	.Q(OPB_DO[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_DO_6[18]),
	.EN(un1_next_state28_1_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:74
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_340_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:74
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_350_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_338_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:163
  SLE \byte_cnt[3]  (
	.Q(byte_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_348_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:163
  SLE \byte_cnt[2]  (
	.Q(byte_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_346_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:163
  SLE \byte_cnt[1]  (
	.Q(byte_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_344_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:163
  SLE \byte_cnt[0]  (
	.Q(byte_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_448_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:209
  SLE \byte_tail[7]  (
	.Q(byte_tail_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[7]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[6]  (
	.Q(byte_tail_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[6]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[5]  (
	.Q(byte_tail_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[5]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[4]  (
	.Q(byte_tail_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[4]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[3]  (
	.Q(byte_tail_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[3]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[2]  (
	.Q(byte_tail_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[2]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:209
  SLE \byte_tail[1]  (
	.Q(byte_tail_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(rx_fifo_data[1]),
	.EN(un1_byte_header7_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(next_state40_0_o2_Z)
);
// @20:84
  ARI1 \state_RNI22BF4[2]  (
	.FCO(timeout_cnt_cry_cy),
	.S(state_RNI22BF4_S[2]),
	.Y(state_RNI22BF4_Y[2]),
	.B(state_Z[0]),
	.C(state_Z[1]),
	.D(state_Z[2]),
	.A(VCC),
	.FCI(VCC)
);
defparam \state_RNI22BF4[2] .INIT=20'h4FE00;
// @20:84
  ARI1 \timeout_cnt_RNI38GLD[0]  (
	.FCO(timeout_cnt_cry[0]),
	.S(timeout_cnt_s[0]),
	.Y(timeout_cnt_RNI38GLD_Y[0]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_cy)
);
defparam \timeout_cnt_RNI38GLD[0] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNI5FLRM[1]  (
	.FCO(timeout_cnt_cry[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_RNI5FLRM_Y[1]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[0])
);
defparam \timeout_cnt_RNI5FLRM[1] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNI8NQ101[2]  (
	.FCO(timeout_cnt_cry[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_RNI8NQ101_Y[2]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[1])
);
defparam \timeout_cnt_RNI8NQ101[2] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNIC00891[3]  (
	.FCO(timeout_cnt_cry[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_RNIC00891_Y[3]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[2])
);
defparam \timeout_cnt_RNIC00891[3] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNIHA5EI1[4]  (
	.FCO(timeout_cnt_cry[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_RNIHA5EI1_Y[4]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[3])
);
defparam \timeout_cnt_RNIHA5EI1[4] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNINLAKR1[5]  (
	.FCO(timeout_cnt_cry[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_RNINLAKR1_Y[5]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[4])
);
defparam \timeout_cnt_RNINLAKR1[5] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNO[7]  (
	.FCO(timeout_cnt_RNO_FCO[7]),
	.S(timeout_cnt_s[7]),
	.Y(timeout_cnt_RNO_Y[7]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[6])
);
defparam \timeout_cnt_RNO[7] .INIT=20'h48800;
// @20:84
  ARI1 \timeout_cnt_RNIU1GQ42[6]  (
	.FCO(timeout_cnt_cry[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_RNIU1GQ42_Y[6]),
	.B(state_RNI22BF4_Y[2]),
	.C(timeout_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry[5])
);
defparam \timeout_cnt_RNIU1GQ42[6] .INIT=20'h48800;
// @20:160
  CFG4 un1_next_state28_1_i_0_0_a2 (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(N_878)
);
defparam un1_next_state28_1_i_0_0_a2.INIT=16'h0004;
// @20:200
  CFG2 un1_next_state77_1_i_a3_0 (
	.A(byte_cnt_Z[3]),
	.B(rx_fifo_empty),
	.Y(un1_next_state77_1_i_a3_0_Z)
);
defparam un1_next_state77_1_i_a3_0.INIT=4'h1;
// @20:94
  CFG2 next_state20lto5_0 (
	.A(timeout_cnt_Z[4]),
	.B(timeout_cnt_Z[5]),
	.Y(next_state20lto5_0_Z)
);
defparam next_state20lto5_0.INIT=4'h1;
// @20:119
  CFG2 next_state40_0_o2_0 (
	.A(byte_cnt_Z[2]),
	.B(byte_cnt_Z[1]),
	.Y(N_469)
);
defparam next_state40_0_o2_0.INIT=4'hE;
// @20:167
  CFG2 \byte_cnt_3_i_o2_2[1]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[1]),
	.Y(N_465)
);
defparam \byte_cnt_3_i_o2_2[1] .INIT=4'h7;
// @20:84
  CFG2 \next_state_12_i_a2[2]  (
	.A(next_state20),
	.B(state_Z[0]),
	.Y(N_877)
);
defparam \next_state_12_i_a2[2] .INIT=4'h8;
// @20:245
  CFG2 \OPB_ADDR_6_i_a2[16]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[1]),
	.Y(N_874)
);
defparam \OPB_ADDR_6_i_a2[16] .INIT=4'h4;
// @20:132
  CFG4 next_state52_NE_3 (
	.A(byte_tail_Z[3]),
	.B(byte_tail_Z[0]),
	.C(byte_header_Z[3]),
	.D(byte_header_Z[0]),
	.Y(next_state52_NE_3_Z)
);
defparam next_state52_NE_3.INIT=16'hEDB7;
// @20:132
  CFG4 next_state52_NE_2 (
	.A(byte_tail_Z[2]),
	.B(byte_tail_Z[1]),
	.C(byte_header_Z[2]),
	.D(byte_header_Z[1]),
	.Y(next_state52_NE_2_Z)
);
defparam next_state52_NE_2.INIT=16'hEDB7;
// @20:132
  CFG4 next_state52_NE_1 (
	.A(byte_tail_Z[7]),
	.B(byte_tail_Z[6]),
	.C(byte_header_Z[7]),
	.D(byte_header_Z[6]),
	.Y(next_state52_NE_1_Z)
);
defparam next_state52_NE_1.INIT=16'hEDB7;
// @20:132
  CFG4 next_state52_NE_0 (
	.A(byte_tail_Z[5]),
	.B(byte_tail_Z[4]),
	.C(byte_header_Z[5]),
	.D(byte_header_Z[4]),
	.Y(next_state52_NE_0_Z)
);
defparam next_state52_NE_0.INIT=16'hEDB7;
// @20:84
  CFG4 \next_state_12_i_o2_4[1]  (
	.A(byte_header_Z[6]),
	.B(byte_header_Z[4]),
	.C(byte_header_Z[3]),
	.D(byte_header_Z[1]),
	.Y(next_state_12_i_o2_4_Z[1])
);
defparam \next_state_12_i_o2_4[1] .INIT=16'h7FFF;
// @20:119
  CFG3 next_state40_0_o2 (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[0]),
	.C(N_469),
	.Y(next_state40_0_o2_Z)
);
defparam next_state40_0_o2.INIT=8'h08;
// @20:131
  CFG4 next_state58_0_a3 (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(next_state58)
);
defparam next_state58_0_a3.INIT=16'h0008;
// @20:265
  CFG3 OPB_RE_3_0_a2 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(next_state20),
	.Y(N_1004)
);
defparam OPB_RE_3_0_a2.INIT=8'h10;
// @20:226
  CFG3 \OPB_DO_6_1_a2[10]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_465),
	.Y(N_883)
);
defparam \OPB_DO_6_1_a2[10] .INIT=8'h04;
// @20:226
  CFG3 \OPB_DO_6_0_a2[16]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_874),
	.Y(N_880)
);
defparam \OPB_DO_6_0_a2[16] .INIT=8'h40;
// @20:160
  CFG4 un1_next_state28_1_i_0_0_a2_0 (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(N_879)
);
defparam un1_next_state28_1_i_0_0_a2_0.INIT=16'h3200;
// @20:84
  CFG3 \next_state_12_i_a2_1[0]  (
	.A(byte_cnt_Z[0]),
	.B(byte_cnt_Z[2]),
	.C(byte_cnt_Z[1]),
	.Y(N_876)
);
defparam \next_state_12_i_a2_1[0] .INIT=8'h01;
// @20:200
  CFG3 byte_header7_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.Y(byte_header7_0_a3_Z)
);
defparam byte_header7_0_a3.INIT=8'hA8;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[23]  (
	.A(OPB_ADDR[23]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_621)
);
defparam \OPB_ADDR_6_i_a3[23] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[22]  (
	.A(OPB_ADDR[22]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_619)
);
defparam \OPB_ADDR_6_i_a3[22] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[21]  (
	.A(OPB_ADDR[21]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_617)
);
defparam \OPB_ADDR_6_i_a3[21] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[20]  (
	.A(OPB_ADDR[20]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_615)
);
defparam \OPB_ADDR_6_i_a3[20] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[19]  (
	.A(OPB_ADDR[19]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_613)
);
defparam \OPB_ADDR_6_i_a3[19] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[18]  (
	.A(OPB_ADDR[18]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_611)
);
defparam \OPB_ADDR_6_i_a3[18] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[17]  (
	.A(OPB_ADDR[17]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_609)
);
defparam \OPB_ADDR_6_i_a3[17] .INIT=8'h54;
// @20:245
  CFG3 \OPB_ADDR_6_i_a3[16]  (
	.A(OPB_ADDR[16]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.Y(N_607)
);
defparam \OPB_ADDR_6_i_a3[16] .INIT=8'h54;
// @20:84
  CFG4 \next_state_12_i_o2[1]  (
	.A(byte_header_Z[2]),
	.B(next_state_12_i_o2_4_Z[1]),
	.C(byte_header_Z[7]),
	.D(byte_header_Z[5]),
	.Y(N_503)
);
defparam \next_state_12_i_o2[1] .INIT=16'hFFFE;
// @20:84
  CFG4 \next_state_12_i_a3_1[0]  (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(byte_cnt_Z[3]),
	.D(N_876),
	.Y(N_806)
);
defparam \next_state_12_i_a3_1[0] .INIT=16'h0100;
// @20:94
  CFG4 next_state20lto7 (
	.A(timeout_cnt_Z[7]),
	.B(timeout_cnt_Z[6]),
	.C(timeout_cnt_Z[3]),
	.D(next_state20lto5_0_Z),
	.Y(next_state20)
);
defparam next_state20lto7.INIT=16'h7F77;
// @20:84
  CFG3 \next_state_12_i_0[1]  (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.Y(next_state_12_i_0_Z[1])
);
defparam \next_state_12_i_0[1] .INIT=8'h29;
// @20:167
  CFG4 \byte_cnt_3_i_o2[0]  (
	.A(rx_fifo_empty),
	.B(state_Z[2]),
	.C(state_Z[1]),
	.D(state_Z[0]),
	.Y(N_461)
);
defparam \byte_cnt_3_i_o2[0] .INIT=16'hAEEA;
// @20:84
  CFG4 \next_state_12_i_o2[0]  (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(N_483)
);
defparam \next_state_12_i_o2[0] .INIT=16'hEFFF;
// @20:213
  CFG2 un1_byte_header7_0 (
	.A(next_state40_0_o2_Z),
	.B(byte_header7_0_a3_Z),
	.Y(un1_byte_header7_0_Z)
);
defparam un1_byte_header7_0.INIT=4'hE;
// @20:84
  CFG2 \next_state_12_i_a2_0[0]  (
	.A(next_state40_0_o2_Z),
	.B(state_Z[1]),
	.Y(N_1009)
);
defparam \next_state_12_i_a2_0[0] .INIT=4'h8;
// @20:160
  CFG4 un1_next_state72_1_i_0_0_a3 (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[3]),
	.C(byte_cnt_Z[0]),
	.D(byte_cnt_Z[2]),
	.Y(N_855)
);
defparam un1_next_state72_1_i_0_0_a3.INIT=16'h0132;
// @20:84
  CFG4 \next_state_12_i_0[2]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(next_state_12_i_0_Z[1]),
	.D(next_state20),
	.Y(next_state_12_i_0_Z[2])
);
defparam \next_state_12_i_0[2] .INIT=16'hF6F0;
// @20:160
  CFG3 un1_next_state28_1_i_0_0 (
	.A(N_878),
	.B(N_879),
	.C(state_RNI22BF4_Y[2]),
	.Y(un1_next_state28_1_i_0_0_Z)
);
defparam un1_next_state28_1_i_0_0.INIT=8'hEF;
// @20:132
  CFG4 next_state52_NE (
	.A(next_state52_NE_0_Z),
	.B(next_state52_NE_3_Z),
	.C(next_state52_NE_2_Z),
	.D(next_state52_NE_1_Z),
	.Y(next_state_1)
);
defparam next_state52_NE.INIT=16'hFFFE;
// @20:84
  CFG4 \next_state_12_i_o3[0]  (
	.A(state_Z[2]),
	.B(state_Z[1]),
	.C(state_Z[0]),
	.D(next_state20),
	.Y(N_580)
);
defparam \next_state_12_i_o3[0] .INIT=16'hD701;
// @20:167
  CFG2 \byte_cnt_3_i_o2_1[1]  (
	.A(N_461),
	.B(N_465),
	.Y(N_492)
);
defparam \byte_cnt_3_i_o2_1[1] .INIT=4'hE;
// @20:226
  CFG4 \OPB_DO_6_0_o2[16]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[0]),
	.C(byte_cnt_Z[2]),
	.D(N_878),
	.Y(N_467)
);
defparam \OPB_DO_6_0_o2[16] .INIT=16'hFF40;
// @20:226
  CFG4 \OPB_DO_6_1_o2[27]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[1]),
	.C(N_878),
	.D(byte_cnt_Z[2]),
	.Y(N_466)
);
defparam \OPB_DO_6_1_o2[27] .INIT=16'hF4F0;
// @20:160
  CFG2 un1_next_state72_1_i_0_0 (
	.A(N_855),
	.B(state_RNI22BF4_Y[2]),
	.Y(N_20)
);
defparam un1_next_state72_1_i_0_0.INIT=4'hB;
// @20:84
  CFG4 \next_state_12_i_0[0]  (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.C(N_806),
	.D(N_503),
	.Y(next_state_12_i_0_Z[0])
);
defparam \next_state_12_i_0[0] .INIT=16'hF0F2;
// @20:226
  CFG3 \OPB_DO_6_1_o2[10]  (
	.A(N_483),
	.B(N_878),
	.C(N_880),
	.Y(N_470)
);
defparam \OPB_DO_6_1_o2[10] .INIT=8'hFD;
// @20:226
  CFG4 \OPB_DO_6_0_0[0]  (
	.A(OPB_DO[0]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[0])
);
defparam \OPB_DO_6_0_0[0] .INIT=16'hF888;
// @20:200
  CFG4 un1_next_state77_1_i_0 (
	.A(un1_next_state77_1_i_a3_0_Z),
	.B(N_876),
	.C(byte_header7_0_a3_Z),
	.D(state_RNI22BF4_Y[2]),
	.Y(N_352)
);
defparam un1_next_state77_1_i_0.INIT=16'hF0F8;
// @20:226
  CFG4 \OPB_DO_6_0[7]  (
	.A(OPB_DO[7]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[7])
);
defparam \OPB_DO_6_0[7] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[4]  (
	.A(OPB_DO[4]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[4])
);
defparam \OPB_DO_6_0[4] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[1]  (
	.A(OPB_DO[1]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[1])
);
defparam \OPB_DO_6_0[1] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[6]  (
	.A(OPB_DO[6]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[6])
);
defparam \OPB_DO_6_0[6] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[5]  (
	.A(OPB_DO[5]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[5])
);
defparam \OPB_DO_6_0[5] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[3]  (
	.A(OPB_DO[3]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[3])
);
defparam \OPB_DO_6_0[3] .INIT=16'hF888;
// @20:226
  CFG4 \OPB_DO_6_0[2]  (
	.A(OPB_DO[2]),
	.B(N_879),
	.C(N_878),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[2])
);
defparam \OPB_DO_6_0[2] .INIT=16'hF888;
// @20:241
  CFG4 \OPB_ADDR_RNO[4]  (
	.A(OPB_ADDR[4]),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_165_i)
);
defparam \OPB_ADDR_RNO[4] .INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_RNO[3]  (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR[3]),
	.C(N_855),
	.D(rx_fifo_data[3]),
	.Y(N_223_i)
);
defparam \OPB_ADDR_RNO[3] .INIT=16'hE040;
// @20:241
  CFG4 \OPB_ADDR_RNO[2]  (
	.A(byte_cnt_Z[2]),
	.B(OPB_ADDR[2]),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_202_i)
);
defparam \OPB_ADDR_RNO[2] .INIT=16'hE040;
// @20:241
  CFG4 \OPB_ADDR_RNO[1]  (
	.A(OPB_ADDR[1]),
	.B(byte_cnt_Z[2]),
	.C(rx_fifo_data[1]),
	.D(N_855),
	.Y(N_222_i)
);
defparam \OPB_ADDR_RNO[1] .INIT=16'hE200;
// @20:241
  CFG4 \OPB_ADDR_RNO[0]  (
	.A(OPB_ADDR[0]),
	.B(byte_cnt_Z[2]),
	.C(rx_fifo_data[0]),
	.D(N_855),
	.Y(N_201_i)
);
defparam \OPB_ADDR_RNO[0] .INIT=16'hE200;
// @20:241
  CFG4 \OPB_ADDR_RNO[19]  (
	.A(N_613),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[3]),
	.Y(N_206_i)
);
defparam \OPB_ADDR_RNO[19] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[18]  (
	.A(N_611),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_205_i)
);
defparam \OPB_ADDR_RNO[18] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[17]  (
	.A(N_609),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_29_i)
);
defparam \OPB_ADDR_RNO[17] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[16]  (
	.A(N_607),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[0]),
	.Y(N_22_i)
);
defparam \OPB_ADDR_RNO[16] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[15]  (
	.A(OPB_ADDR[15]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[7]),
	.Y(N_204_i)
);
defparam \OPB_ADDR_RNO[15] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[14]  (
	.A(OPB_ADDR[14]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[6]),
	.Y(N_237_i)
);
defparam \OPB_ADDR_RNO[14] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[13]  (
	.A(OPB_ADDR[13]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_236_i)
);
defparam \OPB_ADDR_RNO[13] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[12]  (
	.A(OPB_ADDR[12]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_436_i)
);
defparam \OPB_ADDR_RNO[12] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[11]  (
	.A(OPB_ADDR[11]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[3]),
	.Y(N_227_i)
);
defparam \OPB_ADDR_RNO[11] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[10]  (
	.A(OPB_ADDR[10]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_226_i)
);
defparam \OPB_ADDR_RNO[10] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[9]  (
	.A(OPB_ADDR[9]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_225_i)
);
defparam \OPB_ADDR_RNO[9] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[8]  (
	.A(OPB_ADDR[8]),
	.B(N_465),
	.C(N_855),
	.D(rx_fifo_data[0]),
	.Y(N_203_i)
);
defparam \OPB_ADDR_RNO[8] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[7]  (
	.A(OPB_ADDR[7]),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[7]),
	.Y(N_245_i)
);
defparam \OPB_ADDR_RNO[7] .INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_RNO[6]  (
	.A(OPB_ADDR[6]),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[6]),
	.Y(N_224_i)
);
defparam \OPB_ADDR_RNO[6] .INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_RNO[5]  (
	.A(OPB_ADDR[5]),
	.B(byte_cnt_Z[2]),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_235_i)
);
defparam \OPB_ADDR_RNO[5] .INIT=16'hE020;
// @20:241
  CFG4 \OPB_ADDR_RNO[31]  (
	.A(OPB_ADDR[31]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[7]),
	.Y(N_178_i)
);
defparam \OPB_ADDR_RNO[31] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[30]  (
	.A(OPB_ADDR[30]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[6]),
	.Y(N_246_i)
);
defparam \OPB_ADDR_RNO[30] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[29]  (
	.A(OPB_ADDR[29]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_214_i)
);
defparam \OPB_ADDR_RNO[29] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[28]  (
	.A(OPB_ADDR[28]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_213_i)
);
defparam \OPB_ADDR_RNO[28] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[27]  (
	.A(OPB_ADDR[27]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[3]),
	.Y(N_212_i)
);
defparam \OPB_ADDR_RNO[27] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[26]  (
	.A(OPB_ADDR[26]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[2]),
	.Y(N_211_i)
);
defparam \OPB_ADDR_RNO[26] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[25]  (
	.A(OPB_ADDR[25]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[1]),
	.Y(N_210_i)
);
defparam \OPB_ADDR_RNO[25] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[24]  (
	.A(OPB_ADDR[24]),
	.B(N_469),
	.C(N_855),
	.D(rx_fifo_data[0]),
	.Y(N_63_i)
);
defparam \OPB_ADDR_RNO[24] .INIT=16'hB080;
// @20:241
  CFG4 \OPB_ADDR_RNO[23]  (
	.A(N_621),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[7]),
	.Y(N_209_i)
);
defparam \OPB_ADDR_RNO[23] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[22]  (
	.A(N_619),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[6]),
	.Y(N_58_i)
);
defparam \OPB_ADDR_RNO[22] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[21]  (
	.A(N_617),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[5]),
	.Y(N_208_i)
);
defparam \OPB_ADDR_RNO[21] .INIT=16'h5010;
// @20:241
  CFG4 \OPB_ADDR_RNO[20]  (
	.A(N_615),
	.B(N_874),
	.C(N_855),
	.D(rx_fifo_data[4]),
	.Y(N_207_i)
);
defparam \OPB_ADDR_RNO[20] .INIT=16'h5010;
// @20:84
  CFG4 \next_state_12_i_1[0]  (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(next_state_12_i_0_Z[0]),
	.D(N_483),
	.Y(next_state_12_i_1_Z[0])
);
defparam \next_state_12_i_1[0] .INIT=16'hF2F0;
// @20:84
  CFG4 \next_state_12_i_a3[0]  (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(next_state_1),
	.D(next_state58),
	.Y(N_804)
);
defparam \next_state_12_i_a3[0] .INIT=16'h2022;
// @20:265
  CFG3 OPB_RE_3_0_a3_2 (
	.A(next_state58),
	.B(N_503),
	.C(next_state_1),
	.Y(OPB_RE_3_2)
);
defparam OPB_RE_3_0_a3_2.INIT=8'h02;
// @20:226
  CFG4 \OPB_DO_6_1_a2_0[31]  (
	.A(N_483),
	.B(OPB_DO[31]),
	.C(N_466),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[31])
);
defparam \OPB_DO_6_1_a2_0[31] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1_a2_0[26]  (
	.A(N_483),
	.B(OPB_DO[26]),
	.C(N_466),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[26])
);
defparam \OPB_DO_6_1_a2_0[26] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1_0[30]  (
	.A(N_483),
	.B(OPB_DO[30]),
	.C(N_466),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[30])
);
defparam \OPB_DO_6_1_0[30] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1_0[29]  (
	.A(N_483),
	.B(OPB_DO[29]),
	.C(N_466),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[29])
);
defparam \OPB_DO_6_1_0[29] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1_0[24]  (
	.A(N_483),
	.B(OPB_DO[24]),
	.C(N_466),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[24])
);
defparam \OPB_DO_6_1_0[24] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_0_0[22]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[22]),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[22])
);
defparam \OPB_DO_6_0_0[22] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0_0[21]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[21]),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[21])
);
defparam \OPB_DO_6_0_0[21] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0_0[19]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[19]),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[19])
);
defparam \OPB_DO_6_0_0[19] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[25]  (
	.A(N_483),
	.B(OPB_DO[25]),
	.C(N_466),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[25])
);
defparam \OPB_DO_6_1[25] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_0[20]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[20]),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[20])
);
defparam \OPB_DO_6_0[20] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0[17]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[17]),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[17])
);
defparam \OPB_DO_6_0[17] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[28]  (
	.A(N_483),
	.B(OPB_DO[28]),
	.C(N_466),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[28])
);
defparam \OPB_DO_6_1[28] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_1[27]  (
	.A(N_483),
	.B(OPB_DO[27]),
	.C(N_466),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[27])
);
defparam \OPB_DO_6_1[27] .INIT=16'hD5C0;
// @20:226
  CFG4 \OPB_DO_6_0[23]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[23]),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[23])
);
defparam \OPB_DO_6_0[23] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0[18]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[18]),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[18])
);
defparam \OPB_DO_6_0[18] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_0[16]  (
	.A(N_880),
	.B(N_467),
	.C(OPB_DO[16]),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[16])
);
defparam \OPB_DO_6_0[16] .INIT=16'hEAC0;
// @20:74
  CFG3 \state_RNO[2]  (
	.A(next_state_12_i_0_Z[2]),
	.B(N_877),
	.C(next_state40_0_o2_Z),
	.Y(N_340_i)
);
defparam \state_RNO[2] .INIT=8'h51;
// @20:163
  CFG3 \byte_cnt_RNO[0]  (
	.A(byte_cnt_Z[0]),
	.B(byte_header7_0_a3_Z),
	.C(N_461),
	.Y(N_448_i)
);
defparam \byte_cnt_RNO[0] .INIT=8'h21;
// @20:84
  CFG4 \next_state_12_i_0_0[1]  (
	.A(next_state_12_i_0_Z[1]),
	.B(next_state_1),
	.C(next_state58),
	.D(N_1004),
	.Y(next_state_12_i_0_0_Z[1])
);
defparam \next_state_12_i_0_0[1] .INIT=16'hBFAA;
// @20:265
  CFG4 OPB_RE_3_0_a3 (
	.A(byte_header_Z[0]),
	.B(state_Z[2]),
	.C(N_1004),
	.D(OPB_RE_3_2),
	.Y(OPB_RE_3)
);
defparam OPB_RE_3_0_a3.INIT=16'h8000;
// @20:265
  CFG4 OPB_WE_3_0_a3 (
	.A(byte_header_Z[0]),
	.B(state_Z[2]),
	.C(N_1004),
	.D(OPB_RE_3_2),
	.Y(OPB_WE_3)
);
defparam OPB_WE_3_0_a3.INIT=16'h4000;
// @20:226
  CFG4 \OPB_DO_6_1[14]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[14]),
	.D(rx_fifo_data[6]),
	.Y(OPB_DO_6[14])
);
defparam \OPB_DO_6_1[14] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[15]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[15]),
	.D(rx_fifo_data[7]),
	.Y(OPB_DO_6[15])
);
defparam \OPB_DO_6_1[15] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[12]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[12]),
	.D(rx_fifo_data[4]),
	.Y(OPB_DO_6[12])
);
defparam \OPB_DO_6_1[12] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[13]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[13]),
	.D(rx_fifo_data[5]),
	.Y(OPB_DO_6[13])
);
defparam \OPB_DO_6_1[13] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[11]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[11]),
	.D(rx_fifo_data[3]),
	.Y(OPB_DO_6[11])
);
defparam \OPB_DO_6_1[11] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[9]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[9]),
	.D(rx_fifo_data[1]),
	.Y(OPB_DO_6[9])
);
defparam \OPB_DO_6_1[9] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[8]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[8]),
	.D(rx_fifo_data[0]),
	.Y(OPB_DO_6[8])
);
defparam \OPB_DO_6_1[8] .INIT=16'hEAC0;
// @20:226
  CFG4 \OPB_DO_6_1[10]  (
	.A(N_883),
	.B(N_470),
	.C(OPB_DO[10]),
	.D(rx_fifo_data[2]),
	.Y(OPB_DO_6[10])
);
defparam \OPB_DO_6_1[10] .INIT=16'hEAC0;
// @20:163
  CFG4 \byte_cnt_RNO[1]  (
	.A(byte_cnt_Z[1]),
	.B(byte_cnt_Z[0]),
	.C(byte_header7_0_a3_Z),
	.D(N_461),
	.Y(N_344_i)
);
defparam \byte_cnt_RNO[1] .INIT=16'h0A06;
// @20:84
  CFG4 \next_state_12_i_1[1]  (
	.A(N_877),
	.B(next_state_12_i_0_0_Z[1]),
	.C(state_Z[1]),
	.D(N_503),
	.Y(next_state_12_i_1_Z[1])
);
defparam \next_state_12_i_1[1] .INIT=16'hCECC;
// @20:163
  CFG4 \byte_cnt_RNO[3]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(byte_header7_0_a3_Z),
	.D(N_492),
	.Y(N_348_i)
);
defparam \byte_cnt_RNO[3] .INIT=16'h0A06;
// @20:163
  CFG3 \byte_cnt_RNO[2]  (
	.A(byte_cnt_Z[2]),
	.B(byte_header7_0_a3_Z),
	.C(N_492),
	.Y(N_346_i)
);
defparam \byte_cnt_RNO[2] .INIT=8'h21;
// @20:74
  CFG4 \state_RNO[0]  (
	.A(N_804),
	.B(N_580),
	.C(N_1009),
	.D(next_state_12_i_1_Z[0]),
	.Y(N_338_i)
);
defparam \state_RNO[0] .INIT=16'h0004;
// @20:74
  CFG3 \state_RNO[1]  (
	.A(N_1009),
	.B(N_877),
	.C(next_state_12_i_1_Z[1]),
	.Y(N_350_i)
);
defparam \state_RNO[1] .INIT=8'h07;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_read */

module msg_write (
  GPIO_IN,
  OPB_DO,
  un1_OSC_CT_IN,
  ping_counter_0,
  SP_IN_23,
  SP_IN_19,
  SP_IN_22,
  SP_IN_21,
  SP_IN_18,
  SP_IN_16,
  SP_IN_20,
  SP_IN_17,
  SP_IN_7,
  SP_IN_2,
  SP_IN_4,
  SP_IN_3,
  SP_IN_6,
  SP_IN_1,
  SP_IN_0,
  SP_IN_5,
  GANTRY_MOT_IN,
  SP_IN_m,
  OPB_ADDR,
  GANTRY_BRK1_IN,
  GANTRY_BRK2_RET_IN,
  GANTRY_BRK3_IN,
  GANTRY_BRK3_RET_IN,
  LIFT_MOT_IN,
  MSSB_SRV_IN,
  MSSB_STN_IN,
  GANTRY_BRK1_RET_IN,
  GANTRY_BRK2_IN,
  ADC_IN_7,
  ADC_IN_2,
  ADC_IN_4,
  ADC_IN_3,
  ADC_IN_6,
  ADC_IN_1,
  ADC_IN_0,
  ADC_IN_5,
  ADC_IN_23,
  EEP_IN_0,
  OSC_CT_IN,
  ILIM_DAC_IN,
  un47_DEC_DO,
  N_301,
  N_911,
  N_761,
  N_581_i,
  N_994,
  N_595_i,
  N_1000,
  N_34_i,
  N_21_i_0,
  m45_i_0,
  N_1006,
  CO0,
  N_597,
  N_1003,
  N_502,
  N_298,
  N_249,
  N_764,
  N_765,
  un1_SP1_RE_d1,
  EEP_RE_d1,
  ADC_RE_d1,
  COUNTER_RE_d1,
  GANTRY_BRK1_IF_RE_d1,
  ILIM_DAC_RE_d1,
  GANTRY_BRK2_IF_RE_d1,
  GANTRY_BRK1_RET_IF_RE_d1,
  GANTRY_BRK3_IF_RE_d1,
  GANTRY_BRK2_RET_IF_RE_d1,
  GANTRY_MOT_IF_RE_d1,
  GANTRY_BRK3_RET_IF_RE_d1,
  MSSB_STN_RE_d1,
  LIFT_MOT_IF_RE_d1,
  MSSB_SRV_RE_d1,
  OPB_RE,
  tx_fifo_full,
  OPB_WE,
  OPB_WE_i,
  TX_FIFO_WR_FROM_OPB,
  FPGA_100M_CLK,
  DBUG_HEADER6_c,
  RESET_N_arst
)
;
input [23:8] GPIO_IN ;
input [31:0] OPB_DO ;
input [7:0] un1_OSC_CT_IN ;
input ping_counter_0 ;
input SP_IN_23 ;
input SP_IN_19 ;
input SP_IN_22 ;
input SP_IN_21 ;
input SP_IN_18 ;
input SP_IN_16 ;
input SP_IN_20 ;
input SP_IN_17 ;
input SP_IN_7 ;
input SP_IN_2 ;
input SP_IN_4 ;
input SP_IN_3 ;
input SP_IN_6 ;
input SP_IN_1 ;
input SP_IN_0 ;
input SP_IN_5 ;
input [31:8] GANTRY_MOT_IN ;
input [23:16] SP_IN_m ;
input [31:0] OPB_ADDR ;
input [31:8] GANTRY_BRK1_IN ;
input [31:8] GANTRY_BRK2_RET_IN ;
input [31:8] GANTRY_BRK3_IN ;
input [31:8] GANTRY_BRK3_RET_IN ;
input [31:8] LIFT_MOT_IN ;
input [31:8] MSSB_SRV_IN ;
input [31:8] MSSB_STN_IN ;
input [31:8] GANTRY_BRK1_RET_IN ;
input [31:8] GANTRY_BRK2_IN ;
input ADC_IN_7 ;
input ADC_IN_2 ;
input ADC_IN_4 ;
input ADC_IN_3 ;
input ADC_IN_6 ;
input ADC_IN_1 ;
input ADC_IN_0 ;
input ADC_IN_5 ;
input ADC_IN_23 ;
input EEP_IN_0 ;
input [15:8] OSC_CT_IN ;
input [23:8] ILIM_DAC_IN ;
input un47_DEC_DO ;
output N_301 ;
input N_911 ;
input N_761 ;
output N_581_i ;
input N_994 ;
output N_595_i ;
input N_1000 ;
output N_34_i ;
output N_21_i_0 ;
output m45_i_0 ;
input N_1006 ;
input CO0 ;
output N_597 ;
input N_1003 ;
input N_502 ;
output N_298 ;
input N_249 ;
input N_764 ;
input N_765 ;
input un1_SP1_RE_d1 ;
input EEP_RE_d1 ;
input ADC_RE_d1 ;
input COUNTER_RE_d1 ;
input GANTRY_BRK1_IF_RE_d1 ;
input ILIM_DAC_RE_d1 ;
input GANTRY_BRK2_IF_RE_d1 ;
input GANTRY_BRK1_RET_IF_RE_d1 ;
input GANTRY_BRK3_IF_RE_d1 ;
input GANTRY_BRK2_RET_IF_RE_d1 ;
input GANTRY_MOT_IF_RE_d1 ;
input GANTRY_BRK3_RET_IF_RE_d1 ;
input MSSB_STN_RE_d1 ;
input LIFT_MOT_IF_RE_d1 ;
input MSSB_SRV_RE_d1 ;
input OPB_RE ;
input tx_fifo_full ;
input OPB_WE ;
input OPB_WE_i ;
output TX_FIFO_WR_FROM_OPB ;
input FPGA_100M_CLK ;
input DBUG_HEADER6_c ;
input RESET_N_arst ;
wire ping_counter_0 ;
wire SP_IN_23 ;
wire SP_IN_19 ;
wire SP_IN_22 ;
wire SP_IN_21 ;
wire SP_IN_18 ;
wire SP_IN_16 ;
wire SP_IN_20 ;
wire SP_IN_17 ;
wire SP_IN_7 ;
wire SP_IN_2 ;
wire SP_IN_4 ;
wire SP_IN_3 ;
wire SP_IN_6 ;
wire SP_IN_1 ;
wire SP_IN_0 ;
wire SP_IN_5 ;
wire ADC_IN_7 ;
wire ADC_IN_2 ;
wire ADC_IN_4 ;
wire ADC_IN_3 ;
wire ADC_IN_6 ;
wire ADC_IN_1 ;
wire ADC_IN_0 ;
wire ADC_IN_5 ;
wire ADC_IN_23 ;
wire EEP_IN_0 ;
wire un47_DEC_DO ;
wire N_301 ;
wire N_911 ;
wire N_761 ;
wire N_581_i ;
wire N_994 ;
wire N_595_i ;
wire N_1000 ;
wire N_34_i ;
wire N_21_i_0 ;
wire m45_i_0 ;
wire N_1006 ;
wire CO0 ;
wire N_597 ;
wire N_1003 ;
wire N_502 ;
wire N_298 ;
wire N_249 ;
wire N_764 ;
wire N_765 ;
wire un1_SP1_RE_d1 ;
wire EEP_RE_d1 ;
wire ADC_RE_d1 ;
wire COUNTER_RE_d1 ;
wire GANTRY_BRK1_IF_RE_d1 ;
wire ILIM_DAC_RE_d1 ;
wire GANTRY_BRK2_IF_RE_d1 ;
wire GANTRY_BRK1_RET_IF_RE_d1 ;
wire GANTRY_BRK3_IF_RE_d1 ;
wire GANTRY_BRK2_RET_IF_RE_d1 ;
wire GANTRY_MOT_IF_RE_d1 ;
wire GANTRY_BRK3_RET_IF_RE_d1 ;
wire MSSB_STN_RE_d1 ;
wire LIFT_MOT_IF_RE_d1 ;
wire MSSB_SRV_RE_d1 ;
wire OPB_RE ;
wire tx_fifo_full ;
wire OPB_WE ;
wire OPB_WE_i ;
wire TX_FIFO_WR_FROM_OPB ;
wire FPGA_100M_CLK ;
wire DBUG_HEADER6_c ;
wire RESET_N_arst ;
wire [7:0] timeout_cnt_Z;
wire [7:7] timeout_cnt_s_Z;
wire [6:0] timeout_cnt_s;
wire [6:0] state_Z;
wire [1:1] state_ns;
wire [0:0] tx_header_Z;
wire [0:0] tx_tail_Z;
wire [31:0] tx_data_Z;
wire [7:1] tx_data_5;
wire [31:0] tx_addr_Z;
wire [7:0] TX_FIFO_DATA_FROM_OPB;
wire [7:0] TX_FIFO_DATA_6;
wire [3:0] byte_cnt_Z;
wire [0:0] timeout_cnt_cry_cy_S;
wire [0:0] timeout_cnt_cry_cy_Y;
wire [6:0] timeout_cnt_cry_Z;
wire [6:0] timeout_cnt_cry_Y;
wire [7:7] timeout_cnt_s_FCO;
wire [7:7] timeout_cnt_s_Y;
wire [0:0] state_ns_i_0_o3_Z;
wire [1:1] state_ns_0_a3_0_0_Z;
wire [6:6] state_ns_i_o3_1_0_Z;
wire [4:4] state_ns_i_i_a3_0_Z;
wire [31:9] tx_data_5_i_a3_0_4_Z;
wire [31:9] tx_data_5_i_a3_0_3_Z;
wire [31:9] tx_data_5_i_a3_0_2_Z;
wire [31:9] tx_data_5_i_a3_0_1_Z;
wire [31:9] tx_data_5_i_a3_0_0_Z;
wire [31:9] tx_data_5_i_a3_0_5_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_4_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_3_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_2_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_1_Z;
wire [24:8] tx_data_5_i_m2_i_a3_0_0_Z;
wire [19:8] tx_data_5_i_m2_i_a3_0_5_Z;
wire [0:0] TX_FIFO_DATA_6_iv_0_0_Z;
wire [23:16] tx_data_5_i_0_Z;
wire [19:19] tx_data_5_i_m2_i_0_Z;
wire [31:31] tx_data_5_i_a3_0_9_Z;
wire [30:25] tx_data_5_i_a3_0_7_Z;
wire [24:24] tx_data_5_i_m2_i_a3_0_7_Z;
wire [31:9] tx_data_5_i_a3_0_10_Z;
wire [23:9] tx_data_5_i_a3_0_11_Z;
wire [19:8] tx_data_5_i_m2_i_a3_0_10_Z;
wire [19:8] tx_data_5_i_m2_i_a3_0_11_Z;
wire [30:25] tx_data_5_i_a3_0_8_Z;
wire [24:24] tx_data_5_i_m2_i_a3_0_8_Z;
wire [15:9] tx_data_5_i_a3_0_12_Z;
wire [8:8] tx_data_5_i_m2_i_a3_0_12_Z;
wire [3:3] state_ns_i_0_1_Z;
wire VCC ;
wire N_774_i ;
wire GND ;
wire N_800 ;
wire N_114_i ;
wire N_112_i ;
wire N_109_i ;
wire N_106_i ;
wire N_119_i ;
wire N_451 ;
wire un1_OPB_WE_2_i ;
wire N_376 ;
wire N_240_i ;
wire N_258_i ;
wire N_360_i ;
wire N_217_i ;
wire N_256_i ;
wire N_216_i ;
wire N_254_i ;
wire N_239_i ;
wire N_238_i ;
wire N_252_i ;
wire N_230_i ;
wire N_215_i ;
wire N_229_i ;
wire N_362_i ;
wire N_199_i ;
wire un1_OPB_WE_3_i ;
wire N_197_i ;
wire N_391_i ;
wire N_195_i ;
wire N_393_i ;
wire N_141_i ;
wire N_244_i ;
wire N_243_i ;
wire N_242_i ;
wire N_231_i ;
wire N_219_i ;
wire N_260_i ;
wire N_358_i ;
wire N_218_i ;
wire N_241_i ;
wire N_567 ;
wire N_568 ;
wire N_569 ;
wire N_570 ;
wire N_571 ;
wire N_572 ;
wire N_573 ;
wire N_574 ;
wire N_554 ;
wire N_553 ;
wire N_552 ;
wire N_575 ;
wire N_387_i ;
wire N_228_i ;
wire N_389_i ;
wire N_555 ;
wire N_556 ;
wire N_557 ;
wire N_558 ;
wire N_559 ;
wire N_560 ;
wire N_561 ;
wire N_562 ;
wire N_563 ;
wire N_564 ;
wire N_565 ;
wire N_566 ;
wire N_318_i ;
wire N_316_i ;
wire N_314_i ;
wire N_312_i ;
wire timeout_cnt_cry_cy ;
wire N_508 ;
wire N_873 ;
wire N_796 ;
wire N_794 ;
wire N_792 ;
wire N_788 ;
wire N_784 ;
wire N_782 ;
wire N_786 ;
wire N_790 ;
wire N_510 ;
wire N_488 ;
wire N_828 ;
wire N_822 ;
wire N_801 ;
wire N_735 ;
wire N_726 ;
wire N_723 ;
wire N_700 ;
wire N_697 ;
wire N_694 ;
wire N_685 ;
wire N_682 ;
wire N_673 ;
wire N_670 ;
wire N_667 ;
wire N_650 ;
wire N_647 ;
wire N_635 ;
wire N_576 ;
wire timeout_cnt12 ;
wire N_821 ;
wire N_734 ;
wire N_699 ;
wire N_696 ;
wire N_693 ;
wire N_672 ;
wire N_649 ;
wire N_646 ;
wire N_827 ;
wire N_725 ;
wire N_722 ;
wire N_684 ;
wire N_681 ;
wire N_669 ;
wire N_666 ;
wire N_634 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
// @21:235
  SLE \timeout_cnt[7]  (
	.Q(timeout_cnt_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s_Z[7]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[6]  (
	.Q(timeout_cnt_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[6]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[5]  (
	.Q(timeout_cnt_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[5]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[4]  (
	.Q(timeout_cnt_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[4]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[3]  (
	.Q(timeout_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[3]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[2]  (
	.Q(timeout_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[2]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[1]  (
	.Q(timeout_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[1]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  SLE \timeout_cnt[0]  (
	.Q(timeout_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(timeout_cnt_s[0]),
	.EN(N_774_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[5]  (
	.Q(state_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[4]  (
	.Q(state_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_800),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_114_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_112_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_109_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:222
  SLE TX_FIFO_WR (
	.Q(TX_FIFO_WR_FROM_OPB),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_106_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:74
  SLE \state[6]  (
	.Q(state_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_119_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:152
  SLE \tx_header[0]  (
	.Q(tx_header_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_WE_i),
	.EN(N_451),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:152
  SLE \tx_tail[0]  (
	.Q(tx_tail_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_WE),
	.EN(N_451),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[6]  (
	.Q(tx_data_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[6]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[5]  (
	.Q(tx_data_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[5]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[4]  (
	.Q(tx_data_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[4]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[3]  (
	.Q(tx_data_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[3]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[2]  (
	.Q(tx_data_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[2]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[1]  (
	.Q(tx_data_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[1]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[0]  (
	.Q(tx_data_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_376),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[21]  (
	.Q(tx_data_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_240_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[20]  (
	.Q(tx_data_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_258_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[19]  (
	.Q(tx_data_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_360_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[18]  (
	.Q(tx_data_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_217_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[17]  (
	.Q(tx_data_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_256_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[16]  (
	.Q(tx_data_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_216_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[15]  (
	.Q(tx_data_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_254_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[14]  (
	.Q(tx_data_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_239_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[13]  (
	.Q(tx_data_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_238_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[12]  (
	.Q(tx_data_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_252_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[11]  (
	.Q(tx_data_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_230_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[10]  (
	.Q(tx_data_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_215_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[9]  (
	.Q(tx_data_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_229_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[8]  (
	.Q(tx_data_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_362_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[7]  (
	.Q(tx_data_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(tx_data_5[7]),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[4]  (
	.Q(tx_addr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_199_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[3]  (
	.Q(tx_addr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_197_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[2]  (
	.Q(tx_addr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_391_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[1]  (
	.Q(tx_addr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_195_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[0]  (
	.Q(tx_addr_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_393_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[31]  (
	.Q(tx_data_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_141_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[30]  (
	.Q(tx_data_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_244_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[29]  (
	.Q(tx_data_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_243_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[28]  (
	.Q(tx_data_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_242_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[27]  (
	.Q(tx_data_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_231_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[26]  (
	.Q(tx_data_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_219_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[25]  (
	.Q(tx_data_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_260_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[24]  (
	.Q(tx_data_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_358_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[23]  (
	.Q(tx_data_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_218_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:186
  SLE \tx_data[22]  (
	.Q(tx_data_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_241_i),
	.EN(un1_OPB_WE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[19]  (
	.Q(tx_addr_Z[19]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_567),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[18]  (
	.Q(tx_addr_Z[18]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_568),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[17]  (
	.Q(tx_addr_Z[17]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_569),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[16]  (
	.Q(tx_addr_Z[16]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_570),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[15]  (
	.Q(tx_addr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_571),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[14]  (
	.Q(tx_addr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_572),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[13]  (
	.Q(tx_addr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_573),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[12]  (
	.Q(tx_addr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_574),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[11]  (
	.Q(tx_addr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_554),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[10]  (
	.Q(tx_addr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_553),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[9]  (
	.Q(tx_addr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_552),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[8]  (
	.Q(tx_addr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_575),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[7]  (
	.Q(tx_addr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_387_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[6]  (
	.Q(tx_addr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_228_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[5]  (
	.Q(tx_addr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_389_i),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[31]  (
	.Q(tx_addr_Z[31]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_555),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[30]  (
	.Q(tx_addr_Z[30]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_556),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[29]  (
	.Q(tx_addr_Z[29]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_557),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[28]  (
	.Q(tx_addr_Z[28]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_558),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[27]  (
	.Q(tx_addr_Z[27]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_559),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[26]  (
	.Q(tx_addr_Z[26]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_560),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[25]  (
	.Q(tx_addr_Z[25]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_561),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[24]  (
	.Q(tx_addr_Z[24]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_562),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[23]  (
	.Q(tx_addr_Z[23]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_563),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[22]  (
	.Q(tx_addr_Z[22]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_564),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[21]  (
	.Q(tx_addr_Z[21]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_565),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:171
  SLE \tx_addr[20]  (
	.Q(tx_addr_Z[20]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_566),
	.EN(un1_OPB_WE_3_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[2]  (
	.Q(TX_FIFO_DATA_FROM_OPB[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[1]  (
	.Q(TX_FIFO_DATA_FROM_OPB[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[0]  (
	.Q(TX_FIFO_DATA_FROM_OPB[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:135
  SLE \byte_cnt[3]  (
	.Q(byte_cnt_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_318_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:135
  SLE \byte_cnt[2]  (
	.Q(byte_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_316_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:135
  SLE \byte_cnt[1]  (
	.Q(byte_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_314_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:135
  SLE \byte_cnt[0]  (
	.Q(byte_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_312_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[7]  (
	.Q(TX_FIFO_DATA_FROM_OPB[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[6]  (
	.Q(TX_FIFO_DATA_FROM_OPB[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[5]  (
	.Q(TX_FIFO_DATA_FROM_OPB[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[4]  (
	.Q(TX_FIFO_DATA_FROM_OPB[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:203
  SLE \TX_FIFO_DATA[3]  (
	.Q(TX_FIFO_DATA_FROM_OPB[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(TX_FIFO_DATA_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:235
  ARI1 \timeout_cnt_cry_cy[0]  (
	.FCO(timeout_cnt_cry_cy),
	.S(timeout_cnt_cry_cy_S[0]),
	.Y(timeout_cnt_cry_cy_Y[0]),
	.B(state_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \timeout_cnt_cry_cy[0] .INIT=20'h45500;
// @21:235
  ARI1 \timeout_cnt_cry[0]  (
	.FCO(timeout_cnt_cry_Z[0]),
	.S(timeout_cnt_s[0]),
	.Y(timeout_cnt_cry_Y[0]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_cy)
);
defparam \timeout_cnt_cry[0] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[1]  (
	.FCO(timeout_cnt_cry_Z[1]),
	.S(timeout_cnt_s[1]),
	.Y(timeout_cnt_cry_Y[1]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[0])
);
defparam \timeout_cnt_cry[1] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[2]  (
	.FCO(timeout_cnt_cry_Z[2]),
	.S(timeout_cnt_s[2]),
	.Y(timeout_cnt_cry_Y[2]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[1])
);
defparam \timeout_cnt_cry[2] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[3]  (
	.FCO(timeout_cnt_cry_Z[3]),
	.S(timeout_cnt_s[3]),
	.Y(timeout_cnt_cry_Y[3]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[2])
);
defparam \timeout_cnt_cry[3] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[4]  (
	.FCO(timeout_cnt_cry_Z[4]),
	.S(timeout_cnt_s[4]),
	.Y(timeout_cnt_cry_Y[4]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[3])
);
defparam \timeout_cnt_cry[4] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[5]  (
	.FCO(timeout_cnt_cry_Z[5]),
	.S(timeout_cnt_s[5]),
	.Y(timeout_cnt_cry_Y[5]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[4])
);
defparam \timeout_cnt_cry[5] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_s[7]  (
	.FCO(timeout_cnt_s_FCO[7]),
	.S(timeout_cnt_s_Z[7]),
	.Y(timeout_cnt_s_Y[7]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[6])
);
defparam \timeout_cnt_s[7] .INIT=20'h44400;
// @21:235
  ARI1 \timeout_cnt_cry[6]  (
	.FCO(timeout_cnt_cry_Z[6]),
	.S(timeout_cnt_s[6]),
	.Y(timeout_cnt_cry_Y[6]),
	.B(state_Z[0]),
	.C(timeout_cnt_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(timeout_cnt_cry_Z[5])
);
defparam \timeout_cnt_cry[6] .INIT=20'h44400;
// @21:74
  CFG4 \state_ns_i_0_o3[0]  (
	.A(state_Z[1]),
	.B(state_Z[4]),
	.C(state_Z[3]),
	.D(state_Z[2]),
	.Y(state_ns_i_0_o3_Z[0])
);
defparam \state_ns_i_0_o3[0] .INIT=16'hFFFE;
// @21:74
  CFG2 \state_ns_0_a3_0_0[1]  (
	.A(state_Z[1]),
	.B(tx_fifo_full),
	.Y(state_ns_0_a3_0_0_Z[1])
);
defparam \state_ns_0_a3_0_0[1] .INIT=4'h8;
// @21:74
  CFG2 \state_ns_i_o3_1_0[6]  (
	.A(timeout_cnt_Z[3]),
	.B(timeout_cnt_Z[5]),
	.Y(state_ns_i_o3_1_0_Z[6])
);
defparam \state_ns_i_o3_1_0[6] .INIT=4'hE;
// @21:74
  CFG2 \state_ns_i_i_a3_0[4]  (
	.A(byte_cnt_Z[2]),
	.B(byte_cnt_Z[3]),
	.Y(state_ns_i_i_a3_0_Z[4])
);
defparam \state_ns_i_i_a3_0[4] .INIT=4'h4;
// @21:74
  CFG2 \state_ns_i_0_o2[3]  (
	.A(state_Z[3]),
	.B(state_Z[2]),
	.Y(N_508)
);
defparam \state_ns_i_0_o2[3] .INIT=4'hE;
// @21:86
  CFG2 next_state6_i_0_o2 (
	.A(OPB_WE),
	.B(OPB_RE),
	.Y(N_451)
);
defparam next_state6_i_0_o2.INIT=4'hE;
// @21:190
  CFG2 \tx_data_5_i_a2[10]  (
	.A(OPB_WE),
	.B(OPB_RE),
	.Y(N_873)
);
defparam \tx_data_5_i_a2[10] .INIT=4'h4;
// @21:207
  CFG2 \TX_FIFO_DATA_6_iv_0_a3[0]  (
	.A(state_Z[3]),
	.B(tx_data_Z[24]),
	.Y(N_796)
);
defparam \TX_FIFO_DATA_6_iv_0_a3[0] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[3]  (
	.A(state_Z[3]),
	.B(tx_data_Z[27]),
	.Y(N_794)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[3] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[4]  (
	.A(state_Z[3]),
	.B(tx_data_Z[28]),
	.Y(N_792)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[4] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[6]  (
	.A(state_Z[3]),
	.B(tx_data_Z[30]),
	.Y(N_788)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[6] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[1]  (
	.A(state_Z[3]),
	.B(tx_data_Z[25]),
	.Y(N_784)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[1] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[2]  (
	.A(state_Z[3]),
	.B(tx_data_Z[26]),
	.Y(N_782)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[2] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[7]  (
	.A(state_Z[3]),
	.B(tx_data_Z[31]),
	.Y(N_786)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[7] .INIT=4'h8;
// @21:207
  CFG2 \TX_FIFO_DATA_6_0_iv_0_a3[5]  (
	.A(state_Z[3]),
	.B(tx_data_Z[29]),
	.Y(N_790)
);
defparam \TX_FIFO_DATA_6_0_iv_0_a3[5] .INIT=4'h8;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[18]  (
	.A(MSSB_SRV_IN[18]),
	.B(LIFT_MOT_IN[18]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[18])
);
defparam \tx_data_5_i_a3_0_4[18] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[18]  (
	.A(MSSB_STN_IN[18]),
	.B(GANTRY_BRK3_RET_IN[18]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[18])
);
defparam \tx_data_5_i_a3_0_3[18] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[18]  (
	.A(GANTRY_MOT_IN[18]),
	.B(GANTRY_BRK2_RET_IN[18]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[18])
);
defparam \tx_data_5_i_a3_0_2[18] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[18]  (
	.A(GANTRY_BRK3_IN[18]),
	.B(GANTRY_BRK1_RET_IN[18]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[18])
);
defparam \tx_data_5_i_a3_0_1[18] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[18]  (
	.A(ILIM_DAC_IN[18]),
	.B(GANTRY_BRK2_IN[18]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[18])
);
defparam \tx_data_5_i_a3_0_0[18] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[15]  (
	.A(MSSB_SRV_IN[15]),
	.B(LIFT_MOT_IN[15]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[15])
);
defparam \tx_data_5_i_a3_0_5[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[15]  (
	.A(MSSB_STN_IN[15]),
	.B(GANTRY_BRK3_RET_IN[15]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[15])
);
defparam \tx_data_5_i_a3_0_4[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[15]  (
	.A(GANTRY_BRK3_IN[15]),
	.B(GANTRY_BRK2_RET_IN[15]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[15])
);
defparam \tx_data_5_i_a3_0_3[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[15]  (
	.A(GANTRY_BRK2_IN[15]),
	.B(GANTRY_BRK1_RET_IN[15]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[15])
);
defparam \tx_data_5_i_a3_0_2[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[15]  (
	.A(ILIM_DAC_IN[15]),
	.B(GANTRY_BRK1_IN[15]),
	.C(GANTRY_BRK1_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[15])
);
defparam \tx_data_5_i_a3_0_1[15] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[15]  (
	.A(OSC_CT_IN[15]),
	.B(ADC_IN_7),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[15])
);
defparam \tx_data_5_i_a3_0_0[15] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[23]  (
	.A(MSSB_SRV_IN[23]),
	.B(LIFT_MOT_IN[23]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[23])
);
defparam \tx_data_5_i_a3_0_4[23] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[23]  (
	.A(MSSB_STN_IN[23]),
	.B(GANTRY_BRK3_RET_IN[23]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[23])
);
defparam \tx_data_5_i_a3_0_3[23] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[23]  (
	.A(GANTRY_MOT_IN[23]),
	.B(GANTRY_BRK2_RET_IN[23]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[23])
);
defparam \tx_data_5_i_a3_0_2[23] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[23]  (
	.A(GANTRY_BRK3_IN[23]),
	.B(GANTRY_BRK1_RET_IN[23]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[23])
);
defparam \tx_data_5_i_a3_0_1[23] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[23]  (
	.A(ILIM_DAC_IN[23]),
	.B(GANTRY_BRK2_IN[23]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[23])
);
defparam \tx_data_5_i_a3_0_0[23] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[10]  (
	.A(MSSB_SRV_IN[10]),
	.B(LIFT_MOT_IN[10]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[10])
);
defparam \tx_data_5_i_a3_0_5[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[10]  (
	.A(MSSB_STN_IN[10]),
	.B(GANTRY_BRK3_RET_IN[10]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[10])
);
defparam \tx_data_5_i_a3_0_4[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[10]  (
	.A(GANTRY_BRK3_IN[10]),
	.B(GANTRY_BRK2_RET_IN[10]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[10])
);
defparam \tx_data_5_i_a3_0_3[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[10]  (
	.A(GANTRY_BRK2_IN[10]),
	.B(GANTRY_BRK1_RET_IN[10]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[10])
);
defparam \tx_data_5_i_a3_0_2[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[10]  (
	.A(ILIM_DAC_IN[10]),
	.B(GANTRY_BRK1_IN[10]),
	.C(GANTRY_BRK1_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[10])
);
defparam \tx_data_5_i_a3_0_1[10] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[10]  (
	.A(OSC_CT_IN[10]),
	.B(ADC_IN_2),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[10])
);
defparam \tx_data_5_i_a3_0_0[10] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[22]  (
	.A(MSSB_SRV_IN[22]),
	.B(LIFT_MOT_IN[22]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[22])
);
defparam \tx_data_5_i_a3_0_4[22] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[22]  (
	.A(MSSB_STN_IN[22]),
	.B(GANTRY_BRK3_RET_IN[22]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[22])
);
defparam \tx_data_5_i_a3_0_3[22] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[22]  (
	.A(GANTRY_MOT_IN[22]),
	.B(GANTRY_BRK2_RET_IN[22]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[22])
);
defparam \tx_data_5_i_a3_0_2[22] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[22]  (
	.A(GANTRY_BRK3_IN[22]),
	.B(GANTRY_BRK1_RET_IN[22]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[22])
);
defparam \tx_data_5_i_a3_0_1[22] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[22]  (
	.A(ILIM_DAC_IN[22]),
	.B(GANTRY_BRK2_IN[22]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[22])
);
defparam \tx_data_5_i_a3_0_0[22] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[12]  (
	.A(MSSB_SRV_IN[12]),
	.B(LIFT_MOT_IN[12]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[12])
);
defparam \tx_data_5_i_a3_0_5[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[12]  (
	.A(MSSB_STN_IN[12]),
	.B(GANTRY_BRK3_RET_IN[12]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[12])
);
defparam \tx_data_5_i_a3_0_4[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[12]  (
	.A(GANTRY_BRK3_IN[12]),
	.B(GANTRY_BRK2_RET_IN[12]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[12])
);
defparam \tx_data_5_i_a3_0_3[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[12]  (
	.A(GANTRY_BRK2_IN[12]),
	.B(GANTRY_BRK1_RET_IN[12]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[12])
);
defparam \tx_data_5_i_a3_0_2[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[12]  (
	.A(ILIM_DAC_IN[12]),
	.B(GANTRY_BRK1_IN[12]),
	.C(GANTRY_BRK1_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[12])
);
defparam \tx_data_5_i_a3_0_1[12] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[12]  (
	.A(OSC_CT_IN[12]),
	.B(ADC_IN_4),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[12])
);
defparam \tx_data_5_i_a3_0_0[12] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[16]  (
	.A(MSSB_SRV_IN[16]),
	.B(LIFT_MOT_IN[16]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[16])
);
defparam \tx_data_5_i_a3_0_4[16] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[16]  (
	.A(MSSB_STN_IN[16]),
	.B(GANTRY_BRK3_RET_IN[16]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[16])
);
defparam \tx_data_5_i_a3_0_3[16] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[16]  (
	.A(GANTRY_MOT_IN[16]),
	.B(GANTRY_BRK2_RET_IN[16]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[16])
);
defparam \tx_data_5_i_a3_0_2[16] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[16]  (
	.A(GANTRY_BRK3_IN[16]),
	.B(GANTRY_BRK1_RET_IN[16]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[16])
);
defparam \tx_data_5_i_a3_0_1[16] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[16]  (
	.A(ILIM_DAC_IN[16]),
	.B(GANTRY_BRK2_IN[16]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[16])
);
defparam \tx_data_5_i_a3_0_0[16] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[21]  (
	.A(MSSB_SRV_IN[21]),
	.B(LIFT_MOT_IN[21]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[21])
);
defparam \tx_data_5_i_a3_0_4[21] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[21]  (
	.A(MSSB_STN_IN[21]),
	.B(GANTRY_BRK3_RET_IN[21]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[21])
);
defparam \tx_data_5_i_a3_0_3[21] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[21]  (
	.A(GANTRY_MOT_IN[21]),
	.B(GANTRY_BRK2_RET_IN[21]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[21])
);
defparam \tx_data_5_i_a3_0_2[21] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[21]  (
	.A(GANTRY_BRK3_IN[21]),
	.B(GANTRY_BRK1_RET_IN[21]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[21])
);
defparam \tx_data_5_i_a3_0_1[21] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[21]  (
	.A(ILIM_DAC_IN[21]),
	.B(GANTRY_BRK2_IN[21]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[21])
);
defparam \tx_data_5_i_a3_0_0[21] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[11]  (
	.A(MSSB_SRV_IN[11]),
	.B(LIFT_MOT_IN[11]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[11])
);
defparam \tx_data_5_i_a3_0_5[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[11]  (
	.A(MSSB_STN_IN[11]),
	.B(GANTRY_BRK3_RET_IN[11]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[11])
);
defparam \tx_data_5_i_a3_0_4[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[11]  (
	.A(GANTRY_BRK3_IN[11]),
	.B(GANTRY_BRK2_RET_IN[11]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[11])
);
defparam \tx_data_5_i_a3_0_3[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[11]  (
	.A(GANTRY_BRK2_IN[11]),
	.B(GANTRY_BRK1_RET_IN[11]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[11])
);
defparam \tx_data_5_i_a3_0_2[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[11]  (
	.A(ILIM_DAC_IN[11]),
	.B(GANTRY_BRK1_IN[11]),
	.C(GANTRY_BRK1_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[11])
);
defparam \tx_data_5_i_a3_0_1[11] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[11]  (
	.A(OSC_CT_IN[11]),
	.B(ADC_IN_3),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[11])
);
defparam \tx_data_5_i_a3_0_0[11] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_4[19]  (
	.A(MSSB_SRV_IN[19]),
	.B(LIFT_MOT_IN[19]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_4_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_4[19] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_3[19]  (
	.A(MSSB_STN_IN[19]),
	.B(GANTRY_BRK3_RET_IN[19]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_3_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_3[19] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_2[19]  (
	.A(GANTRY_MOT_IN[19]),
	.B(GANTRY_BRK2_RET_IN[19]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_2_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_2[19] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_1[19]  (
	.A(GANTRY_BRK3_IN[19]),
	.B(GANTRY_BRK1_RET_IN[19]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_1_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_1[19] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_0[19]  (
	.A(ILIM_DAC_IN[19]),
	.B(GANTRY_BRK2_IN[19]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_0_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_0[19] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[17]  (
	.A(MSSB_SRV_IN[17]),
	.B(LIFT_MOT_IN[17]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[17])
);
defparam \tx_data_5_i_a3_0_4[17] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[17]  (
	.A(MSSB_STN_IN[17]),
	.B(GANTRY_BRK3_RET_IN[17]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[17])
);
defparam \tx_data_5_i_a3_0_3[17] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[17]  (
	.A(GANTRY_MOT_IN[17]),
	.B(GANTRY_BRK2_RET_IN[17]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[17])
);
defparam \tx_data_5_i_a3_0_2[17] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[17]  (
	.A(GANTRY_BRK3_IN[17]),
	.B(GANTRY_BRK1_RET_IN[17]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[17])
);
defparam \tx_data_5_i_a3_0_1[17] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[17]  (
	.A(ILIM_DAC_IN[17]),
	.B(GANTRY_BRK2_IN[17]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[17])
);
defparam \tx_data_5_i_a3_0_0[17] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[14]  (
	.A(MSSB_SRV_IN[14]),
	.B(LIFT_MOT_IN[14]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[14])
);
defparam \tx_data_5_i_a3_0_5[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[14]  (
	.A(MSSB_STN_IN[14]),
	.B(GANTRY_BRK3_RET_IN[14]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[14])
);
defparam \tx_data_5_i_a3_0_4[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[14]  (
	.A(GANTRY_BRK3_IN[14]),
	.B(GANTRY_BRK2_RET_IN[14]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[14])
);
defparam \tx_data_5_i_a3_0_3[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[14]  (
	.A(GANTRY_BRK2_IN[14]),
	.B(GANTRY_BRK1_RET_IN[14]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[14])
);
defparam \tx_data_5_i_a3_0_2[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[14]  (
	.A(ILIM_DAC_IN[14]),
	.B(GANTRY_BRK1_IN[14]),
	.C(GANTRY_BRK1_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[14])
);
defparam \tx_data_5_i_a3_0_1[14] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[14]  (
	.A(OSC_CT_IN[14]),
	.B(ADC_IN_6),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[14])
);
defparam \tx_data_5_i_a3_0_0[14] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[9]  (
	.A(MSSB_SRV_IN[9]),
	.B(LIFT_MOT_IN[9]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[9])
);
defparam \tx_data_5_i_a3_0_5[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[9]  (
	.A(MSSB_STN_IN[9]),
	.B(GANTRY_BRK3_RET_IN[9]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[9])
);
defparam \tx_data_5_i_a3_0_4[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[9]  (
	.A(GANTRY_BRK3_IN[9]),
	.B(GANTRY_BRK2_RET_IN[9]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[9])
);
defparam \tx_data_5_i_a3_0_3[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[9]  (
	.A(GANTRY_BRK2_IN[9]),
	.B(GANTRY_BRK1_RET_IN[9]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[9])
);
defparam \tx_data_5_i_a3_0_2[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[9]  (
	.A(ILIM_DAC_IN[9]),
	.B(GANTRY_BRK1_IN[9]),
	.C(GANTRY_BRK1_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[9])
);
defparam \tx_data_5_i_a3_0_1[9] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[9]  (
	.A(OSC_CT_IN[9]),
	.B(ADC_IN_1),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[9])
);
defparam \tx_data_5_i_a3_0_0[9] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_5[8]  (
	.A(MSSB_STN_IN[8]),
	.B(LIFT_MOT_IN[8]),
	.C(MSSB_STN_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_5_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_5[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_4[8]  (
	.A(MSSB_SRV_IN[8]),
	.B(GANTRY_BRK3_RET_IN[8]),
	.C(MSSB_SRV_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_4_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_4[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_3[8]  (
	.A(GANTRY_BRK3_IN[8]),
	.B(GANTRY_BRK2_RET_IN[8]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_3_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_3[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_2[8]  (
	.A(GANTRY_BRK2_IN[8]),
	.B(GANTRY_BRK1_RET_IN[8]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_2_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_2[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_1[8]  (
	.A(ILIM_DAC_IN[8]),
	.B(GANTRY_BRK1_IN[8]),
	.C(GANTRY_BRK1_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_1_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_1[8] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_0[8]  (
	.A(OSC_CT_IN[8]),
	.B(ADC_IN_0),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_0_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_0[8] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[20]  (
	.A(MSSB_SRV_IN[20]),
	.B(LIFT_MOT_IN[20]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[20])
);
defparam \tx_data_5_i_a3_0_4[20] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[20]  (
	.A(MSSB_STN_IN[20]),
	.B(GANTRY_BRK3_RET_IN[20]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[20])
);
defparam \tx_data_5_i_a3_0_3[20] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[20]  (
	.A(GANTRY_MOT_IN[20]),
	.B(GANTRY_BRK2_RET_IN[20]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[20])
);
defparam \tx_data_5_i_a3_0_2[20] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[20]  (
	.A(GANTRY_BRK3_IN[20]),
	.B(GANTRY_BRK1_RET_IN[20]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[20])
);
defparam \tx_data_5_i_a3_0_1[20] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[20]  (
	.A(ILIM_DAC_IN[20]),
	.B(GANTRY_BRK2_IN[20]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[20])
);
defparam \tx_data_5_i_a3_0_0[20] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[13]  (
	.A(MSSB_SRV_IN[13]),
	.B(LIFT_MOT_IN[13]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[13])
);
defparam \tx_data_5_i_a3_0_5[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[13]  (
	.A(MSSB_STN_IN[13]),
	.B(GANTRY_BRK3_RET_IN[13]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[13])
);
defparam \tx_data_5_i_a3_0_4[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[13]  (
	.A(GANTRY_BRK3_IN[13]),
	.B(GANTRY_BRK2_RET_IN[13]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[13])
);
defparam \tx_data_5_i_a3_0_3[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[13]  (
	.A(GANTRY_BRK2_IN[13]),
	.B(GANTRY_BRK1_RET_IN[13]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[13])
);
defparam \tx_data_5_i_a3_0_2[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[13]  (
	.A(ILIM_DAC_IN[13]),
	.B(GANTRY_BRK1_IN[13]),
	.C(GANTRY_BRK1_IF_RE_d1),
	.D(ILIM_DAC_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[13])
);
defparam \tx_data_5_i_a3_0_1[13] .INIT=16'h153F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[13]  (
	.A(OSC_CT_IN[13]),
	.B(ADC_IN_5),
	.C(COUNTER_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[13])
);
defparam \tx_data_5_i_a3_0_0[13] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_5[31]  (
	.A(GANTRY_BRK3_IN[31]),
	.B(GANTRY_BRK1_RET_IN[31]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_5_Z[31])
);
defparam \tx_data_5_i_a3_0_5[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[31]  (
	.A(GANTRY_BRK2_IN[31]),
	.B(GANTRY_BRK1_IN[31]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[31])
);
defparam \tx_data_5_i_a3_0_4[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[31]  (
	.A(MSSB_SRV_IN[31]),
	.B(LIFT_MOT_IN[31]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[31])
);
defparam \tx_data_5_i_a3_0_3[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[31]  (
	.A(GANTRY_MOT_IN[31]),
	.B(GANTRY_BRK3_RET_IN[31]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[31])
);
defparam \tx_data_5_i_a3_0_2[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[31]  (
	.A(MSSB_STN_IN[31]),
	.B(GANTRY_BRK2_RET_IN[31]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[31])
);
defparam \tx_data_5_i_a3_0_1[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[31]  (
	.A(EEP_IN_0),
	.B(ADC_IN_23),
	.C(EEP_RE_d1),
	.D(ADC_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[31])
);
defparam \tx_data_5_i_a3_0_0[31] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[27]  (
	.A(GANTRY_BRK2_IN[27]),
	.B(GANTRY_BRK1_RET_IN[27]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[27])
);
defparam \tx_data_5_i_a3_0_4[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[27]  (
	.A(MSSB_STN_IN[27]),
	.B(GANTRY_BRK1_IN[27]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[27])
);
defparam \tx_data_5_i_a3_0_3[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[27]  (
	.A(MSSB_SRV_IN[27]),
	.B(LIFT_MOT_IN[27]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[27])
);
defparam \tx_data_5_i_a3_0_2[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[27]  (
	.A(GANTRY_MOT_IN[27]),
	.B(GANTRY_BRK3_RET_IN[27]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[27])
);
defparam \tx_data_5_i_a3_0_1[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[27]  (
	.A(GANTRY_BRK3_IN[27]),
	.B(GANTRY_BRK2_RET_IN[27]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[27])
);
defparam \tx_data_5_i_a3_0_0[27] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[30]  (
	.A(GANTRY_BRK2_IN[30]),
	.B(GANTRY_BRK1_RET_IN[30]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[30])
);
defparam \tx_data_5_i_a3_0_4[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[30]  (
	.A(MSSB_STN_IN[30]),
	.B(GANTRY_BRK1_IN[30]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[30])
);
defparam \tx_data_5_i_a3_0_3[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[30]  (
	.A(MSSB_SRV_IN[30]),
	.B(LIFT_MOT_IN[30]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[30])
);
defparam \tx_data_5_i_a3_0_2[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[30]  (
	.A(GANTRY_MOT_IN[30]),
	.B(GANTRY_BRK3_RET_IN[30]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[30])
);
defparam \tx_data_5_i_a3_0_1[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[30]  (
	.A(GANTRY_BRK3_IN[30]),
	.B(GANTRY_BRK2_RET_IN[30]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[30])
);
defparam \tx_data_5_i_a3_0_0[30] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[29]  (
	.A(GANTRY_BRK2_IN[29]),
	.B(GANTRY_BRK1_RET_IN[29]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[29])
);
defparam \tx_data_5_i_a3_0_4[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[29]  (
	.A(MSSB_STN_IN[29]),
	.B(GANTRY_BRK1_IN[29]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[29])
);
defparam \tx_data_5_i_a3_0_3[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[29]  (
	.A(MSSB_SRV_IN[29]),
	.B(LIFT_MOT_IN[29]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[29])
);
defparam \tx_data_5_i_a3_0_2[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[29]  (
	.A(GANTRY_MOT_IN[29]),
	.B(GANTRY_BRK3_RET_IN[29]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[29])
);
defparam \tx_data_5_i_a3_0_1[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[29]  (
	.A(GANTRY_BRK3_IN[29]),
	.B(GANTRY_BRK2_RET_IN[29]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[29])
);
defparam \tx_data_5_i_a3_0_0[29] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[26]  (
	.A(GANTRY_BRK2_IN[26]),
	.B(GANTRY_BRK1_RET_IN[26]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[26])
);
defparam \tx_data_5_i_a3_0_4[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[26]  (
	.A(MSSB_STN_IN[26]),
	.B(GANTRY_BRK1_IN[26]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[26])
);
defparam \tx_data_5_i_a3_0_3[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[26]  (
	.A(MSSB_SRV_IN[26]),
	.B(LIFT_MOT_IN[26]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[26])
);
defparam \tx_data_5_i_a3_0_2[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[26]  (
	.A(GANTRY_MOT_IN[26]),
	.B(GANTRY_BRK3_RET_IN[26]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[26])
);
defparam \tx_data_5_i_a3_0_1[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[26]  (
	.A(GANTRY_BRK3_IN[26]),
	.B(GANTRY_BRK2_RET_IN[26]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[26])
);
defparam \tx_data_5_i_a3_0_0[26] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_4[24]  (
	.A(GANTRY_BRK2_IN[24]),
	.B(GANTRY_BRK1_RET_IN[24]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_4_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_4[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_3[24]  (
	.A(MSSB_STN_IN[24]),
	.B(GANTRY_BRK1_IN[24]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_3_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_3[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_2[24]  (
	.A(MSSB_SRV_IN[24]),
	.B(LIFT_MOT_IN[24]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_2_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_2[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_1[24]  (
	.A(GANTRY_MOT_IN[24]),
	.B(GANTRY_BRK3_RET_IN[24]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_1_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_1[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_0[24]  (
	.A(GANTRY_BRK3_IN[24]),
	.B(GANTRY_BRK2_RET_IN[24]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_m2_i_a3_0_0_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_0[24] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[28]  (
	.A(GANTRY_BRK2_IN[28]),
	.B(GANTRY_BRK1_RET_IN[28]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[28])
);
defparam \tx_data_5_i_a3_0_4[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[28]  (
	.A(MSSB_STN_IN[28]),
	.B(GANTRY_BRK1_IN[28]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[28])
);
defparam \tx_data_5_i_a3_0_3[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[28]  (
	.A(MSSB_SRV_IN[28]),
	.B(LIFT_MOT_IN[28]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[28])
);
defparam \tx_data_5_i_a3_0_2[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[28]  (
	.A(GANTRY_MOT_IN[28]),
	.B(GANTRY_BRK3_RET_IN[28]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[28])
);
defparam \tx_data_5_i_a3_0_1[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[28]  (
	.A(GANTRY_BRK3_IN[28]),
	.B(GANTRY_BRK2_RET_IN[28]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[28])
);
defparam \tx_data_5_i_a3_0_0[28] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_4[25]  (
	.A(GANTRY_BRK2_IN[25]),
	.B(GANTRY_BRK1_RET_IN[25]),
	.C(GANTRY_BRK2_IF_RE_d1),
	.D(GANTRY_BRK1_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_4_Z[25])
);
defparam \tx_data_5_i_a3_0_4[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_3[25]  (
	.A(MSSB_STN_IN[25]),
	.B(GANTRY_BRK1_IN[25]),
	.C(MSSB_STN_RE_d1),
	.D(GANTRY_BRK1_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_3_Z[25])
);
defparam \tx_data_5_i_a3_0_3[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_2[25]  (
	.A(MSSB_SRV_IN[25]),
	.B(LIFT_MOT_IN[25]),
	.C(MSSB_SRV_RE_d1),
	.D(LIFT_MOT_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_2_Z[25])
);
defparam \tx_data_5_i_a3_0_2[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_1[25]  (
	.A(GANTRY_MOT_IN[25]),
	.B(GANTRY_BRK3_RET_IN[25]),
	.C(GANTRY_MOT_IF_RE_d1),
	.D(GANTRY_BRK3_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_1_Z[25])
);
defparam \tx_data_5_i_a3_0_1[25] .INIT=16'h135F;
// @21:190
  CFG4 \tx_data_5_i_a3_0_0[25]  (
	.A(GANTRY_BRK3_IN[25]),
	.B(GANTRY_BRK2_RET_IN[25]),
	.C(GANTRY_BRK3_IF_RE_d1),
	.D(GANTRY_BRK2_RET_IF_RE_d1),
	.Y(tx_data_5_i_a3_0_0_Z[25])
);
defparam \tx_data_5_i_a3_0_0[25] .INIT=16'h135F;
// @21:207
  CFG4 \TX_FIFO_DATA_6_iv_0_0[0]  (
	.A(tx_tail_Z[0]),
	.B(tx_header_Z[0]),
	.C(state_Z[4]),
	.D(state_Z[1]),
	.Y(TX_FIFO_DATA_6_iv_0_0_Z[0])
);
defparam \TX_FIFO_DATA_6_iv_0_0[0] .INIT=16'hECA0;
// @21:74
  CFG3 \state_ns_i_0_o2_1[3]  (
	.A(byte_cnt_Z[0]),
	.B(tx_fifo_full),
	.C(byte_cnt_Z[1]),
	.Y(N_510)
);
defparam \state_ns_i_0_o2_1[3] .INIT=8'hFE;
// @21:139
  CFG3 \byte_cnt_4_i_o2[2]  (
	.A(byte_cnt_Z[0]),
	.B(tx_fifo_full),
	.C(byte_cnt_Z[1]),
	.Y(N_488)
);
defparam \byte_cnt_4_i_o2[2] .INIT=8'hDF;
// @21:190
  CFG2 \tx_data_5_i_m2_i_a3_1[8]  (
	.A(N_451),
	.B(tx_data_Z[0]),
	.Y(N_828)
);
defparam \tx_data_5_i_m2_i_a3_1[8] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_m2_i_a3_1[24]  (
	.A(N_451),
	.B(tx_data_Z[16]),
	.Y(N_822)
);
defparam \tx_data_5_i_m2_i_a3_1[24] .INIT=4'h1;
// @21:74
  CFG3 \state_ns_i_0_a3[2]  (
	.A(state_Z[2]),
	.B(tx_fifo_full),
	.C(state_Z[1]),
	.Y(N_801)
);
defparam \state_ns_i_0_a3[2] .INIT=8'h45;
// @21:190
  CFG2 \tx_data_5_i_a3_1[25]  (
	.A(N_451),
	.B(tx_data_Z[17]),
	.Y(N_735)
);
defparam \tx_data_5_i_a3_1[25] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[15]  (
	.A(N_451),
	.B(tx_data_Z[7]),
	.Y(N_726)
);
defparam \tx_data_5_i_a3_1[15] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[12]  (
	.A(N_451),
	.B(tx_data_Z[4]),
	.Y(N_723)
);
defparam \tx_data_5_i_a3_1[12] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[30]  (
	.A(N_451),
	.B(tx_data_Z[22]),
	.Y(N_700)
);
defparam \tx_data_5_i_a3_1[30] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[29]  (
	.A(N_451),
	.B(tx_data_Z[21]),
	.Y(N_697)
);
defparam \tx_data_5_i_a3_1[29] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[28]  (
	.A(N_451),
	.B(tx_data_Z[20]),
	.Y(N_694)
);
defparam \tx_data_5_i_a3_1[28] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[14]  (
	.A(N_451),
	.B(tx_data_Z[6]),
	.Y(N_685)
);
defparam \tx_data_5_i_a3_1[14] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[13]  (
	.A(N_451),
	.B(tx_data_Z[5]),
	.Y(N_682)
);
defparam \tx_data_5_i_a3_1[13] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[27]  (
	.A(N_451),
	.B(tx_data_Z[19]),
	.Y(N_673)
);
defparam \tx_data_5_i_a3_1[27] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[11]  (
	.A(N_451),
	.B(tx_data_Z[3]),
	.Y(N_670)
);
defparam \tx_data_5_i_a3_1[11] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[9]  (
	.A(N_451),
	.B(tx_data_Z[1]),
	.Y(N_667)
);
defparam \tx_data_5_i_a3_1[9] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[31]  (
	.A(N_451),
	.B(tx_data_Z[23]),
	.Y(N_650)
);
defparam \tx_data_5_i_a3_1[31] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[26]  (
	.A(N_451),
	.B(tx_data_Z[18]),
	.Y(N_647)
);
defparam \tx_data_5_i_a3_1[26] .INIT=4'h1;
// @21:190
  CFG2 \tx_data_5_i_a3_1[10]  (
	.A(N_451),
	.B(tx_data_Z[2]),
	.Y(N_635)
);
defparam \tx_data_5_i_a3_1[10] .INIT=4'h1;
// @21:175
  CFG3 \tx_addr_4_i_m2[8]  (
	.A(N_451),
	.B(tx_addr_Z[0]),
	.C(OPB_ADDR[8]),
	.Y(N_575)
);
defparam \tx_addr_4_i_m2[8] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[12]  (
	.A(N_451),
	.B(tx_addr_Z[4]),
	.C(OPB_ADDR[12]),
	.Y(N_574)
);
defparam \tx_addr_4_i_m2[12] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[13]  (
	.A(N_451),
	.B(tx_addr_Z[5]),
	.C(OPB_ADDR[13]),
	.Y(N_573)
);
defparam \tx_addr_4_i_m2[13] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[14]  (
	.A(N_451),
	.B(tx_addr_Z[6]),
	.C(OPB_ADDR[14]),
	.Y(N_572)
);
defparam \tx_addr_4_i_m2[14] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[15]  (
	.A(N_451),
	.B(tx_addr_Z[7]),
	.C(OPB_ADDR[15]),
	.Y(N_571)
);
defparam \tx_addr_4_i_m2[15] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[16]  (
	.A(N_451),
	.B(tx_addr_Z[8]),
	.C(OPB_ADDR[16]),
	.Y(N_570)
);
defparam \tx_addr_4_i_m2[16] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[17]  (
	.A(N_451),
	.B(tx_addr_Z[9]),
	.C(OPB_ADDR[17]),
	.Y(N_569)
);
defparam \tx_addr_4_i_m2[17] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[18]  (
	.A(N_451),
	.B(tx_addr_Z[10]),
	.C(OPB_ADDR[18]),
	.Y(N_568)
);
defparam \tx_addr_4_i_m2[18] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[19]  (
	.A(N_451),
	.B(tx_addr_Z[11]),
	.C(OPB_ADDR[19]),
	.Y(N_567)
);
defparam \tx_addr_4_i_m2[19] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[20]  (
	.A(N_451),
	.B(tx_addr_Z[12]),
	.C(OPB_ADDR[20]),
	.Y(N_566)
);
defparam \tx_addr_4_i_m2[20] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[21]  (
	.A(N_451),
	.B(tx_addr_Z[13]),
	.C(OPB_ADDR[21]),
	.Y(N_565)
);
defparam \tx_addr_4_i_m2[21] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[22]  (
	.A(N_451),
	.B(tx_addr_Z[14]),
	.C(OPB_ADDR[22]),
	.Y(N_564)
);
defparam \tx_addr_4_i_m2[22] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[23]  (
	.A(N_451),
	.B(tx_addr_Z[15]),
	.C(OPB_ADDR[23]),
	.Y(N_563)
);
defparam \tx_addr_4_i_m2[23] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[24]  (
	.A(N_451),
	.B(tx_addr_Z[16]),
	.C(OPB_ADDR[24]),
	.Y(N_562)
);
defparam \tx_addr_4_i_m2[24] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[25]  (
	.A(N_451),
	.B(tx_addr_Z[17]),
	.C(OPB_ADDR[25]),
	.Y(N_561)
);
defparam \tx_addr_4_i_m2[25] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[26]  (
	.A(N_451),
	.B(tx_addr_Z[18]),
	.C(OPB_ADDR[26]),
	.Y(N_560)
);
defparam \tx_addr_4_i_m2[26] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[27]  (
	.A(N_451),
	.B(tx_addr_Z[19]),
	.C(OPB_ADDR[27]),
	.Y(N_559)
);
defparam \tx_addr_4_i_m2[27] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[28]  (
	.A(N_451),
	.B(tx_addr_Z[20]),
	.C(OPB_ADDR[28]),
	.Y(N_558)
);
defparam \tx_addr_4_i_m2[28] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[29]  (
	.A(N_451),
	.B(tx_addr_Z[21]),
	.C(OPB_ADDR[29]),
	.Y(N_557)
);
defparam \tx_addr_4_i_m2[29] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[30]  (
	.A(N_451),
	.B(tx_addr_Z[22]),
	.C(OPB_ADDR[30]),
	.Y(N_556)
);
defparam \tx_addr_4_i_m2[30] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[31]  (
	.A(N_451),
	.B(tx_addr_Z[23]),
	.C(OPB_ADDR[31]),
	.Y(N_555)
);
defparam \tx_addr_4_i_m2[31] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[11]  (
	.A(N_451),
	.B(tx_addr_Z[3]),
	.C(OPB_ADDR[11]),
	.Y(N_554)
);
defparam \tx_addr_4_i_m2[11] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[10]  (
	.A(N_451),
	.B(tx_addr_Z[2]),
	.C(OPB_ADDR[10]),
	.Y(N_553)
);
defparam \tx_addr_4_i_m2[10] .INIT=8'hE4;
// @21:175
  CFG3 \tx_addr_4_i_m2[9]  (
	.A(N_451),
	.B(tx_addr_Z[1]),
	.C(OPB_ADDR[9]),
	.Y(N_552)
);
defparam \tx_addr_4_i_m2[9] .INIT=8'hE4;
// @21:190
  CFG4 \tx_data_5_i_0[17]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[9]),
	.D(OPB_DO[17]),
	.Y(tx_data_5_i_0_Z[17])
);
defparam \tx_data_5_i_0[17] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_m2_i_0[19]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[11]),
	.D(OPB_DO[19]),
	.Y(tx_data_5_i_m2_i_0_Z[19])
);
defparam \tx_data_5_i_m2_i_0[19] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[18]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[10]),
	.D(OPB_DO[18]),
	.Y(tx_data_5_i_0_Z[18])
);
defparam \tx_data_5_i_0[18] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[22]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[14]),
	.D(OPB_DO[22]),
	.Y(tx_data_5_i_0_Z[22])
);
defparam \tx_data_5_i_0[22] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[23]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[15]),
	.D(OPB_DO[23]),
	.Y(tx_data_5_i_0_Z[23])
);
defparam \tx_data_5_i_0[23] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[20]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[12]),
	.D(OPB_DO[20]),
	.Y(tx_data_5_i_0_Z[20])
);
defparam \tx_data_5_i_0[20] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[21]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[13]),
	.D(OPB_DO[21]),
	.Y(tx_data_5_i_0_Z[21])
);
defparam \tx_data_5_i_0[21] .INIT=16'h03AB;
// @21:190
  CFG4 \tx_data_5_i_0[16]  (
	.A(OPB_WE),
	.B(N_451),
	.C(tx_data_Z[8]),
	.D(OPB_DO[16]),
	.Y(tx_data_5_i_0_Z[16])
);
defparam \tx_data_5_i_0[16] .INIT=16'h03AB;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[18]  (
	.A(GANTRY_BRK1_IN[18]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[18]),
	.Y(tx_data_5_i_a3_0_5_Z[18])
);
defparam \tx_data_5_i_a3_0_5[18] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[23]  (
	.A(GANTRY_BRK1_IN[23]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[23]),
	.Y(tx_data_5_i_a3_0_5_Z[23])
);
defparam \tx_data_5_i_a3_0_5[23] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[22]  (
	.A(GANTRY_BRK1_IN[22]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[22]),
	.Y(tx_data_5_i_a3_0_5_Z[22])
);
defparam \tx_data_5_i_a3_0_5[22] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[16]  (
	.A(GANTRY_BRK1_IN[16]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[16]),
	.Y(tx_data_5_i_a3_0_5_Z[16])
);
defparam \tx_data_5_i_a3_0_5[16] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[21]  (
	.A(GANTRY_BRK1_IN[21]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[21]),
	.Y(tx_data_5_i_a3_0_5_Z[21])
);
defparam \tx_data_5_i_a3_0_5[21] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_m2_i_a3_0_5[19]  (
	.A(GANTRY_BRK1_IN[19]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_m2_i_a3_0_0_Z[19]),
	.Y(tx_data_5_i_m2_i_a3_0_5_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_5[19] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[17]  (
	.A(GANTRY_BRK1_IN[17]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[17]),
	.Y(tx_data_5_i_a3_0_5_Z[17])
);
defparam \tx_data_5_i_a3_0_5[17] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_5[20]  (
	.A(GANTRY_BRK1_IN[20]),
	.B(GANTRY_BRK1_IF_RE_d1),
	.C(tx_data_5_i_a3_0_0_Z[20]),
	.Y(tx_data_5_i_a3_0_5_Z[20])
);
defparam \tx_data_5_i_a3_0_5[20] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_9[31]  (
	.A(SP_IN_23),
	.B(un1_SP1_RE_d1),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_9_Z[31])
);
defparam \tx_data_5_i_a3_0_9[31] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[27]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_19),
	.C(tx_data_5_i_a3_0_4_Z[27]),
	.Y(tx_data_5_i_a3_0_7_Z[27])
);
defparam \tx_data_5_i_a3_0_7[27] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[30]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_22),
	.C(tx_data_5_i_a3_0_4_Z[30]),
	.Y(tx_data_5_i_a3_0_7_Z[30])
);
defparam \tx_data_5_i_a3_0_7[30] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[29]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_21),
	.C(tx_data_5_i_a3_0_4_Z[29]),
	.Y(tx_data_5_i_a3_0_7_Z[29])
);
defparam \tx_data_5_i_a3_0_7[29] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[26]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_18),
	.C(tx_data_5_i_a3_0_4_Z[26]),
	.Y(tx_data_5_i_a3_0_7_Z[26])
);
defparam \tx_data_5_i_a3_0_7[26] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_m2_i_a3_0_7[24]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_16),
	.C(tx_data_5_i_m2_i_a3_0_4_Z[24]),
	.Y(tx_data_5_i_m2_i_a3_0_7_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_7[24] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[28]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_20),
	.C(tx_data_5_i_a3_0_4_Z[28]),
	.Y(tx_data_5_i_a3_0_7_Z[28])
);
defparam \tx_data_5_i_a3_0_7[28] .INIT=8'h70;
// @21:190
  CFG3 \tx_data_5_i_a3_0_7[25]  (
	.A(un1_SP1_RE_d1),
	.B(SP_IN_17),
	.C(tx_data_5_i_a3_0_4_Z[25]),
	.Y(tx_data_5_i_a3_0_7_Z[25])
);
defparam \tx_data_5_i_a3_0_7[25] .INIT=8'h70;
// @21:207
  CFG4 \TX_FIFO_DATA_6_iv_0[0]  (
	.A(state_Z[2]),
	.B(tx_addr_Z[24]),
	.C(TX_FIFO_DATA_6_iv_0_0_Z[0]),
	.D(N_796),
	.Y(TX_FIFO_DATA_6[0])
);
defparam \TX_FIFO_DATA_6_iv_0[0] .INIT=16'hFFF8;
// @21:74
  CFG3 \state_ns_i_0_o2_0[3]  (
	.A(byte_cnt_Z[3]),
	.B(byte_cnt_Z[2]),
	.C(N_510),
	.Y(N_576)
);
defparam \state_ns_i_0_o2_0[3] .INIT=8'hFB;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[1]  (
	.A(tx_addr_Z[25]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_784),
	.Y(TX_FIFO_DATA_6[1])
);
defparam \TX_FIFO_DATA_6_0_iv_0[1] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[6]  (
	.A(tx_addr_Z[30]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_788),
	.Y(TX_FIFO_DATA_6[6])
);
defparam \TX_FIFO_DATA_6_0_iv_0[6] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[4]  (
	.A(tx_addr_Z[28]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_792),
	.Y(TX_FIFO_DATA_6[4])
);
defparam \TX_FIFO_DATA_6_0_iv_0[4] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[3]  (
	.A(tx_addr_Z[27]),
	.B(state_Z[1]),
	.C(state_Z[2]),
	.D(N_794),
	.Y(TX_FIFO_DATA_6[3])
);
defparam \TX_FIFO_DATA_6_0_iv_0[3] .INIT=16'hFFEC;
// @21:242
  CFG4 timeout_cnt12lto7 (
	.A(timeout_cnt_Z[7]),
	.B(timeout_cnt_Z[6]),
	.C(timeout_cnt_Z[4]),
	.D(state_ns_i_o3_1_0_Z[6]),
	.Y(timeout_cnt12)
);
defparam timeout_cnt12lto7.INIT=16'h777F;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[5]  (
	.A(tx_addr_Z[29]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_790),
	.Y(TX_FIFO_DATA_6[5])
);
defparam \TX_FIFO_DATA_6_0_iv_0[5] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[7]  (
	.A(tx_addr_Z[31]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_786),
	.Y(TX_FIFO_DATA_6[7])
);
defparam \TX_FIFO_DATA_6_0_iv_0[7] .INIT=16'hFFEC;
// @21:207
  CFG4 \TX_FIFO_DATA_6_0_iv_0[2]  (
	.A(tx_addr_Z[26]),
	.B(state_Z[4]),
	.C(state_Z[2]),
	.D(N_782),
	.Y(TX_FIFO_DATA_6[2])
);
defparam \TX_FIFO_DATA_6_0_iv_0[2] .INIT=16'hFFEC;
// @21:186
  CFG2 \state_RNIET7S8[3]  (
	.A(N_451),
	.B(state_Z[3]),
	.Y(un1_OPB_WE_2_i)
);
defparam \state_RNIET7S8[3] .INIT=4'hE;
// @21:171
  CFG2 \state_RNIDS7S8[2]  (
	.A(N_451),
	.B(state_Z[2]),
	.Y(un1_OPB_WE_3_i)
);
defparam \state_RNIDS7S8[2] .INIT=4'hE;
// @21:171
  CFG2 \tx_addr_RNO[4]  (
	.A(N_451),
	.B(OPB_ADDR[4]),
	.Y(N_199_i)
);
defparam \tx_addr_RNO[4] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[3]  (
	.A(N_451),
	.B(OPB_ADDR[3]),
	.Y(N_197_i)
);
defparam \tx_addr_RNO[3] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[2]  (
	.A(N_451),
	.B(OPB_ADDR[2]),
	.Y(N_391_i)
);
defparam \tx_addr_RNO[2] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[1]  (
	.A(N_451),
	.B(OPB_ADDR[1]),
	.Y(N_195_i)
);
defparam \tx_addr_RNO[1] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[0]  (
	.A(N_451),
	.B(OPB_ADDR[0]),
	.Y(N_393_i)
);
defparam \tx_addr_RNO[0] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[7]  (
	.A(N_451),
	.B(OPB_ADDR[7]),
	.Y(N_387_i)
);
defparam \tx_addr_RNO[7] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[6]  (
	.A(N_451),
	.B(OPB_ADDR[6]),
	.Y(N_228_i)
);
defparam \tx_addr_RNO[6] .INIT=4'h8;
// @21:171
  CFG2 \tx_addr_RNO[5]  (
	.A(N_451),
	.B(OPB_ADDR[5]),
	.Y(N_389_i)
);
defparam \tx_addr_RNO[5] .INIT=4'h8;
// @21:135
  CFG3 \byte_cnt_RNO[0]  (
	.A(tx_fifo_full),
	.B(state_ns_i_0_o3_Z[0]),
	.C(byte_cnt_Z[0]),
	.Y(N_312_i)
);
defparam \byte_cnt_RNO[0] .INIT=8'h84;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[18]  (
	.A(tx_data_5_i_a3_0_3_Z[18]),
	.B(N_873),
	.C(SP_IN_m[18]),
	.D(tx_data_5_i_a3_0_4_Z[18]),
	.Y(tx_data_5_i_a3_0_10_Z[18])
);
defparam \tx_data_5_i_a3_0_10[18] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[15]  (
	.A(tx_data_5_i_a3_0_3_Z[15]),
	.B(tx_data_5_i_a3_0_2_Z[15]),
	.C(tx_data_5_i_a3_0_1_Z[15]),
	.D(tx_data_5_i_a3_0_4_Z[15]),
	.Y(tx_data_5_i_a3_0_11_Z[15])
);
defparam \tx_data_5_i_a3_0_11[15] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[15]  (
	.A(GANTRY_MOT_IF_RE_d1),
	.B(GANTRY_MOT_IN[15]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[15]),
	.Y(tx_data_5_i_a3_0_10_Z[15])
);
defparam \tx_data_5_i_a3_0_10[15] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[23]  (
	.A(tx_data_5_i_a3_0_3_Z[23]),
	.B(N_873),
	.C(SP_IN_m[23]),
	.D(tx_data_5_i_a3_0_4_Z[23]),
	.Y(tx_data_5_i_a3_0_10_Z[23])
);
defparam \tx_data_5_i_a3_0_10[23] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[10]  (
	.A(tx_data_5_i_a3_0_3_Z[10]),
	.B(tx_data_5_i_a3_0_2_Z[10]),
	.C(tx_data_5_i_a3_0_1_Z[10]),
	.D(tx_data_5_i_a3_0_4_Z[10]),
	.Y(tx_data_5_i_a3_0_11_Z[10])
);
defparam \tx_data_5_i_a3_0_11[10] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[10]  (
	.A(GANTRY_MOT_IF_RE_d1),
	.B(GANTRY_MOT_IN[10]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[10]),
	.Y(tx_data_5_i_a3_0_10_Z[10])
);
defparam \tx_data_5_i_a3_0_10[10] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[22]  (
	.A(tx_data_5_i_a3_0_3_Z[22]),
	.B(N_873),
	.C(SP_IN_m[22]),
	.D(tx_data_5_i_a3_0_4_Z[22]),
	.Y(tx_data_5_i_a3_0_10_Z[22])
);
defparam \tx_data_5_i_a3_0_10[22] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[12]  (
	.A(tx_data_5_i_a3_0_3_Z[12]),
	.B(tx_data_5_i_a3_0_2_Z[12]),
	.C(tx_data_5_i_a3_0_1_Z[12]),
	.D(tx_data_5_i_a3_0_4_Z[12]),
	.Y(tx_data_5_i_a3_0_11_Z[12])
);
defparam \tx_data_5_i_a3_0_11[12] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[12]  (
	.A(GANTRY_MOT_IF_RE_d1),
	.B(GANTRY_MOT_IN[12]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[12]),
	.Y(tx_data_5_i_a3_0_10_Z[12])
);
defparam \tx_data_5_i_a3_0_10[12] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[16]  (
	.A(tx_data_5_i_a3_0_3_Z[16]),
	.B(N_873),
	.C(SP_IN_m[16]),
	.D(tx_data_5_i_a3_0_4_Z[16]),
	.Y(tx_data_5_i_a3_0_10_Z[16])
);
defparam \tx_data_5_i_a3_0_10[16] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[21]  (
	.A(tx_data_5_i_a3_0_3_Z[21]),
	.B(N_873),
	.C(SP_IN_m[21]),
	.D(tx_data_5_i_a3_0_4_Z[21]),
	.Y(tx_data_5_i_a3_0_10_Z[21])
);
defparam \tx_data_5_i_a3_0_10[21] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[11]  (
	.A(tx_data_5_i_a3_0_3_Z[11]),
	.B(tx_data_5_i_a3_0_2_Z[11]),
	.C(tx_data_5_i_a3_0_1_Z[11]),
	.D(tx_data_5_i_a3_0_4_Z[11]),
	.Y(tx_data_5_i_a3_0_11_Z[11])
);
defparam \tx_data_5_i_a3_0_11[11] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[11]  (
	.A(GANTRY_MOT_IF_RE_d1),
	.B(GANTRY_MOT_IN[11]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[11]),
	.Y(tx_data_5_i_a3_0_10_Z[11])
);
defparam \tx_data_5_i_a3_0_10[11] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_10[19]  (
	.A(tx_data_5_i_m2_i_a3_0_3_Z[19]),
	.B(N_873),
	.C(SP_IN_m[19]),
	.D(tx_data_5_i_m2_i_a3_0_4_Z[19]),
	.Y(tx_data_5_i_m2_i_a3_0_10_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_10[19] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[17]  (
	.A(tx_data_5_i_a3_0_3_Z[17]),
	.B(N_873),
	.C(SP_IN_m[17]),
	.D(tx_data_5_i_a3_0_4_Z[17]),
	.Y(tx_data_5_i_a3_0_10_Z[17])
);
defparam \tx_data_5_i_a3_0_10[17] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[14]  (
	.A(tx_data_5_i_a3_0_3_Z[14]),
	.B(tx_data_5_i_a3_0_2_Z[14]),
	.C(tx_data_5_i_a3_0_1_Z[14]),
	.D(tx_data_5_i_a3_0_4_Z[14]),
	.Y(tx_data_5_i_a3_0_11_Z[14])
);
defparam \tx_data_5_i_a3_0_11[14] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[14]  (
	.A(GANTRY_MOT_IF_RE_d1),
	.B(GANTRY_MOT_IN[14]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[14]),
	.Y(tx_data_5_i_a3_0_10_Z[14])
);
defparam \tx_data_5_i_a3_0_10[14] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[9]  (
	.A(tx_data_5_i_a3_0_3_Z[9]),
	.B(tx_data_5_i_a3_0_2_Z[9]),
	.C(tx_data_5_i_a3_0_1_Z[9]),
	.D(tx_data_5_i_a3_0_4_Z[9]),
	.Y(tx_data_5_i_a3_0_11_Z[9])
);
defparam \tx_data_5_i_a3_0_11[9] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[9]  (
	.A(GANTRY_MOT_IF_RE_d1),
	.B(GANTRY_MOT_IN[9]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[9]),
	.Y(tx_data_5_i_a3_0_10_Z[9])
);
defparam \tx_data_5_i_a3_0_10[9] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_11[8]  (
	.A(tx_data_5_i_m2_i_a3_0_3_Z[8]),
	.B(tx_data_5_i_m2_i_a3_0_2_Z[8]),
	.C(tx_data_5_i_m2_i_a3_0_1_Z[8]),
	.D(tx_data_5_i_m2_i_a3_0_4_Z[8]),
	.Y(tx_data_5_i_m2_i_a3_0_11_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_11[8] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_10[8]  (
	.A(GANTRY_MOT_IF_RE_d1),
	.B(GANTRY_MOT_IN[8]),
	.C(N_873),
	.D(tx_data_5_i_m2_i_a3_0_0_Z[8]),
	.Y(tx_data_5_i_m2_i_a3_0_10_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_10[8] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[20]  (
	.A(tx_data_5_i_a3_0_3_Z[20]),
	.B(N_873),
	.C(SP_IN_m[20]),
	.D(tx_data_5_i_a3_0_4_Z[20]),
	.Y(tx_data_5_i_a3_0_10_Z[20])
);
defparam \tx_data_5_i_a3_0_10[20] .INIT=16'h0800;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[13]  (
	.A(tx_data_5_i_a3_0_3_Z[13]),
	.B(tx_data_5_i_a3_0_2_Z[13]),
	.C(tx_data_5_i_a3_0_1_Z[13]),
	.D(tx_data_5_i_a3_0_4_Z[13]),
	.Y(tx_data_5_i_a3_0_11_Z[13])
);
defparam \tx_data_5_i_a3_0_11[13] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[13]  (
	.A(GANTRY_MOT_IF_RE_d1),
	.B(GANTRY_MOT_IN[13]),
	.C(N_873),
	.D(tx_data_5_i_a3_0_0_Z[13]),
	.Y(tx_data_5_i_a3_0_10_Z[13])
);
defparam \tx_data_5_i_a3_0_10[13] .INIT=16'h7000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_10[31]  (
	.A(tx_data_5_i_a3_0_2_Z[31]),
	.B(tx_data_5_i_a3_0_1_Z[31]),
	.C(tx_data_5_i_a3_0_0_Z[31]),
	.D(tx_data_5_i_a3_0_3_Z[31]),
	.Y(tx_data_5_i_a3_0_10_Z[31])
);
defparam \tx_data_5_i_a3_0_10[31] .INIT=16'h8000;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[27]  (
	.A(tx_data_5_i_a3_0_1_Z[27]),
	.B(tx_data_5_i_a3_0_0_Z[27]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[27])
);
defparam \tx_data_5_i_a3_0_8[27] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[30]  (
	.A(tx_data_5_i_a3_0_1_Z[30]),
	.B(tx_data_5_i_a3_0_0_Z[30]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[30])
);
defparam \tx_data_5_i_a3_0_8[30] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[29]  (
	.A(tx_data_5_i_a3_0_1_Z[29]),
	.B(tx_data_5_i_a3_0_0_Z[29]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[29])
);
defparam \tx_data_5_i_a3_0_8[29] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[26]  (
	.A(tx_data_5_i_a3_0_1_Z[26]),
	.B(tx_data_5_i_a3_0_0_Z[26]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[26])
);
defparam \tx_data_5_i_a3_0_8[26] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_m2_i_a3_0_8[24]  (
	.A(tx_data_5_i_m2_i_a3_0_1_Z[24]),
	.B(tx_data_5_i_m2_i_a3_0_0_Z[24]),
	.C(N_873),
	.Y(tx_data_5_i_m2_i_a3_0_8_Z[24])
);
defparam \tx_data_5_i_m2_i_a3_0_8[24] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[28]  (
	.A(tx_data_5_i_a3_0_1_Z[28]),
	.B(tx_data_5_i_a3_0_0_Z[28]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[28])
);
defparam \tx_data_5_i_a3_0_8[28] .INIT=8'h80;
// @21:190
  CFG3 \tx_data_5_i_a3_0_8[25]  (
	.A(tx_data_5_i_a3_0_1_Z[25]),
	.B(tx_data_5_i_a3_0_0_Z[25]),
	.C(N_873),
	.Y(tx_data_5_i_a3_0_8_Z[25])
);
defparam \tx_data_5_i_a3_0_8[25] .INIT=8'h80;
// @21:74
  CFG4 \state_ns_i_i_a3[4]  (
	.A(timeout_cnt12),
	.B(N_510),
	.C(state_Z[3]),
	.D(state_ns_i_i_a3_0_Z[4]),
	.Y(N_800)
);
defparam \state_ns_i_i_a3[4] .INIT=16'h2000;
  CFG4 \TX_FIFO_DATA_RNIGUMJB1[5]  (
	.A(N_765),
	.B(N_764),
	.C(TX_FIFO_DATA_FROM_OPB[5]),
	.D(N_249),
	.Y(N_298)
);
defparam \TX_FIFO_DATA_RNIGUMJB1[5] .INIT=16'hFEEE;
// @21:135
  CFG4 \byte_cnt_RNO[1]  (
	.A(tx_fifo_full),
	.B(state_ns_i_0_o3_Z[0]),
	.C(byte_cnt_Z[1]),
	.D(byte_cnt_Z[0]),
	.Y(N_314_i)
);
defparam \byte_cnt_RNO[1] .INIT=16'h84C0;
  CFG4 \TX_FIFO_DATA_RNI0CG651[4]  (
	.A(TX_FIFO_DATA_FROM_OPB[4]),
	.B(N_502),
	.C(N_1003),
	.D(N_249),
	.Y(N_597)
);
defparam \TX_FIFO_DATA_RNI0CG651[4] .INIT=16'h55F3;
  CFG4 \TX_FIFO_DATA_RNI5H8R11[0]  (
	.A(CO0),
	.B(TX_FIFO_DATA_FROM_OPB[0]),
	.C(N_1006),
	.D(N_249),
	.Y(m45_i_0)
);
defparam \TX_FIFO_DATA_RNI5H8R11[0] .INIT=16'hDC50;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[18]  (
	.A(tx_data_5_i_a3_0_1_Z[18]),
	.B(tx_data_5_i_a3_0_2_Z[18]),
	.C(tx_data_5_i_a3_0_10_Z[18]),
	.D(tx_data_5_i_a3_0_5_Z[18]),
	.Y(tx_data_5_i_a3_0_11_Z[18])
);
defparam \tx_data_5_i_a3_0_11[18] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[15]  (
	.A(SP_IN_7),
	.B(tx_data_5_i_a3_0_5_Z[15]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[15]),
	.Y(tx_data_5_i_a3_0_12_Z[15])
);
defparam \tx_data_5_i_a3_0_12[15] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[23]  (
	.A(tx_data_5_i_a3_0_1_Z[23]),
	.B(tx_data_5_i_a3_0_2_Z[23]),
	.C(tx_data_5_i_a3_0_10_Z[23]),
	.D(tx_data_5_i_a3_0_5_Z[23]),
	.Y(tx_data_5_i_a3_0_11_Z[23])
);
defparam \tx_data_5_i_a3_0_11[23] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[10]  (
	.A(SP_IN_2),
	.B(tx_data_5_i_a3_0_5_Z[10]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[10]),
	.Y(tx_data_5_i_a3_0_12_Z[10])
);
defparam \tx_data_5_i_a3_0_12[10] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[22]  (
	.A(tx_data_5_i_a3_0_1_Z[22]),
	.B(tx_data_5_i_a3_0_2_Z[22]),
	.C(tx_data_5_i_a3_0_10_Z[22]),
	.D(tx_data_5_i_a3_0_5_Z[22]),
	.Y(tx_data_5_i_a3_0_11_Z[22])
);
defparam \tx_data_5_i_a3_0_11[22] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[12]  (
	.A(SP_IN_4),
	.B(tx_data_5_i_a3_0_5_Z[12]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[12]),
	.Y(tx_data_5_i_a3_0_12_Z[12])
);
defparam \tx_data_5_i_a3_0_12[12] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[16]  (
	.A(tx_data_5_i_a3_0_1_Z[16]),
	.B(tx_data_5_i_a3_0_2_Z[16]),
	.C(tx_data_5_i_a3_0_10_Z[16]),
	.D(tx_data_5_i_a3_0_5_Z[16]),
	.Y(tx_data_5_i_a3_0_11_Z[16])
);
defparam \tx_data_5_i_a3_0_11[16] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[21]  (
	.A(tx_data_5_i_a3_0_1_Z[21]),
	.B(tx_data_5_i_a3_0_2_Z[21]),
	.C(tx_data_5_i_a3_0_10_Z[21]),
	.D(tx_data_5_i_a3_0_5_Z[21]),
	.Y(tx_data_5_i_a3_0_11_Z[21])
);
defparam \tx_data_5_i_a3_0_11[21] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[11]  (
	.A(SP_IN_3),
	.B(tx_data_5_i_a3_0_5_Z[11]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[11]),
	.Y(tx_data_5_i_a3_0_12_Z[11])
);
defparam \tx_data_5_i_a3_0_12[11] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_11[19]  (
	.A(tx_data_5_i_m2_i_a3_0_1_Z[19]),
	.B(tx_data_5_i_m2_i_a3_0_2_Z[19]),
	.C(tx_data_5_i_m2_i_a3_0_10_Z[19]),
	.D(tx_data_5_i_m2_i_a3_0_5_Z[19]),
	.Y(tx_data_5_i_m2_i_a3_0_11_Z[19])
);
defparam \tx_data_5_i_m2_i_a3_0_11[19] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[17]  (
	.A(tx_data_5_i_a3_0_1_Z[17]),
	.B(tx_data_5_i_a3_0_2_Z[17]),
	.C(tx_data_5_i_a3_0_10_Z[17]),
	.D(tx_data_5_i_a3_0_5_Z[17]),
	.Y(tx_data_5_i_a3_0_11_Z[17])
);
defparam \tx_data_5_i_a3_0_11[17] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[14]  (
	.A(SP_IN_6),
	.B(tx_data_5_i_a3_0_5_Z[14]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[14]),
	.Y(tx_data_5_i_a3_0_12_Z[14])
);
defparam \tx_data_5_i_a3_0_12[14] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[9]  (
	.A(SP_IN_1),
	.B(tx_data_5_i_a3_0_5_Z[9]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[9]),
	.Y(tx_data_5_i_a3_0_12_Z[9])
);
defparam \tx_data_5_i_a3_0_12[9] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0_12[8]  (
	.A(SP_IN_0),
	.B(tx_data_5_i_m2_i_a3_0_5_Z[8]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_m2_i_a3_0_10_Z[8]),
	.Y(tx_data_5_i_m2_i_a3_0_12_Z[8])
);
defparam \tx_data_5_i_m2_i_a3_0_12[8] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0_11[20]  (
	.A(tx_data_5_i_a3_0_1_Z[20]),
	.B(tx_data_5_i_a3_0_2_Z[20]),
	.C(tx_data_5_i_a3_0_10_Z[20]),
	.D(tx_data_5_i_a3_0_5_Z[20]),
	.Y(tx_data_5_i_a3_0_11_Z[20])
);
defparam \tx_data_5_i_a3_0_11[20] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0_12[13]  (
	.A(SP_IN_5),
	.B(tx_data_5_i_a3_0_5_Z[13]),
	.C(un1_SP1_RE_d1),
	.D(tx_data_5_i_a3_0_10_Z[13]),
	.Y(tx_data_5_i_a3_0_12_Z[13])
);
defparam \tx_data_5_i_a3_0_12[13] .INIT=16'h4C00;
// @21:74
  CFG4 \state_ns_i_0_1[3]  (
	.A(state_ns_i_i_a3_0_Z[4]),
	.B(N_508),
	.C(timeout_cnt12),
	.D(N_510),
	.Y(state_ns_i_0_1_Z[3])
);
defparam \state_ns_i_0_1[3] .INIT=16'h3FBF;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0[24]  (
	.A(tx_data_5_i_m2_i_a3_0_2_Z[24]),
	.B(tx_data_5_i_m2_i_a3_0_3_Z[24]),
	.C(tx_data_5_i_m2_i_a3_0_8_Z[24]),
	.D(tx_data_5_i_m2_i_a3_0_7_Z[24]),
	.Y(N_821)
);
defparam \tx_data_5_i_m2_i_a3_0[24] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[25]  (
	.A(tx_data_5_i_a3_0_2_Z[25]),
	.B(tx_data_5_i_a3_0_3_Z[25]),
	.C(tx_data_5_i_a3_0_8_Z[25]),
	.D(tx_data_5_i_a3_0_7_Z[25]),
	.Y(N_734)
);
defparam \tx_data_5_i_a3_0[25] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[30]  (
	.A(tx_data_5_i_a3_0_2_Z[30]),
	.B(tx_data_5_i_a3_0_3_Z[30]),
	.C(tx_data_5_i_a3_0_8_Z[30]),
	.D(tx_data_5_i_a3_0_7_Z[30]),
	.Y(N_699)
);
defparam \tx_data_5_i_a3_0[30] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[29]  (
	.A(tx_data_5_i_a3_0_2_Z[29]),
	.B(tx_data_5_i_a3_0_3_Z[29]),
	.C(tx_data_5_i_a3_0_8_Z[29]),
	.D(tx_data_5_i_a3_0_7_Z[29]),
	.Y(N_696)
);
defparam \tx_data_5_i_a3_0[29] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[28]  (
	.A(tx_data_5_i_a3_0_2_Z[28]),
	.B(tx_data_5_i_a3_0_3_Z[28]),
	.C(tx_data_5_i_a3_0_8_Z[28]),
	.D(tx_data_5_i_a3_0_7_Z[28]),
	.Y(N_693)
);
defparam \tx_data_5_i_a3_0[28] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[27]  (
	.A(tx_data_5_i_a3_0_2_Z[27]),
	.B(tx_data_5_i_a3_0_3_Z[27]),
	.C(tx_data_5_i_a3_0_8_Z[27]),
	.D(tx_data_5_i_a3_0_7_Z[27]),
	.Y(N_672)
);
defparam \tx_data_5_i_a3_0[27] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[31]  (
	.A(tx_data_5_i_a3_0_5_Z[31]),
	.B(tx_data_5_i_a3_0_4_Z[31]),
	.C(tx_data_5_i_a3_0_10_Z[31]),
	.D(tx_data_5_i_a3_0_9_Z[31]),
	.Y(N_649)
);
defparam \tx_data_5_i_a3_0[31] .INIT=16'h8000;
// @21:190
  CFG4 \tx_data_5_i_a3_0[26]  (
	.A(tx_data_5_i_a3_0_2_Z[26]),
	.B(tx_data_5_i_a3_0_3_Z[26]),
	.C(tx_data_5_i_a3_0_8_Z[26]),
	.D(tx_data_5_i_a3_0_7_Z[26]),
	.Y(N_646)
);
defparam \tx_data_5_i_a3_0[26] .INIT=16'h8000;
// @21:74
  CFG4 \state_ns_0[1]  (
	.A(timeout_cnt12),
	.B(N_451),
	.C(state_Z[0]),
	.D(state_ns_0_a3_0_0_Z[1]),
	.Y(state_ns[1])
);
defparam \state_ns_0[1] .INIT=16'hEAC0;
// @21:74
  CFG4 \state_RNO[0]  (
	.A(state_Z[6]),
	.B(state_Z[5]),
	.C(state_ns_i_0_o3_Z[0]),
	.D(N_451),
	.Y(N_109_i)
);
defparam \state_RNO[0] .INIT=16'h0E0F;
// @21:222
  CFG2 TX_FIFO_WR_RNO (
	.A(state_ns_i_0_o3_Z[0]),
	.B(tx_fifo_full),
	.Y(N_106_i)
);
defparam TX_FIFO_WR_RNO.INIT=4'h2;
// @21:74
  CFG3 \state_RNO[6]  (
	.A(N_508),
	.B(timeout_cnt12),
	.C(state_Z[1]),
	.Y(N_119_i)
);
defparam \state_RNO[6] .INIT=8'h32;
// @21:135
  CFG3 \byte_cnt_RNO[2]  (
	.A(state_ns_i_0_o3_Z[0]),
	.B(byte_cnt_Z[2]),
	.C(N_488),
	.Y(N_316_i)
);
defparam \byte_cnt_RNO[2] .INIT=8'h82;
// @11:149
  CFG4 \TX_FIFO_DATA_RNIL0CFT[6]  (
	.A(TX_FIFO_DATA_FROM_OPB[6]),
	.B(ping_counter_0),
	.C(N_249),
	.D(N_765),
	.Y(N_21_i_0)
);
defparam \TX_FIFO_DATA_RNIL0CFT[6] .INIT=16'h00A3;
// @11:149
  CFG3 \TX_FIFO_DATA_RNIKVBFT[3]  (
	.A(N_1006),
	.B(TX_FIFO_DATA_FROM_OPB[3]),
	.C(N_249),
	.Y(N_34_i)
);
defparam \TX_FIFO_DATA_RNIKVBFT[3] .INIT=8'h45;
// @11:149
  CFG4 \TX_FIFO_DATA_RNI1DG651[2]  (
	.A(TX_FIFO_DATA_FROM_OPB[2]),
	.B(N_1000),
	.C(N_1003),
	.D(N_249),
	.Y(N_595_i)
);
defparam \TX_FIFO_DATA_RNI1DG651[2] .INIT=16'hAAFC;
// @11:149
  CFG4 \TX_FIFO_DATA_RNIK0DI91[1]  (
	.A(TX_FIFO_DATA_FROM_OPB[1]),
	.B(N_994),
	.C(N_1003),
	.D(N_249),
	.Y(N_581_i)
);
defparam \TX_FIFO_DATA_RNIK0DI91[1] .INIT=16'hAA03;
  CFG4 \TX_FIFO_DATA_RNI1HGBK1[7]  (
	.A(N_761),
	.B(N_911),
	.C(TX_FIFO_DATA_FROM_OPB[7]),
	.D(N_249),
	.Y(N_301)
);
defparam \TX_FIFO_DATA_RNI1HGBK1[7] .INIT=16'hFEEE;
// @21:235
  CFG3 timeout_cnt12lto7_RNIF9AHA (
	.A(timeout_cnt12),
	.B(state_ns_i_0_o3_Z[0]),
	.C(state_Z[0]),
	.Y(N_774_i)
);
defparam timeout_cnt12lto7_RNIF9AHA.INIT=8'hF8;
// @21:74
  CFG4 \state_RNO[2]  (
	.A(timeout_cnt12),
	.B(N_576),
	.C(state_Z[1]),
	.D(N_801),
	.Y(N_112_i)
);
defparam \state_RNO[2] .INIT=16'h00A8;
// @21:135
  CFG4 \byte_cnt_RNO[3]  (
	.A(byte_cnt_Z[2]),
	.B(byte_cnt_Z[3]),
	.C(state_ns_i_0_o3_Z[0]),
	.D(N_488),
	.Y(N_318_i)
);
defparam \byte_cnt_RNO[3] .INIT=16'hC060;
// @21:190
  CFG4 \tx_data_5_i_m2_i_a3_0[8]  (
	.A(GPIO_IN[8]),
	.B(tx_data_5_i_m2_i_a3_0_11_Z[8]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_m2_i_a3_0_12_Z[8]),
	.Y(N_827)
);
defparam \tx_data_5_i_m2_i_a3_0[8] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0[15]  (
	.A(GPIO_IN[15]),
	.B(tx_data_5_i_a3_0_11_Z[15]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[15]),
	.Y(N_725)
);
defparam \tx_data_5_i_a3_0[15] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0[12]  (
	.A(GPIO_IN[12]),
	.B(tx_data_5_i_a3_0_11_Z[12]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[12]),
	.Y(N_722)
);
defparam \tx_data_5_i_a3_0[12] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0[14]  (
	.A(GPIO_IN[14]),
	.B(tx_data_5_i_a3_0_11_Z[14]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[14]),
	.Y(N_684)
);
defparam \tx_data_5_i_a3_0[14] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0[13]  (
	.A(GPIO_IN[13]),
	.B(tx_data_5_i_a3_0_11_Z[13]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[13]),
	.Y(N_681)
);
defparam \tx_data_5_i_a3_0[13] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0[11]  (
	.A(GPIO_IN[11]),
	.B(tx_data_5_i_a3_0_11_Z[11]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[11]),
	.Y(N_669)
);
defparam \tx_data_5_i_a3_0[11] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0[9]  (
	.A(GPIO_IN[9]),
	.B(tx_data_5_i_a3_0_11_Z[9]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[9]),
	.Y(N_666)
);
defparam \tx_data_5_i_a3_0[9] .INIT=16'h4C00;
// @21:190
  CFG4 \tx_data_5_i_a3_0[10]  (
	.A(GPIO_IN[10]),
	.B(tx_data_5_i_a3_0_11_Z[10]),
	.C(un47_DEC_DO),
	.D(tx_data_5_i_a3_0_12_Z[10]),
	.Y(N_634)
);
defparam \tx_data_5_i_a3_0[10] .INIT=16'h4C00;
// @21:74
  CFG3 \state_RNO[3]  (
	.A(N_576),
	.B(state_ns_i_0_1_Z[3]),
	.C(state_Z[3]),
	.Y(N_114_i)
);
defparam \state_RNO[3] .INIT=8'h31;
// @21:186
  CFG4 \tx_data_RNO[31]  (
	.A(N_650),
	.B(N_649),
	.C(OPB_DO[31]),
	.D(OPB_WE),
	.Y(N_141_i)
);
defparam \tx_data_RNO[31] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[30]  (
	.A(N_700),
	.B(N_699),
	.C(OPB_DO[30]),
	.D(OPB_WE),
	.Y(N_244_i)
);
defparam \tx_data_RNO[30] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[29]  (
	.A(N_697),
	.B(N_696),
	.C(OPB_DO[29]),
	.D(OPB_WE),
	.Y(N_243_i)
);
defparam \tx_data_RNO[29] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[28]  (
	.A(N_694),
	.B(N_693),
	.C(OPB_DO[28]),
	.D(OPB_WE),
	.Y(N_242_i)
);
defparam \tx_data_RNO[28] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[27]  (
	.A(N_673),
	.B(N_672),
	.C(OPB_DO[27]),
	.D(OPB_WE),
	.Y(N_231_i)
);
defparam \tx_data_RNO[27] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[26]  (
	.A(N_647),
	.B(N_646),
	.C(OPB_DO[26]),
	.D(OPB_WE),
	.Y(N_219_i)
);
defparam \tx_data_RNO[26] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[25]  (
	.A(N_735),
	.B(N_734),
	.C(OPB_DO[25]),
	.D(OPB_WE),
	.Y(N_260_i)
);
defparam \tx_data_RNO[25] .INIT=16'h1011;
// @21:186
  CFG4 \tx_data_RNO[24]  (
	.A(N_822),
	.B(N_821),
	.C(OPB_DO[24]),
	.D(OPB_WE),
	.Y(N_358_i)
);
defparam \tx_data_RNO[24] .INIT=16'h1011;
// @21:190
  CFG4 \tx_data_5_1_a2_0[3]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[3]),
	.C(OPB_WE),
	.D(OPB_DO[3]),
	.Y(tx_data_5[3])
);
defparam \tx_data_5_1_a2_0[3] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_i_i[0]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[0]),
	.C(OPB_WE),
	.D(OPB_DO[0]),
	.Y(N_376)
);
defparam \tx_data_5_i_i[0] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[4]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[4]),
	.C(OPB_WE),
	.D(OPB_DO[4]),
	.Y(tx_data_5[4])
);
defparam \tx_data_5_1[4] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[7]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[7]),
	.C(OPB_WE),
	.D(OPB_DO[7]),
	.Y(tx_data_5[7])
);
defparam \tx_data_5_1[7] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[1]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[1]),
	.C(OPB_WE),
	.D(OPB_DO[1]),
	.Y(tx_data_5[1])
);
defparam \tx_data_5_1[1] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[6]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[6]),
	.C(OPB_WE),
	.D(OPB_DO[6]),
	.Y(tx_data_5[6])
);
defparam \tx_data_5_1[6] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[5]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[5]),
	.C(OPB_WE),
	.D(OPB_DO[5]),
	.Y(tx_data_5[5])
);
defparam \tx_data_5_1[5] .INIT=16'hF888;
// @21:190
  CFG4 \tx_data_5_1[2]  (
	.A(N_873),
	.B(un1_OSC_CT_IN[2]),
	.C(OPB_WE),
	.D(OPB_DO[2]),
	.Y(tx_data_5[2])
);
defparam \tx_data_5_1[2] .INIT=16'hF888;
// @21:186
  CFG4 \tx_data_RNO[21]  (
	.A(GPIO_IN[21]),
	.B(un47_DEC_DO),
	.C(tx_data_5_i_0_Z[21]),
	.D(tx_data_5_i_a3_0_11_Z[21]),
	.Y(N_240_i)
);
defparam \tx_data_RNO[21] .INIT=16'h080F;
// @21:186
  CFG4 \tx_data_RNO[20]  (
	.A(GPIO_IN[20]),
	.B(un47_DEC_DO),
	.C(tx_data_5_i_0_Z[20]),
	.D(tx_data_5_i_a3_0_11_Z[20]),
	.Y(N_258_i)
);
defparam \tx_data_RNO[20] .INIT=16'h080F;
// @21:186
  CFG4 \tx_data_RNO[19]  (
	.A(GPIO_IN[19]),
	.B(un47_DEC_DO),
	.C(tx_data_5_i_m2_i_0_Z[19]),
	.D(tx_data_5_i_m2_i_a3_0_11_Z[19]),
	.Y(N_360_i)
);
defparam \tx_data_RNO[19] .INIT=16'h080F;
// @21:186
  CFG4 \tx_data_RNO[18]  (
	.A(GPIO_IN[18]),
	.B(un47_DEC_DO),
	.C(tx_data_5_i_0_Z[18]),
	.D(tx_data_5_i_a3_0_11_Z[18]),
	.Y(N_217_i)
);
defparam \tx_data_RNO[18] .INIT=16'h080F;
// @21:186
  CFG4 \tx_data_RNO[17]  (
	.A(GPIO_IN[17]),
	.B(un47_DEC_DO),
	.C(tx_data_5_i_0_Z[17]),
	.D(tx_data_5_i_a3_0_11_Z[17]),
	.Y(N_256_i)
);
defparam \tx_data_RNO[17] .INIT=16'h080F;
// @21:186
  CFG4 \tx_data_RNO[16]  (
	.A(GPIO_IN[16]),
	.B(un47_DEC_DO),
	.C(tx_data_5_i_0_Z[16]),
	.D(tx_data_5_i_a3_0_11_Z[16]),
	.Y(N_216_i)
);
defparam \tx_data_RNO[16] .INIT=16'h080F;
// @21:186
  CFG4 \tx_data_RNO[15]  (
	.A(N_726),
	.B(N_725),
	.C(OPB_WE),
	.D(OPB_DO[15]),
	.Y(N_254_i)
);
defparam \tx_data_RNO[15] .INIT=16'h1101;
// @21:186
  CFG4 \tx_data_RNO[14]  (
	.A(N_685),
	.B(N_684),
	.C(OPB_WE),
	.D(OPB_DO[14]),
	.Y(N_239_i)
);
defparam \tx_data_RNO[14] .INIT=16'h1101;
// @21:186
  CFG4 \tx_data_RNO[13]  (
	.A(N_682),
	.B(N_681),
	.C(OPB_WE),
	.D(OPB_DO[13]),
	.Y(N_238_i)
);
defparam \tx_data_RNO[13] .INIT=16'h1101;
// @21:186
  CFG4 \tx_data_RNO[12]  (
	.A(N_723),
	.B(N_722),
	.C(OPB_WE),
	.D(OPB_DO[12]),
	.Y(N_252_i)
);
defparam \tx_data_RNO[12] .INIT=16'h1101;
// @21:186
  CFG4 \tx_data_RNO[11]  (
	.A(N_670),
	.B(N_669),
	.C(OPB_WE),
	.D(OPB_DO[11]),
	.Y(N_230_i)
);
defparam \tx_data_RNO[11] .INIT=16'h1101;
// @21:186
  CFG4 \tx_data_RNO[10]  (
	.A(N_635),
	.B(N_634),
	.C(OPB_WE),
	.D(OPB_DO[10]),
	.Y(N_215_i)
);
defparam \tx_data_RNO[10] .INIT=16'h1101;
// @21:186
  CFG4 \tx_data_RNO[9]  (
	.A(N_667),
	.B(N_666),
	.C(OPB_WE),
	.D(OPB_DO[9]),
	.Y(N_229_i)
);
defparam \tx_data_RNO[9] .INIT=16'h1101;
// @21:186
  CFG4 \tx_data_RNO[8]  (
	.A(N_828),
	.B(N_827),
	.C(OPB_WE),
	.D(OPB_DO[8]),
	.Y(N_362_i)
);
defparam \tx_data_RNO[8] .INIT=16'h1101;
// @21:186
  CFG4 \tx_data_RNO[23]  (
	.A(GPIO_IN[23]),
	.B(un47_DEC_DO),
	.C(tx_data_5_i_0_Z[23]),
	.D(tx_data_5_i_a3_0_11_Z[23]),
	.Y(N_218_i)
);
defparam \tx_data_RNO[23] .INIT=16'h080F;
// @21:186
  CFG4 \tx_data_RNO[22]  (
	.A(GPIO_IN[22]),
	.B(un47_DEC_DO),
	.C(tx_data_5_i_0_Z[22]),
	.D(tx_data_5_i_a3_0_11_Z[22]),
	.Y(N_241_i)
);
defparam \tx_data_RNO[22] .INIT=16'h080F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* msg_write */

module CLOCK_DIV_0 (
  PULSE_1HZ,
  DBUG_HEADER6_c,
  RESET_N_arst
)
;
output PULSE_1HZ ;
input DBUG_HEADER6_c ;
input RESET_N_arst ;
wire PULSE_1HZ ;
wire DBUG_HEADER6_c ;
wire RESET_N_arst ;
wire [15:0] cntr_Z;
wire [0:0] cntr_4_fast_14;
wire VCC ;
wire un5_cntr_cry_6_S_14 ;
wire GND ;
wire un1_cntrlto15_1 ;
wire un5_cntr_cry_5_S_14 ;
wire un5_cntr_cry_4_S_14 ;
wire un5_cntr_cry_3_S_14 ;
wire un5_cntr_cry_2_S_14 ;
wire un5_cntr_cry_1_S_14 ;
wire N_18_i ;
wire un5_cntr_s_15_S_14 ;
wire un5_cntr_cry_14_S_14 ;
wire un5_cntr_cry_13_S_14 ;
wire un5_cntr_cry_12_S_14 ;
wire un5_cntr_cry_11_S_14 ;
wire un5_cntr_cry_10_S_14 ;
wire un5_cntr_cry_9_S_14 ;
wire un5_cntr_cry_8_S_14 ;
wire un5_cntr_cry_7_S_14 ;
wire un5_cntr_s_1_4669_FCO ;
wire un5_cntr_s_1_4669_S ;
wire un5_cntr_s_1_4669_Y ;
wire un5_cntr_cry_1_Z ;
wire un5_cntr_cry_1_Y_14 ;
wire un5_cntr_cry_2_Z ;
wire un5_cntr_cry_2_Y_14 ;
wire un5_cntr_cry_3_Z ;
wire un5_cntr_cry_3_Y_14 ;
wire un5_cntr_cry_4_Z ;
wire un5_cntr_cry_4_Y_14 ;
wire un5_cntr_cry_5_Z ;
wire un5_cntr_cry_5_Y_14 ;
wire un5_cntr_cry_6_Z ;
wire un5_cntr_cry_6_Y_14 ;
wire un5_cntr_cry_7_Z ;
wire un5_cntr_cry_7_Y_14 ;
wire un5_cntr_cry_8_Z ;
wire un5_cntr_cry_8_Y_14 ;
wire un5_cntr_cry_9_Z ;
wire un5_cntr_cry_9_Y_14 ;
wire un5_cntr_cry_10_Z ;
wire un5_cntr_cry_10_Y_14 ;
wire un5_cntr_cry_11_Z ;
wire un5_cntr_cry_11_Y_14 ;
wire un5_cntr_cry_12_Z ;
wire un5_cntr_cry_12_Y_14 ;
wire un5_cntr_cry_13_Z ;
wire un5_cntr_cry_13_Y_14 ;
wire un5_cntr_s_15_FCO_14 ;
wire un5_cntr_s_15_Y_14 ;
wire un5_cntr_cry_14_Z ;
wire un5_cntr_cry_14_Y_14 ;
wire un1_cntrlto15_5_Z ;
wire un1_cntrlto15_4_Z ;
wire un1_cntrlto7_3_Z ;
wire un1_cntrlto7_2_Z ;
// @5:38
  CFG1 \cntr_4_fast[0]  (
	.A(cntr_Z[0]),
	.Y(cntr_4_fast_14[0])
);
defparam \cntr_4_fast[0] .INIT=2'h1;
// @5:37
  SLE \cntr[6]  (
	.Q(cntr_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_6_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[5]  (
	.Q(cntr_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_5_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[4]  (
	.Q(cntr_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_4_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[3]  (
	.Q(cntr_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_3_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[2]  (
	.Q(cntr_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_2_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[1]  (
	.Q(cntr_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_1_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[0]  (
	.Q(cntr_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(cntr_4_fast_14[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE clkout (
	.Q(PULSE_1HZ),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(N_18_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:37
  SLE \cntr[15]  (
	.Q(cntr_Z[15]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_s_15_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[14]  (
	.Q(cntr_Z[14]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_14_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[13]  (
	.Q(cntr_Z[13]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_13_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[12]  (
	.Q(cntr_Z[12]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_12_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[11]  (
	.Q(cntr_Z[11]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_11_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[10]  (
	.Q(cntr_Z[10]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_10_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[9]  (
	.Q(cntr_Z[9]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_9_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[8]  (
	.Q(cntr_Z[8]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_8_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:37
  SLE \cntr[7]  (
	.Q(cntr_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(DBUG_HEADER6_c),
	.D(un5_cntr_cry_7_S_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_cntrlto15_1)
);
// @5:48
  ARI1 un5_cntr_s_1_4669 (
	.FCO(un5_cntr_s_1_4669_FCO),
	.S(un5_cntr_s_1_4669_S),
	.Y(un5_cntr_s_1_4669_Y),
	.B(cntr_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_cntr_s_1_4669.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_1 (
	.FCO(un5_cntr_cry_1_Z),
	.S(un5_cntr_cry_1_S_14),
	.Y(un5_cntr_cry_1_Y_14),
	.B(cntr_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_s_1_4669_FCO)
);
defparam un5_cntr_cry_1.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_2 (
	.FCO(un5_cntr_cry_2_Z),
	.S(un5_cntr_cry_2_S_14),
	.Y(un5_cntr_cry_2_Y_14),
	.B(cntr_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_1_Z)
);
defparam un5_cntr_cry_2.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_3 (
	.FCO(un5_cntr_cry_3_Z),
	.S(un5_cntr_cry_3_S_14),
	.Y(un5_cntr_cry_3_Y_14),
	.B(cntr_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_2_Z)
);
defparam un5_cntr_cry_3.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_4 (
	.FCO(un5_cntr_cry_4_Z),
	.S(un5_cntr_cry_4_S_14),
	.Y(un5_cntr_cry_4_Y_14),
	.B(cntr_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_3_Z)
);
defparam un5_cntr_cry_4.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_5 (
	.FCO(un5_cntr_cry_5_Z),
	.S(un5_cntr_cry_5_S_14),
	.Y(un5_cntr_cry_5_Y_14),
	.B(cntr_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_4_Z)
);
defparam un5_cntr_cry_5.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_6 (
	.FCO(un5_cntr_cry_6_Z),
	.S(un5_cntr_cry_6_S_14),
	.Y(un5_cntr_cry_6_Y_14),
	.B(cntr_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_5_Z)
);
defparam un5_cntr_cry_6.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_7 (
	.FCO(un5_cntr_cry_7_Z),
	.S(un5_cntr_cry_7_S_14),
	.Y(un5_cntr_cry_7_Y_14),
	.B(cntr_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_6_Z)
);
defparam un5_cntr_cry_7.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_8 (
	.FCO(un5_cntr_cry_8_Z),
	.S(un5_cntr_cry_8_S_14),
	.Y(un5_cntr_cry_8_Y_14),
	.B(cntr_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_7_Z)
);
defparam un5_cntr_cry_8.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_9 (
	.FCO(un5_cntr_cry_9_Z),
	.S(un5_cntr_cry_9_S_14),
	.Y(un5_cntr_cry_9_Y_14),
	.B(cntr_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_8_Z)
);
defparam un5_cntr_cry_9.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_10 (
	.FCO(un5_cntr_cry_10_Z),
	.S(un5_cntr_cry_10_S_14),
	.Y(un5_cntr_cry_10_Y_14),
	.B(cntr_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_9_Z)
);
defparam un5_cntr_cry_10.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_11 (
	.FCO(un5_cntr_cry_11_Z),
	.S(un5_cntr_cry_11_S_14),
	.Y(un5_cntr_cry_11_Y_14),
	.B(cntr_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_10_Z)
);
defparam un5_cntr_cry_11.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_12 (
	.FCO(un5_cntr_cry_12_Z),
	.S(un5_cntr_cry_12_S_14),
	.Y(un5_cntr_cry_12_Y_14),
	.B(cntr_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_11_Z)
);
defparam un5_cntr_cry_12.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_13 (
	.FCO(un5_cntr_cry_13_Z),
	.S(un5_cntr_cry_13_S_14),
	.Y(un5_cntr_cry_13_Y_14),
	.B(cntr_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_12_Z)
);
defparam un5_cntr_cry_13.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_s_15 (
	.FCO(un5_cntr_s_15_FCO_14),
	.S(un5_cntr_s_15_S_14),
	.Y(un5_cntr_s_15_Y_14),
	.B(cntr_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_14_Z)
);
defparam un5_cntr_s_15.INIT=20'h4AA00;
// @5:48
  ARI1 un5_cntr_cry_14 (
	.FCO(un5_cntr_cry_14_Z),
	.S(un5_cntr_cry_14_S_14),
	.Y(un5_cntr_cry_14_Y_14),
	.B(cntr_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_cntr_cry_13_Z)
);
defparam un5_cntr_cry_14.INIT=20'h4AA00;
// @5:43
  CFG4 un1_cntrlto15_5 (
	.A(cntr_Z[11]),
	.B(cntr_Z[10]),
	.C(cntr_Z[9]),
	.D(cntr_Z[8]),
	.Y(un1_cntrlto15_5_Z)
);
defparam un1_cntrlto15_5.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto15_4 (
	.A(cntr_Z[15]),
	.B(cntr_Z[14]),
	.C(cntr_Z[13]),
	.D(cntr_Z[12]),
	.Y(un1_cntrlto15_4_Z)
);
defparam un1_cntrlto15_4.INIT=16'h0001;
// @5:43
  CFG4 un1_cntrlto7_3 (
	.A(cntr_Z[7]),
	.B(cntr_Z[5]),
	.C(cntr_Z[4]),
	.D(cntr_Z[3]),
	.Y(un1_cntrlto7_3_Z)
);
defparam un1_cntrlto7_3.INIT=16'h7FFF;
// @5:43
  CFG3 un1_cntrlto7_2 (
	.A(cntr_Z[6]),
	.B(cntr_Z[2]),
	.C(cntr_Z[1]),
	.Y(un1_cntrlto7_2_Z)
);
defparam un1_cntrlto7_2.INIT=8'h57;
// @5:43
  CFG4 un1_cntrlto15 (
	.A(un1_cntrlto15_4_Z),
	.B(un1_cntrlto7_3_Z),
	.C(un1_cntrlto7_2_Z),
	.D(un1_cntrlto15_5_Z),
	.Y(un1_cntrlto15_1)
);
defparam un1_cntrlto15.INIT=16'hA800;
// @5:37
  CFG2 clkout_RNO (
	.A(un1_cntrlto15_1),
	.B(PULSE_1HZ),
	.Y(N_18_i)
);
defparam clkout_RNO.INIT=4'h9;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CLOCK_DIV_0 */

module opb_emu_target (
  ILIM_DAC_IN,
  OSC_CT_IN,
  EEP_IN_0,
  ADC_IN_7,
  ADC_IN_2,
  ADC_IN_4,
  ADC_IN_3,
  ADC_IN_6,
  ADC_IN_1,
  ADC_IN_0,
  ADC_IN_5,
  ADC_IN_23,
  GANTRY_BRK2_IN,
  GANTRY_BRK1_RET_IN,
  MSSB_STN_IN,
  MSSB_SRV_IN,
  LIFT_MOT_IN,
  GANTRY_BRK3_RET_IN,
  GANTRY_BRK3_IN,
  GANTRY_BRK2_RET_IN,
  GANTRY_BRK1_IN,
  SP_IN_m,
  GANTRY_MOT_IN,
  SP_IN_23,
  SP_IN_19,
  SP_IN_22,
  SP_IN_21,
  SP_IN_18,
  SP_IN_16,
  SP_IN_20,
  SP_IN_17,
  SP_IN_7,
  SP_IN_2,
  SP_IN_4,
  SP_IN_3,
  SP_IN_6,
  SP_IN_1,
  SP_IN_0,
  SP_IN_5,
  un1_OSC_CT_IN,
  GPIO_IN,
  rx_fifo_data,
  OPB_ADDR,
  OPB_DO,
  ping_counter,
  TX_FIFO_WR_FROM_OPB,
  tx_fifo_full,
  MSSB_SRV_RE_d1,
  LIFT_MOT_IF_RE_d1,
  MSSB_STN_RE_d1,
  GANTRY_BRK3_RET_IF_RE_d1,
  GANTRY_MOT_IF_RE_d1,
  GANTRY_BRK2_RET_IF_RE_d1,
  GANTRY_BRK3_IF_RE_d1,
  GANTRY_BRK1_RET_IF_RE_d1,
  GANTRY_BRK2_IF_RE_d1,
  ILIM_DAC_RE_d1,
  GANTRY_BRK1_IF_RE_d1,
  COUNTER_RE_d1,
  ADC_RE_d1,
  EEP_RE_d1,
  un1_SP1_RE_d1,
  N_298,
  N_21_i_0,
  N_34_i,
  N_595_i,
  N_581_i,
  N_301,
  un47_DEC_DO,
  DBUG_HEADER6_c,
  rx_fifo_empty,
  N_461,
  N_32_i,
  N_290,
  OPB_WE,
  N_456,
  CO0,
  N_94_1,
  OPB_RE_0,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
input [23:8] ILIM_DAC_IN ;
input [15:8] OSC_CT_IN ;
input EEP_IN_0 ;
input ADC_IN_7 ;
input ADC_IN_2 ;
input ADC_IN_4 ;
input ADC_IN_3 ;
input ADC_IN_6 ;
input ADC_IN_1 ;
input ADC_IN_0 ;
input ADC_IN_5 ;
input ADC_IN_23 ;
input [31:8] GANTRY_BRK2_IN ;
input [31:8] GANTRY_BRK1_RET_IN ;
input [31:8] MSSB_STN_IN ;
input [31:8] MSSB_SRV_IN ;
input [31:8] LIFT_MOT_IN ;
input [31:8] GANTRY_BRK3_RET_IN ;
input [31:8] GANTRY_BRK3_IN ;
input [31:8] GANTRY_BRK2_RET_IN ;
input [31:8] GANTRY_BRK1_IN ;
input [23:16] SP_IN_m ;
input [31:8] GANTRY_MOT_IN ;
input SP_IN_23 ;
input SP_IN_19 ;
input SP_IN_22 ;
input SP_IN_21 ;
input SP_IN_18 ;
input SP_IN_16 ;
input SP_IN_20 ;
input SP_IN_17 ;
input SP_IN_7 ;
input SP_IN_2 ;
input SP_IN_4 ;
input SP_IN_3 ;
input SP_IN_6 ;
input SP_IN_1 ;
input SP_IN_0 ;
input SP_IN_5 ;
input [7:0] un1_OSC_CT_IN ;
input [23:8] GPIO_IN ;
input [7:0] rx_fifo_data ;
output [31:0] OPB_ADDR ;
output [31:0] OPB_DO ;
output [3:1] ping_counter ;
output TX_FIFO_WR_FROM_OPB ;
input tx_fifo_full ;
input MSSB_SRV_RE_d1 ;
input LIFT_MOT_IF_RE_d1 ;
input MSSB_STN_RE_d1 ;
input GANTRY_BRK3_RET_IF_RE_d1 ;
input GANTRY_MOT_IF_RE_d1 ;
input GANTRY_BRK2_RET_IF_RE_d1 ;
input GANTRY_BRK3_IF_RE_d1 ;
input GANTRY_BRK1_RET_IF_RE_d1 ;
input GANTRY_BRK2_IF_RE_d1 ;
input ILIM_DAC_RE_d1 ;
input GANTRY_BRK1_IF_RE_d1 ;
input COUNTER_RE_d1 ;
input ADC_RE_d1 ;
input EEP_RE_d1 ;
input un1_SP1_RE_d1 ;
output N_298 ;
output N_21_i_0 ;
output N_34_i ;
output N_595_i ;
output N_581_i ;
output N_301 ;
input un47_DEC_DO ;
input DBUG_HEADER6_c ;
input rx_fifo_empty ;
output N_461 ;
output N_32_i ;
output N_290 ;
output OPB_WE ;
output N_456 ;
output CO0 ;
output N_94_1 ;
output OPB_RE_0 ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire EEP_IN_0 ;
wire ADC_IN_7 ;
wire ADC_IN_2 ;
wire ADC_IN_4 ;
wire ADC_IN_3 ;
wire ADC_IN_6 ;
wire ADC_IN_1 ;
wire ADC_IN_0 ;
wire ADC_IN_5 ;
wire ADC_IN_23 ;
wire SP_IN_23 ;
wire SP_IN_19 ;
wire SP_IN_22 ;
wire SP_IN_21 ;
wire SP_IN_18 ;
wire SP_IN_16 ;
wire SP_IN_20 ;
wire SP_IN_17 ;
wire SP_IN_7 ;
wire SP_IN_2 ;
wire SP_IN_4 ;
wire SP_IN_3 ;
wire SP_IN_6 ;
wire SP_IN_1 ;
wire SP_IN_0 ;
wire SP_IN_5 ;
wire TX_FIFO_WR_FROM_OPB ;
wire tx_fifo_full ;
wire MSSB_SRV_RE_d1 ;
wire LIFT_MOT_IF_RE_d1 ;
wire MSSB_STN_RE_d1 ;
wire GANTRY_BRK3_RET_IF_RE_d1 ;
wire GANTRY_MOT_IF_RE_d1 ;
wire GANTRY_BRK2_RET_IF_RE_d1 ;
wire GANTRY_BRK3_IF_RE_d1 ;
wire GANTRY_BRK1_RET_IF_RE_d1 ;
wire GANTRY_BRK2_IF_RE_d1 ;
wire ILIM_DAC_RE_d1 ;
wire GANTRY_BRK1_IF_RE_d1 ;
wire COUNTER_RE_d1 ;
wire ADC_RE_d1 ;
wire EEP_RE_d1 ;
wire un1_SP1_RE_d1 ;
wire N_298 ;
wire N_21_i_0 ;
wire N_34_i ;
wire N_595_i ;
wire N_581_i ;
wire N_301 ;
wire un47_DEC_DO ;
wire DBUG_HEADER6_c ;
wire rx_fifo_empty ;
wire N_461 ;
wire N_32_i ;
wire N_290 ;
wire OPB_WE ;
wire N_456 ;
wire CO0 ;
wire N_94_1 ;
wire OPB_RE_0 ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [1:0] state_Z;
wire [1:1] state_RNO_Z;
wire [0:0] ping_counter_3;
wire [2:2] ping_counter_RNIMOIFH_Z;
wire VCC ;
wire GND ;
wire N_104_i ;
wire pulse_1hz_r_Z ;
wire PULSE_1HZ ;
wire OPB_RE ;
wire ping_mode_Z ;
wire N_288_i ;
wire N_286_i ;
wire N_303_i ;
wire N_457 ;
wire N_585_i ;
wire N_249 ;
wire trigger_per1s_Z ;
wire N_765 ;
wire N_771 ;
wire N_994 ;
wire N_502 ;
wire N_1003 ;
wire N_1000 ;
wire N_1006 ;
wire N_764 ;
wire N_761 ;
wire N_911 ;
wire m45_i_0 ;
wire N_597 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire OPB_WE_i ;
// @22:130
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(VCC),
	.EN(state_RNO_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:130
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_104_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:122
  SLE pulse_1hz_r (
	.Q(pulse_1hz_r_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FPGA_100M_CLK),
	.D(PULSE_1HZ),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:97
  SLE OPB_RE_d1 (
	.Q(OPB_RE),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(OPB_RE_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:105
  SLE ping_mode (
	.Q(ping_mode_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(GND),
	.EN(N_94_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:161
  SLE \ping_counter_Z[3]  (
	.Q(ping_counter[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_288_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:161
  SLE \ping_counter_Z[2]  (
	.Q(ping_counter[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_286_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:161
  SLE \ping_counter_Z[1]  (
	.Q(ping_counter[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_303_i),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:161
  SLE \ping_counter[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(ping_counter_3[0]),
	.EN(state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:48
  CFG2 un136_TX_FIFO_DATA_0_o2 (
	.A(N_457),
	.B(N_585_i),
	.Y(N_249)
);
defparam un136_TX_FIFO_DATA_0_o2.INIT=4'hE;
  CFG2 \ping_counter_RNI9APN8[0]  (
	.A(CO0),
	.B(ping_counter[1]),
	.Y(N_456)
);
defparam \ping_counter_RNI9APN8[0] .INIT=4'hE;
  CFG2 \state_RNO[1]  (
	.A(state_Z[0]),
	.B(ping_mode_Z),
	.Y(state_RNO_Z[1])
);
defparam \state_RNO[1] .INIT=4'h1;
  CFG2 \ping_counter_RNO[0]  (
	.A(ping_counter_RNIMOIFH_Z[2]),
	.B(CO0),
	.Y(ping_counter_3[0])
);
defparam \ping_counter_RNO[0] .INIT=4'h2;
// @22:105
  CFG2 ping_mode_65_1 (
	.A(OPB_WE),
	.B(OPB_RE_0),
	.Y(N_94_1)
);
defparam ping_mode_65_1.INIT=4'hE;
// @22:127
  CFG2 trigger_per1s (
	.A(PULSE_1HZ),
	.B(pulse_1hz_r_Z),
	.Y(trigger_per1s_Z)
);
defparam trigger_per1s.INIT=4'h2;
  CFG3 \ping_counter_RNITVA4E[3]  (
	.A(ping_counter[3]),
	.B(CO0),
	.C(N_249),
	.Y(N_765)
);
defparam \ping_counter_RNITVA4E[3] .INIT=8'h02;
  CFG3 \state_RNO_0[0]  (
	.A(ping_mode_Z),
	.B(state_Z[0]),
	.C(trigger_per1s_Z),
	.Y(N_771)
);
defparam \state_RNO_0[0] .INIT=8'h20;
  CFG4 \ping_counter_RNIMOIFH_0[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter[1]),
	.D(CO0),
	.Y(N_994)
);
defparam \ping_counter_RNIMOIFH_0[2] .INIT=16'h0444;
  CFG3 \ping_counter_RNIV0M3D[2]  (
	.A(ping_counter[2]),
	.B(ping_counter[1]),
	.C(CO0),
	.Y(N_502)
);
defparam \ping_counter_RNIV0M3D[2] .INIT=8'h7F;
  CFG2 \ping_counter_RNI02M3D[3]  (
	.A(N_456),
	.B(ping_counter[3]),
	.Y(N_1003)
);
defparam \ping_counter_RNI02M3D[3] .INIT=4'h8;
  CFG3 \ping_counter_RNI24M3D[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter[1]),
	.Y(N_1000)
);
defparam \ping_counter_RNI24M3D[2] .INIT=8'h04;
// @22:174
  CFG2 un136_TX_FIFO_DATA_0_o2_RNO_0 (
	.A(ping_counter[2]),
	.B(ping_counter[3]),
	.Y(N_585_i)
);
defparam un136_TX_FIFO_DATA_0_o2_RNO_0.INIT=4'h8;
  CFG4 \ping_counter_RNIMOIFH[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter[1]),
	.D(CO0),
	.Y(ping_counter_RNIMOIFH_Z[2])
);
defparam \ping_counter_RNIMOIFH[2] .INIT=16'h5777;
  CFG4 un136_TX_FIFO_DATA_0_o2_RNO (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter[1]),
	.D(CO0),
	.Y(N_457)
);
defparam un136_TX_FIFO_DATA_0_o2_RNO.INIT=16'hA001;
  CFG4 \ping_counter_RNIKN7GI[2]  (
	.A(ping_counter[3]),
	.B(ping_counter[2]),
	.C(ping_counter[1]),
	.D(N_249),
	.Y(N_1006)
);
defparam \ping_counter_RNIKN7GI[2] .INIT=16'h00EA;
  CFG4 \ping_counter_RNIHK7GI[2]  (
	.A(ping_counter[2]),
	.B(ping_counter[1]),
	.C(CO0),
	.D(N_249),
	.Y(N_764)
);
defparam \ping_counter_RNIHK7GI[2] .INIT=16'h00C4;
  CFG3 \ping_counter_RNIU0B4E[3]  (
	.A(ping_counter[3]),
	.B(ping_counter[1]),
	.C(N_249),
	.Y(N_761)
);
defparam \ping_counter_RNIU0B4E[3] .INIT=8'h08;
  CFG4 \ping_counter_RNIV318R[2]  (
	.A(ping_counter[2]),
	.B(ping_counter[1]),
	.C(N_1000),
	.D(N_249),
	.Y(N_911)
);
defparam \ping_counter_RNIV318R[2] .INIT=16'h00F4;
// @22:161
  CFG3 \ping_counter_RNO[1]  (
	.A(ping_counter_RNIMOIFH_Z[2]),
	.B(ping_counter[1]),
	.C(CO0),
	.Y(N_303_i)
);
defparam \ping_counter_RNO[1] .INIT=8'h28;
// @22:161
  CFG3 \ping_counter_RNO[3]  (
	.A(ping_counter_RNIMOIFH_Z[2]),
	.B(ping_counter[3]),
	.C(N_502),
	.Y(N_288_i)
);
defparam \ping_counter_RNO[3] .INIT=8'h82;
// @22:161
  CFG4 \ping_counter_RNO[2]  (
	.A(ping_counter[1]),
	.B(ping_counter[2]),
	.C(ping_counter_RNIMOIFH_Z[2]),
	.D(CO0),
	.Y(N_286_i)
);
defparam \ping_counter_RNO[2] .INIT=16'h60C0;
  CFG4 \ping_counter_RNIMAHJF2[0]  (
	.A(CO0),
	.B(N_761),
	.C(m45_i_0),
	.D(N_911),
	.Y(N_290)
);
defparam \ping_counter_RNIMAHJF2[0] .INIT=16'hFEFC;
// @22:130
  CFG4 \state_RNO[0]  (
	.A(state_Z[0]),
	.B(state_Z[1]),
	.C(ping_counter_RNIMOIFH_Z[2]),
	.D(N_771),
	.Y(N_104_i)
);
defparam \state_RNO[0] .INIT=16'h3320;
// @11:149
  CFG3 \ping_counter_RNIJ4EQ42[0]  (
	.A(N_911),
	.B(CO0),
	.C(N_597),
	.Y(N_32_i)
);
defparam \ping_counter_RNIJ4EQ42[0] .INIT=8'h0D;
// @22:67
  msg_read msg_read_inst (
	.OPB_DO(OPB_DO[31:0]),
	.OPB_ADDR(OPB_ADDR[31:0]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.N_461(N_461),
	.rx_fifo_empty(rx_fifo_empty),
	.OPB_RE_1z(OPB_RE_0),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_arst(RESET_N_arst),
	.OPB_WE_i(OPB_WE_i),
	.OPB_WE_1z(OPB_WE)
);
// @22:82
  msg_write msg_write_inst (
	.GPIO_IN(GPIO_IN[23:8]),
	.OPB_DO(OPB_DO[31:0]),
	.un1_OSC_CT_IN(un1_OSC_CT_IN[7:0]),
	.ping_counter_0(ping_counter[1]),
	.SP_IN_23(SP_IN_23),
	.SP_IN_19(SP_IN_19),
	.SP_IN_22(SP_IN_22),
	.SP_IN_21(SP_IN_21),
	.SP_IN_18(SP_IN_18),
	.SP_IN_16(SP_IN_16),
	.SP_IN_20(SP_IN_20),
	.SP_IN_17(SP_IN_17),
	.SP_IN_7(SP_IN_7),
	.SP_IN_2(SP_IN_2),
	.SP_IN_4(SP_IN_4),
	.SP_IN_3(SP_IN_3),
	.SP_IN_6(SP_IN_6),
	.SP_IN_1(SP_IN_1),
	.SP_IN_0(SP_IN_0),
	.SP_IN_5(SP_IN_5),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[31:8]),
	.SP_IN_m(SP_IN_m[23:16]),
	.OPB_ADDR(OPB_ADDR[31:0]),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[31:8]),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[31:8]),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[31:8]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[31:8]),
	.LIFT_MOT_IN(LIFT_MOT_IN[31:8]),
	.MSSB_SRV_IN(MSSB_SRV_IN[31:8]),
	.MSSB_STN_IN(MSSB_STN_IN[31:8]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[31:8]),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[31:8]),
	.ADC_IN_7(ADC_IN_7),
	.ADC_IN_2(ADC_IN_2),
	.ADC_IN_4(ADC_IN_4),
	.ADC_IN_3(ADC_IN_3),
	.ADC_IN_6(ADC_IN_6),
	.ADC_IN_1(ADC_IN_1),
	.ADC_IN_0(ADC_IN_0),
	.ADC_IN_5(ADC_IN_5),
	.ADC_IN_23(ADC_IN_23),
	.EEP_IN_0(EEP_IN_0),
	.OSC_CT_IN(OSC_CT_IN[15:8]),
	.ILIM_DAC_IN(ILIM_DAC_IN[23:8]),
	.un47_DEC_DO(un47_DEC_DO),
	.N_301(N_301),
	.N_911(N_911),
	.N_761(N_761),
	.N_581_i(N_581_i),
	.N_994(N_994),
	.N_595_i(N_595_i),
	.N_1000(N_1000),
	.N_34_i(N_34_i),
	.N_21_i_0(N_21_i_0),
	.m45_i_0(m45_i_0),
	.N_1006(N_1006),
	.CO0(CO0),
	.N_597(N_597),
	.N_1003(N_1003),
	.N_502(N_502),
	.N_298(N_298),
	.N_249(N_249),
	.N_764(N_764),
	.N_765(N_765),
	.un1_SP1_RE_d1(un1_SP1_RE_d1),
	.EEP_RE_d1(EEP_RE_d1),
	.ADC_RE_d1(ADC_RE_d1),
	.COUNTER_RE_d1(COUNTER_RE_d1),
	.GANTRY_BRK1_IF_RE_d1(GANTRY_BRK1_IF_RE_d1),
	.ILIM_DAC_RE_d1(ILIM_DAC_RE_d1),
	.GANTRY_BRK2_IF_RE_d1(GANTRY_BRK2_IF_RE_d1),
	.GANTRY_BRK1_RET_IF_RE_d1(GANTRY_BRK1_RET_IF_RE_d1),
	.GANTRY_BRK3_IF_RE_d1(GANTRY_BRK3_IF_RE_d1),
	.GANTRY_BRK2_RET_IF_RE_d1(GANTRY_BRK2_RET_IF_RE_d1),
	.GANTRY_MOT_IF_RE_d1(GANTRY_MOT_IF_RE_d1),
	.GANTRY_BRK3_RET_IF_RE_d1(GANTRY_BRK3_RET_IF_RE_d1),
	.MSSB_STN_RE_d1(MSSB_STN_RE_d1),
	.LIFT_MOT_IF_RE_d1(LIFT_MOT_IF_RE_d1),
	.MSSB_SRV_RE_d1(MSSB_SRV_RE_d1),
	.OPB_RE(OPB_RE),
	.tx_fifo_full(tx_fifo_full),
	.OPB_WE(OPB_WE),
	.OPB_WE_i(OPB_WE_i),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_arst(RESET_N_arst)
);
// @22:114
  CLOCK_DIV_0 clkgen_1hz (
	.PULSE_1HZ(PULSE_1HZ),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* opb_emu_target */

module work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY (
  rgraynext,
  rbin,
  DATA_STREAM_IN,
  DATA_STREAM_OUT,
  N_70_i,
  N_77_i,
  N_76_i,
  N_74_i,
  N_61,
  DATA_STREAM_OUT_ACK,
  N_55_i,
  RESET_N_c,
  DBUG_HEADER2_c,
  tx_fifo_empty,
  DATA_STREAM_OUT_STB,
  DBUG_HEADER4_c,
  FPGA_100M_CLK,
  RESET_N_arst
)
;
output [3:0] rgraynext ;
input [4:0] rbin ;
input [7:0] DATA_STREAM_IN ;
output [7:0] DATA_STREAM_OUT ;
output N_70_i ;
output N_77_i ;
output N_76_i ;
output N_74_i ;
output N_61 ;
input DATA_STREAM_OUT_ACK ;
output N_55_i ;
input RESET_N_c ;
input DBUG_HEADER2_c ;
input tx_fifo_empty ;
output DATA_STREAM_OUT_STB ;
output DBUG_HEADER4_c ;
input FPGA_100M_CLK ;
input RESET_N_arst ;
wire N_70_i ;
wire N_77_i ;
wire N_76_i ;
wire N_74_i ;
wire N_61 ;
wire DATA_STREAM_OUT_ACK ;
wire N_55_i ;
wire RESET_N_c ;
wire DBUG_HEADER2_c ;
wire tx_fifo_empty ;
wire DATA_STREAM_OUT_STB ;
wire DBUG_HEADER4_c ;
wire FPGA_100M_CLK ;
wire RESET_N_arst ;
wire [3:0] baud_counter_Z;
wire [3:3] baud_counter_i;
wire [5:0] oversample_baud_counter_Z;
wire [0:0] oversample_baud_counter_i;
wire [1:0] uart_rx_state_Z;
wire [0:0] uart_rx_state_ns;
wire [4:0] uart_tx_state_Z;
wire [4:4] uart_tx_state_ns_Z;
wire [3:1] uart_tx_state_RNO_Z;
wire [3:1] oversample_baud_counter_3_Z;
wire [7:0] uart_tx_data_block_Z;
wire [6:0] uart_tx_data_block_5_Z;
wire [2:0] uart_rx_count_Z;
wire [2:0] uart_tx_count_Z;
wire [3:0] uart_rx_sync_clock_Z;
wire [0:0] baud_counter_4;
wire [1:0] uart_rx_filter_Z;
wire oversample_baud_tick_Z ;
wire VCC ;
wire oversample_baud_counter6 ;
wire GND ;
wire DATA_STREAM_IN_ACK ;
wire uart_rx_data_in_ack_0_sqmuxa ;
wire N_15_mux ;
wire un6_baud_tick ;
wire N_99_i ;
wire un1_oversample_baud_counter_axbxc5_Z ;
wire un1_oversample_baud_counter_axbxc4_Z ;
wire un1_oversample_baud_counter_axbxc2_Z ;
wire N_81_mux_i ;
wire uart_tx_data_RNO_0_Z ;
wire uart_rx_bit_Z ;
wire uart_rx_bit_1 ;
wire un1_uart_rx_state_1_i_0_Z ;
wire un1_uart_rx_data_in_ack_0_sqmuxa_0_Z ;
wire N_161_i ;
wire N_21_i_i ;
wire N_60_i ;
wire N_57_i ;
wire N_126_i_i ;
wire N_125_i_i ;
wire N_123_i_i ;
wire uart_rx_sync_clock_0_sqmuxa ;
wire N_86_mux_i ;
wire N_49_i ;
wire N_80_mux_i ;
wire N_29_0_i ;
wire N_52_i ;
wire oversample_baud_counter6_3 ;
wire N_134 ;
wire un29_oversample_baud_tick ;
wire N_5_0 ;
wire un1_uart_rx_state_1_i_a3_0 ;
wire m22_1 ;
wire N_143 ;
wire N_88_i ;
wire N_56 ;
wire i18_mux ;
wire N_51 ;
wire un4_uart_rx_sample_tick ;
wire m7_0_0 ;
wire m22_2 ;
wire N_162 ;
wire un1_oversample_baud_counter_c3_Z ;
wire N_124 ;
wire N_83 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_1 ;
  CFG1 \uart_rx_sync_clock_RNO[3]  (
	.A(baud_counter_Z[3]),
	.Y(baud_counter_i[3])
);
defparam \uart_rx_sync_clock_RNO[3] .INIT=2'h1;
  CFG1 \oversample_baud_counter_RNO[0]  (
	.A(oversample_baud_counter_Z[0]),
	.Y(oversample_baud_counter_i[0])
);
defparam \oversample_baud_counter_RNO[0] .INIT=2'h1;
// @36:300
  SLE oversample_baud_tick (
	.Q(oversample_baud_tick_Z),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_rx_data_in_ack (
	.Q(DATA_STREAM_IN_ACK),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_data_in_ack_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[1]  (
	.Q(uart_rx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_15_mux),
	.EN(uart_rx_state_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_state[0]  (
	.Q(uart_rx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[0]  (
	.Q(uart_tx_state_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[1]  (
	.Q(uart_tx_state_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[2]  (
	.Q(uart_tx_state_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_Z[3]),
	.EN(un6_baud_tick),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[3]  (
	.Q(uart_tx_state_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_state_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_state[4]  (
	.Q(uart_tx_state_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_99_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[5]  (
	.Q(oversample_baud_counter_Z[5]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_oversample_baud_counter_axbxc5_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[4]  (
	.Q(oversample_baud_counter_Z[4]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_oversample_baud_counter_axbxc4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[3]  (
	.Q(oversample_baud_counter_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_3_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[2]  (
	.Q(oversample_baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(un1_oversample_baud_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[1]  (
	.Q(oversample_baud_counter_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:300
  SLE \oversample_baud_counter[0]  (
	.Q(oversample_baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(oversample_baud_counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE uart_tx_data (
	.Q(DBUG_HEADER4_c),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_81_mux_i),
	.EN(uart_tx_data_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE uart_rx_bit (
	.Q(uart_rx_bit_Z),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_1),
	.EN(oversample_baud_tick_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE uart_rx_data_out_stb (
	.Q(DATA_STREAM_OUT_STB),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_state_Z[1]),
	.EN(un1_uart_rx_state_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[2]  (
	.Q(uart_tx_data_block_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[2]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[1]  (
	.Q(uart_tx_data_block_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[1]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[0]  (
	.Q(uart_tx_data_block_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[0]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[7]  (
	.Q(DATA_STREAM_OUT[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_rx_bit_Z),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[6]  (
	.Q(DATA_STREAM_OUT[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[7]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[5]  (
	.Q(DATA_STREAM_OUT[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[6]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[4]  (
	.Q(DATA_STREAM_OUT[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[5]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[3]  (
	.Q(DATA_STREAM_OUT[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[4]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[2]  (
	.Q(DATA_STREAM_OUT[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[3]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[1]  (
	.Q(DATA_STREAM_OUT[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[2]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_data_block[0]  (
	.Q(DATA_STREAM_OUT[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_OUT[1]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[2]  (
	.Q(uart_rx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_21_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[1]  (
	.Q(uart_rx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_60_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_count[0]  (
	.Q(uart_rx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_57_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[2]  (
	.Q(uart_tx_count_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_126_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[1]  (
	.Q(uart_tx_count_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_125_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_count[0]  (
	.Q(uart_tx_count_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_123_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[3]  (
	.Q(uart_rx_sync_clock_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_i[3]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[2]  (
	.Q(uart_rx_sync_clock_Z[2]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[2]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[1]  (
	.Q(uart_rx_sync_clock_Z[1]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[1]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:353
  SLE \uart_rx_sync_clock[0]  (
	.Q(uart_rx_sync_clock_Z[0]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_Z[0]),
	.EN(uart_rx_sync_clock_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[7]  (
	.Q(uart_tx_data_block_Z[7]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(DATA_STREAM_IN[7]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[6]  (
	.Q(uart_tx_data_block_Z[6]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[6]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[5]  (
	.Q(uart_tx_data_block_Z[5]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[5]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[4]  (
	.Q(uart_tx_data_block_Z[4]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[4]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:222
  SLE \uart_tx_data_block[3]  (
	.Q(uart_tx_data_block_Z[3]),
	.ADn(VCC),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(uart_tx_data_block_5_Z[3]),
	.EN(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[3]  (
	.Q(baud_counter_Z[3]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_86_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[2]  (
	.Q(baud_counter_Z[2]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_49_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[1]  (
	.Q(baud_counter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_80_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:199
  SLE \baud_counter[0]  (
	.Q(baud_counter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(baud_counter_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[1]  (
	.Q(uart_rx_filter_Z[1]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_29_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:330
  SLE \uart_rx_filter[0]  (
	.Q(uart_rx_filter_Z[0]),
	.ADn(GND),
	.ALn(RESET_N_arst),
	.CLK(FPGA_100M_CLK),
	.D(N_52_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:304
  CFG4 \oversample_baud_counter_3[1]  (
	.A(oversample_baud_counter_Z[1]),
	.B(oversample_baud_counter_Z[4]),
	.C(oversample_baud_counter6_3),
	.D(oversample_baud_counter_Z[0]),
	.Y(oversample_baud_counter_3_Z[1])
);
defparam \oversample_baud_counter_3[1] .INIT=16'hAA45;
  CFG2 \baud_counter_RNIU0PLA[2]  (
	.A(baud_counter_Z[0]),
	.B(baud_counter_Z[2]),
	.Y(N_134)
);
defparam \baud_counter_RNIU0PLA[2] .INIT=4'h1;
  CFG2 \uart_rx_filter_RNIR66A2_0[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(un29_oversample_baud_tick)
);
defparam \uart_rx_filter_RNIR66A2_0[1] .INIT=4'h8;
  CFG2 \baud_counter_RNO[0]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[0]),
	.Y(baud_counter_4[0])
);
defparam \baud_counter_RNO[0] .INIT=4'h6;
// @36:233
  CFG2 uart_rx_data_in_ack_0_sqmuxa_0_a2 (
	.A(uart_tx_state_Z[4]),
	.B(tx_fifo_empty),
	.Y(uart_rx_data_in_ack_0_sqmuxa)
);
defparam uart_rx_data_in_ack_0_sqmuxa_0_a2.INIT=4'h2;
  CFG2 \baud_counter_RNIT9OV7[1]  (
	.A(oversample_baud_tick_Z),
	.B(baud_counter_Z[1]),
	.Y(N_5_0)
);
defparam \baud_counter_RNIT9OV7[1] .INIT=4'h2;
// @36:231
  CFG3 \uart_tx_data_block_5[0]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[0]),
	.C(uart_tx_data_block_Z[1]),
	.Y(uart_tx_data_block_5_Z[0])
);
defparam \uart_tx_data_block_5[0] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[1]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[1]),
	.C(uart_tx_data_block_Z[2]),
	.Y(uart_tx_data_block_5_Z[1])
);
defparam \uart_tx_data_block_5[1] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[2]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[2]),
	.C(uart_tx_data_block_Z[3]),
	.Y(uart_tx_data_block_5_Z[2])
);
defparam \uart_tx_data_block_5[2] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[3]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[3]),
	.C(uart_tx_data_block_Z[4]),
	.Y(uart_tx_data_block_5_Z[3])
);
defparam \uart_tx_data_block_5[3] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[4]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[4]),
	.C(uart_tx_data_block_Z[5]),
	.Y(uart_tx_data_block_5_Z[4])
);
defparam \uart_tx_data_block_5[4] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[5]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[5]),
	.C(uart_tx_data_block_Z[6]),
	.Y(uart_tx_data_block_5_Z[5])
);
defparam \uart_tx_data_block_5[5] .INIT=8'hD8;
// @36:231
  CFG3 \uart_tx_data_block_5[6]  (
	.A(uart_tx_state_Z[4]),
	.B(DATA_STREAM_IN[6]),
	.C(uart_tx_data_block_Z[7]),
	.Y(uart_tx_data_block_5_Z[6])
);
defparam \uart_tx_data_block_5[6] .INIT=8'hD8;
// @36:361
  CFG3 un1_uart_rx_state_1_i_a3_0_0 (
	.A(uart_rx_bit_Z),
	.B(uart_rx_state_Z[0]),
	.C(uart_rx_state_Z[1]),
	.Y(un1_uart_rx_state_1_i_a3_0)
);
defparam un1_uart_rx_state_1_i_a3_0_0.INIT=8'h84;
  CFG4 \uart_rx_sync_clock_RNIU6OMC[0]  (
	.A(uart_rx_sync_clock_Z[2]),
	.B(uart_rx_sync_clock_Z[0]),
	.C(baud_counter_Z[2]),
	.D(baud_counter_Z[0]),
	.Y(m22_1)
);
defparam \uart_rx_sync_clock_RNIU6OMC[0] .INIT=16'h8421;
// @30:2204
  CFG4 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6_3  (
	.A(oversample_baud_counter_Z[5]),
	.B(oversample_baud_counter_Z[2]),
	.C(oversample_baud_counter_Z[3]),
	.D(oversample_baud_counter_Z[1]),
	.Y(oversample_baud_counter6_3)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6_3 .INIT=16'h0001;
  CFG3 \uart_tx_state_RNO_0[1]  (
	.A(uart_tx_count_Z[2]),
	.B(uart_tx_count_Z[1]),
	.C(uart_tx_count_Z[0]),
	.Y(N_143)
);
defparam \uart_tx_state_RNO_0[1] .INIT=8'h80;
// @36:353
  CFG4 uart_rx_state_tr3 (
	.A(oversample_baud_tick_Z),
	.B(uart_rx_state_Z[1]),
	.C(uart_rx_bit_Z),
	.D(uart_rx_state_Z[0]),
	.Y(uart_rx_sync_clock_0_sqmuxa)
);
defparam uart_rx_state_tr3.INIT=16'h0002;
  CFG3 uart_rx_bit_RNO (
	.A(uart_rx_bit_Z),
	.B(N_88_i),
	.C(un29_oversample_baud_tick),
	.Y(uart_rx_bit_1)
);
defparam uart_rx_bit_RNO.INIT=8'hC8;
  CFG3 uart_rx_data_in_ack_RNI79DUG_0 (
	.A(DATA_STREAM_IN_ACK),
	.B(tx_fifo_empty),
	.C(rbin[0]),
	.Y(N_56)
);
defparam uart_rx_data_in_ack_RNI79DUG_0.INIT=8'h20;
// @36:342
  CFG2 \uart_rx_filter_RNIR66A2[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(uart_rx_filter_Z[1]),
	.Y(N_88_i)
);
defparam \uart_rx_filter_RNIR66A2[1] .INIT=4'hE;
  CFG4 \uart_rx_filter_RNO_0[1]  (
	.A(uart_rx_filter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(N_88_i),
	.D(un29_oversample_baud_tick),
	.Y(i18_mux)
);
defparam \uart_rx_filter_RNO_0[1] .INIT=16'h40C8;
  CFG4 \uart_rx_filter_RNO_0[0]  (
	.A(N_88_i),
	.B(un29_oversample_baud_tick),
	.C(DBUG_HEADER2_c),
	.D(oversample_baud_tick_Z),
	.Y(N_51)
);
defparam \uart_rx_filter_RNO_0[0] .INIT=16'h3A00;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m7_0_0  (
	.A(uart_rx_sync_clock_0_sqmuxa),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(m7_0_0)
);
defparam \uart_rx_state_ns_1_0_.m7_0_0 .INIT=8'hBA;
  CFG4 \uart_rx_sync_clock_RNI6NU8N[3]  (
	.A(baud_counter_Z[3]),
	.B(m22_1),
	.C(RESET_N_c),
	.D(uart_rx_sync_clock_Z[3]),
	.Y(m22_2)
);
defparam \uart_rx_sync_clock_RNI6NU8N[3] .INIT=16'h8040;
  CFG4 \baud_counter_RNI1687S[3]  (
	.A(N_134),
	.B(N_5_0),
	.C(RESET_N_c),
	.D(baud_counter_Z[3]),
	.Y(un6_baud_tick)
);
defparam \baud_counter_RNI1687S[3] .INIT=16'h0080;
// @30:2204
  CFG3 \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6  (
	.A(oversample_baud_counter_Z[4]),
	.B(oversample_baud_counter_Z[0]),
	.C(oversample_baud_counter6_3),
	.Y(oversample_baud_counter6)
);
defparam \RX_CLOCK_DIVIDER.op_eq.oversample_baud_counter6 .INIT=8'h10;
// @36:308
  CFG3 un1_oversample_baud_counter_axbxc2 (
	.A(oversample_baud_counter_Z[2]),
	.B(oversample_baud_counter_Z[1]),
	.C(oversample_baud_counter_Z[0]),
	.Y(un1_oversample_baud_counter_axbxc2_Z)
);
defparam un1_oversample_baud_counter_axbxc2.INIT=8'hA9;
// @36:437
  CFG4 \uart_rx_count_RNIK6PFE1[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_count_Z[0]),
	.D(uart_rx_state_Z[0]),
	.Y(N_162)
);
defparam \uart_rx_count_RNIK6PFE1[0] .INIT=16'hFF7F;
// @36:353
  CFG3 \uart_rx_state_ns_1_0_.m10_0_0  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_bit_Z),
	.Y(N_15_mux)
);
defparam \uart_rx_state_ns_1_0_.m10_0_0 .INIT=8'h26;
  CFG4 uart_rx_data_in_ack_RNI79J8J (
	.A(tx_fifo_empty),
	.B(DATA_STREAM_IN_ACK),
	.C(rbin[0]),
	.D(rbin[1]),
	.Y(rgraynext[0])
);
defparam uart_rx_data_in_ack_RNI79J8J.INIT=16'h0BF4;
// @36:353
  CFG3 \uart_rx_state_RNIKEFAC1[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_state_Z[0]),
	.Y(N_161_i)
);
defparam \uart_rx_state_RNIKEFAC1[0] .INIT=8'h08;
// @36:199
  CFG3 \baud_counter_RNO[1]  (
	.A(baud_counter_Z[0]),
	.B(oversample_baud_tick_Z),
	.C(baud_counter_Z[1]),
	.Y(N_80_mux_i)
);
defparam \baud_counter_RNO[1] .INIT=8'hB4;
// @11:186
  CFG3 uart_rx_data_in_ack_RNI79DUG (
	.A(DATA_STREAM_IN_ACK),
	.B(tx_fifo_empty),
	.C(rbin[0]),
	.Y(N_55_i)
);
defparam uart_rx_data_in_ack_RNI79DUG.INIT=8'hD2;
// @36:222
  CFG3 uart_tx_data_RNO (
	.A(uart_tx_data_block_Z[0]),
	.B(uart_tx_state_Z[0]),
	.C(uart_tx_state_Z[1]),
	.Y(N_81_mux_i)
);
defparam uart_tx_data_RNO.INIT=8'hEC;
  CFG3 uart_tx_data_RNO_0 (
	.A(uart_tx_state_Z[4]),
	.B(un6_baud_tick),
	.C(uart_tx_state_Z[3]),
	.Y(uart_tx_data_RNO_0_Z)
);
defparam uart_tx_data_RNO_0.INIT=8'h04;
  CFG4 \uart_rx_sync_clock_RNI3K6901[1]  (
	.A(oversample_baud_tick_Z),
	.B(m22_2),
	.C(uart_rx_sync_clock_Z[1]),
	.D(baud_counter_Z[1]),
	.Y(un4_uart_rx_sample_tick)
);
defparam \uart_rx_sync_clock_RNI3K6901[1] .INIT=16'h8008;
// @36:308
  CFG3 un1_oversample_baud_counter_c3 (
	.A(oversample_baud_counter_Z[2]),
	.B(oversample_baud_counter_Z[1]),
	.C(oversample_baud_counter_Z[0]),
	.Y(un1_oversample_baud_counter_c3_Z)
);
defparam un1_oversample_baud_counter_c3.INIT=8'hFE;
// @36:361
  CFG4 un1_uart_rx_state_1_i_0 (
	.A(uart_rx_state_Z[1]),
	.B(DATA_STREAM_OUT_ACK),
	.C(un4_uart_rx_sample_tick),
	.D(un1_uart_rx_state_1_i_a3_0),
	.Y(un1_uart_rx_state_1_i_0_Z)
);
defparam un1_uart_rx_state_1_i_0.INIT=16'hF444;
  CFG3 uart_rx_data_in_ack_RNI8APIL_1 (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_56),
	.Y(rgraynext[1])
);
defparam uart_rx_data_in_ack_RNI8APIL_1.INIT=8'h56;
  CFG3 uart_rx_data_in_ack_RNI8APIL (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_56),
	.Y(N_61)
);
defparam uart_rx_data_in_ack_RNI8APIL.INIT=8'h80;
// @11:186
  CFG2 uart_rx_data_in_ack_RNI79J8J_0 (
	.A(N_56),
	.B(rbin[1]),
	.Y(N_74_i)
);
defparam uart_rx_data_in_ack_RNI79J8J_0.INIT=4'h6;
// @36:199
  CFG3 \baud_counter_RNO[3]  (
	.A(baud_counter_Z[3]),
	.B(N_134),
	.C(N_5_0),
	.Y(N_86_mux_i)
);
defparam \baud_counter_RNO[3] .INIT=8'h6A;
// @36:199
  CFG3 \baud_counter_RNO[2]  (
	.A(baud_counter_Z[2]),
	.B(baud_counter_Z[0]),
	.C(N_5_0),
	.Y(N_49_i)
);
defparam \baud_counter_RNO[2] .INIT=8'h9A;
// @36:330
  CFG2 \uart_rx_filter_RNO[0]  (
	.A(N_51),
	.B(uart_rx_filter_Z[0]),
	.Y(N_52_i)
);
defparam \uart_rx_filter_RNO[0] .INIT=4'h6;
  CFG4 uart_rx_data_in_ack_RNIACVSN (
	.A(rbin[3]),
	.B(rbin[2]),
	.C(rbin[1]),
	.D(N_56),
	.Y(rgraynext[2])
);
defparam uart_rx_data_in_ack_RNIACVSN.INIT=16'h5666;
// @36:231
  CFG3 un1_uart_rx_data_in_ack_0_sqmuxa_0 (
	.A(uart_tx_state_Z[1]),
	.B(uart_rx_data_in_ack_0_sqmuxa),
	.C(un6_baud_tick),
	.Y(un1_uart_rx_data_in_ack_0_sqmuxa_0_Z)
);
defparam un1_uart_rx_data_in_ack_0_sqmuxa_0.INIT=8'hEC;
// @36:353
  CFG4 \uart_rx_count_RNO[0]  (
	.A(uart_rx_state_Z[1]),
	.B(un4_uart_rx_sample_tick),
	.C(uart_rx_count_Z[0]),
	.D(uart_rx_state_Z[0]),
	.Y(N_57_i)
);
defparam \uart_rx_count_RNO[0] .INIT=16'hF078;
// @11:186
  CFG3 uart_rx_data_in_ack_RNI8APIL_0 (
	.A(rbin[2]),
	.B(rbin[1]),
	.C(N_56),
	.Y(N_76_i)
);
defparam uart_rx_data_in_ack_RNI8APIL_0.INIT=8'h6A;
  CFG4 \uart_tx_state_RNO[3]  (
	.A(tx_fifo_empty),
	.B(uart_tx_state_Z[3]),
	.C(un6_baud_tick),
	.D(uart_tx_state_Z[4]),
	.Y(uart_tx_state_RNO_Z[3])
);
defparam \uart_tx_state_RNO[3] .INIT=16'h550C;
// @36:330
  CFG4 \uart_rx_filter_RNO[1]  (
	.A(DBUG_HEADER2_c),
	.B(uart_rx_filter_Z[1]),
	.C(uart_rx_filter_Z[0]),
	.D(i18_mux),
	.Y(N_29_0_i)
);
defparam \uart_rx_filter_RNO[1] .INIT=16'h69CC;
// @36:353
  CFG4 \uart_rx_state_ns_1_0_.m7_0  (
	.A(m7_0_0),
	.B(N_162),
	.C(uart_rx_count_Z[2]),
	.D(uart_rx_count_Z[1]),
	.Y(uart_rx_state_ns[0])
);
defparam \uart_rx_state_ns_1_0_.m7_0 .INIT=16'hBAAA;
// @36:222
  CFG4 \uart_tx_state_ns_o2[4]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_124)
);
defparam \uart_tx_state_ns_o2[4] .INIT=16'h7FFF;
  CFG3 uart_rx_data_in_ack_RNIDF57Q_0 (
	.A(rbin[4]),
	.B(rbin[3]),
	.C(N_61),
	.Y(rgraynext[3])
);
defparam uart_rx_data_in_ack_RNIDF57Q_0.INIT=8'h56;
// @36:353
  CFG3 \uart_rx_count_RNO[2]  (
	.A(uart_rx_count_Z[2]),
	.B(uart_rx_count_Z[1]),
	.C(N_162),
	.Y(N_21_i_i)
);
defparam \uart_rx_count_RNO[2] .INIT=8'hA6;
// @36:353
  CFG2 \uart_rx_count_RNO[1]  (
	.A(N_162),
	.B(uart_rx_count_Z[1]),
	.Y(N_60_i)
);
defparam \uart_rx_count_RNO[1] .INIT=4'h9;
// @36:222
  CFG3 \uart_tx_count_RNO[0]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[0]),
	.Y(N_123_i_i)
);
defparam \uart_tx_count_RNO[0] .INIT=8'h78;
// @36:304
  CFG3 \oversample_baud_counter_3[3]  (
	.A(oversample_baud_counter6),
	.B(un1_oversample_baud_counter_c3_Z),
	.C(oversample_baud_counter_Z[3]),
	.Y(oversample_baud_counter_3_Z[3])
);
defparam \oversample_baud_counter_3[3] .INIT=8'h41;
// @11:186
  CFG2 uart_rx_data_in_ack_RNIACVSN_0 (
	.A(N_61),
	.B(rbin[3]),
	.Y(N_77_i)
);
defparam uart_rx_data_in_ack_RNIACVSN_0.INIT=4'h6;
// @36:222
  CFG4 \uart_tx_state_RNO[4]  (
	.A(tx_fifo_empty),
	.B(uart_tx_state_Z[0]),
	.C(un6_baud_tick),
	.D(uart_tx_state_Z[4]),
	.Y(N_99_i)
);
defparam \uart_tx_state_RNO[4] .INIT=16'hEAC0;
// @36:308
  CFG3 un1_oversample_baud_counter_axbxc4 (
	.A(oversample_baud_counter_Z[3]),
	.B(un1_oversample_baud_counter_c3_Z),
	.C(oversample_baud_counter_Z[4]),
	.Y(un1_oversample_baud_counter_axbxc4_Z)
);
defparam un1_oversample_baud_counter_axbxc4.INIT=8'hE1;
// @11:196
  CFG3 uart_rx_data_in_ack_RNIDF57Q (
	.A(rbin[4]),
	.B(rbin[3]),
	.C(N_61),
	.Y(N_70_i)
);
defparam uart_rx_data_in_ack_RNIDF57Q.INIT=8'h6A;
// @36:222
  CFG4 \uart_tx_count_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(un6_baud_tick),
	.C(uart_tx_count_Z[1]),
	.D(uart_tx_count_Z[0]),
	.Y(N_125_i_i)
);
defparam \uart_tx_count_RNO[1] .INIT=16'h78F0;
  CFG4 \uart_tx_state_RNO[1]  (
	.A(uart_tx_state_Z[1]),
	.B(uart_tx_state_Z[2]),
	.C(un6_baud_tick),
	.D(N_143),
	.Y(uart_tx_state_RNO_Z[1])
);
defparam \uart_tx_state_RNO[1] .INIT=16'hC2E2;
// @36:222
  CFG4 \uart_tx_state_ns[4]  (
	.A(uart_tx_state_Z[0]),
	.B(uart_tx_count_Z[2]),
	.C(un6_baud_tick),
	.D(N_124),
	.Y(uart_tx_state_ns_Z[4])
);
defparam \uart_tx_state_ns[4] .INIT=16'h0ACE;
// @36:222
  CFG2 \uart_tx_count_RNO[2]  (
	.A(N_124),
	.B(uart_tx_count_Z[2]),
	.Y(N_126_i_i)
);
defparam \uart_tx_count_RNO[2] .INIT=4'h9;
// @36:308
  CFG4 un1_oversample_baud_counter_axbxc5 (
	.A(oversample_baud_counter_Z[3]),
	.B(un1_oversample_baud_counter_c3_Z),
	.C(oversample_baud_counter_Z[5]),
	.D(oversample_baud_counter_Z[4]),
	.Y(un1_oversample_baud_counter_axbxc5_Z)
);
defparam un1_oversample_baud_counter_axbxc5.INIT=16'hF0E1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY */

module cmd_server (
  OPB_DO,
  OPB_ADDR,
  GPIO_IN,
  un1_OSC_CT_IN,
  SP_IN_23,
  SP_IN_19,
  SP_IN_22,
  SP_IN_21,
  SP_IN_18,
  SP_IN_16,
  SP_IN_20,
  SP_IN_17,
  SP_IN_7,
  SP_IN_2,
  SP_IN_4,
  SP_IN_3,
  SP_IN_6,
  SP_IN_1,
  SP_IN_0,
  SP_IN_5,
  GANTRY_MOT_IN,
  SP_IN_m,
  GANTRY_BRK1_IN,
  GANTRY_BRK2_RET_IN,
  GANTRY_BRK3_IN,
  GANTRY_BRK3_RET_IN,
  LIFT_MOT_IN,
  MSSB_SRV_IN,
  MSSB_STN_IN,
  GANTRY_BRK1_RET_IN,
  GANTRY_BRK2_IN,
  ADC_IN_7,
  ADC_IN_2,
  ADC_IN_4,
  ADC_IN_3,
  ADC_IN_6,
  ADC_IN_1,
  ADC_IN_0,
  ADC_IN_5,
  ADC_IN_23,
  EEP_IN_0,
  OSC_CT_IN,
  ILIM_DAC_IN,
  DBUG_HEADER4_c,
  DBUG_HEADER2_c,
  RESET_N_c,
  OPB_RE,
  N_94_1,
  OPB_WE,
  DBUG_HEADER6_c,
  un47_DEC_DO,
  un1_SP1_RE_d1,
  EEP_RE_d1,
  ADC_RE_d1,
  COUNTER_RE_d1,
  GANTRY_BRK1_IF_RE_d1,
  ILIM_DAC_RE_d1,
  GANTRY_BRK2_IF_RE_d1,
  GANTRY_BRK1_RET_IF_RE_d1,
  GANTRY_BRK3_IF_RE_d1,
  GANTRY_BRK2_RET_IF_RE_d1,
  GANTRY_MOT_IF_RE_d1,
  GANTRY_BRK3_RET_IF_RE_d1,
  MSSB_STN_RE_d1,
  LIFT_MOT_IF_RE_d1,
  MSSB_SRV_RE_d1,
  RESET_N_arst,
  FPGA_100M_CLK
)
;
output [31:0] OPB_DO ;
output [31:0] OPB_ADDR ;
input [23:8] GPIO_IN ;
input [7:0] un1_OSC_CT_IN ;
input SP_IN_23 ;
input SP_IN_19 ;
input SP_IN_22 ;
input SP_IN_21 ;
input SP_IN_18 ;
input SP_IN_16 ;
input SP_IN_20 ;
input SP_IN_17 ;
input SP_IN_7 ;
input SP_IN_2 ;
input SP_IN_4 ;
input SP_IN_3 ;
input SP_IN_6 ;
input SP_IN_1 ;
input SP_IN_0 ;
input SP_IN_5 ;
input [31:8] GANTRY_MOT_IN ;
input [23:16] SP_IN_m ;
input [31:8] GANTRY_BRK1_IN ;
input [31:8] GANTRY_BRK2_RET_IN ;
input [31:8] GANTRY_BRK3_IN ;
input [31:8] GANTRY_BRK3_RET_IN ;
input [31:8] LIFT_MOT_IN ;
input [31:8] MSSB_SRV_IN ;
input [31:8] MSSB_STN_IN ;
input [31:8] GANTRY_BRK1_RET_IN ;
input [31:8] GANTRY_BRK2_IN ;
input ADC_IN_7 ;
input ADC_IN_2 ;
input ADC_IN_4 ;
input ADC_IN_3 ;
input ADC_IN_6 ;
input ADC_IN_1 ;
input ADC_IN_0 ;
input ADC_IN_5 ;
input ADC_IN_23 ;
input EEP_IN_0 ;
input [15:8] OSC_CT_IN ;
input [23:8] ILIM_DAC_IN ;
output DBUG_HEADER4_c ;
input DBUG_HEADER2_c ;
input RESET_N_c ;
output OPB_RE ;
output N_94_1 ;
output OPB_WE ;
input DBUG_HEADER6_c ;
input un47_DEC_DO ;
input un1_SP1_RE_d1 ;
input EEP_RE_d1 ;
input ADC_RE_d1 ;
input COUNTER_RE_d1 ;
input GANTRY_BRK1_IF_RE_d1 ;
input ILIM_DAC_RE_d1 ;
input GANTRY_BRK2_IF_RE_d1 ;
input GANTRY_BRK1_RET_IF_RE_d1 ;
input GANTRY_BRK3_IF_RE_d1 ;
input GANTRY_BRK2_RET_IF_RE_d1 ;
input GANTRY_MOT_IF_RE_d1 ;
input GANTRY_BRK3_RET_IF_RE_d1 ;
input MSSB_STN_RE_d1 ;
input LIFT_MOT_IF_RE_d1 ;
input MSSB_SRV_RE_d1 ;
input RESET_N_arst ;
input FPGA_100M_CLK ;
wire SP_IN_23 ;
wire SP_IN_19 ;
wire SP_IN_22 ;
wire SP_IN_21 ;
wire SP_IN_18 ;
wire SP_IN_16 ;
wire SP_IN_20 ;
wire SP_IN_17 ;
wire SP_IN_7 ;
wire SP_IN_2 ;
wire SP_IN_4 ;
wire SP_IN_3 ;
wire SP_IN_6 ;
wire SP_IN_1 ;
wire SP_IN_0 ;
wire SP_IN_5 ;
wire ADC_IN_7 ;
wire ADC_IN_2 ;
wire ADC_IN_4 ;
wire ADC_IN_3 ;
wire ADC_IN_6 ;
wire ADC_IN_1 ;
wire ADC_IN_0 ;
wire ADC_IN_5 ;
wire ADC_IN_23 ;
wire EEP_IN_0 ;
wire DBUG_HEADER4_c ;
wire DBUG_HEADER2_c ;
wire RESET_N_c ;
wire OPB_RE ;
wire N_94_1 ;
wire OPB_WE ;
wire DBUG_HEADER6_c ;
wire un47_DEC_DO ;
wire un1_SP1_RE_d1 ;
wire EEP_RE_d1 ;
wire ADC_RE_d1 ;
wire COUNTER_RE_d1 ;
wire GANTRY_BRK1_IF_RE_d1 ;
wire ILIM_DAC_RE_d1 ;
wire GANTRY_BRK2_IF_RE_d1 ;
wire GANTRY_BRK1_RET_IF_RE_d1 ;
wire GANTRY_BRK3_IF_RE_d1 ;
wire GANTRY_BRK2_RET_IF_RE_d1 ;
wire GANTRY_MOT_IF_RE_d1 ;
wire GANTRY_BRK3_RET_IF_RE_d1 ;
wire MSSB_STN_RE_d1 ;
wire LIFT_MOT_IF_RE_d1 ;
wire MSSB_SRV_RE_d1 ;
wire RESET_N_arst ;
wire FPGA_100M_CLK ;
wire [3:0] rgraynext;
wire [4:0] rbin;
wire [7:0] DATA_STREAM_IN;
wire [3:1] ping_counter;
wire [7:0] DATA_STREAM_OUT;
wire [7:0] rx_fifo_data;
wire tx_fifo_empty ;
wire tx_fifo_full ;
wire N_55_i ;
wire N_70_i ;
wire N_77_i ;
wire N_76_i ;
wire N_74_i ;
wire N_290 ;
wire N_581_i ;
wire N_595_i ;
wire N_34_i ;
wire N_32_i ;
wire N_298 ;
wire N_21_i_0 ;
wire N_301 ;
wire TX_FIFO_WR_FROM_OPB ;
wire N_456 ;
wire CO0 ;
wire N_61 ;
wire rx_fifo_empty ;
wire N_461 ;
wire DATA_STREAM_OUT_STB ;
wire DATA_STREAM_OUT_ACK ;
wire GND ;
wire VCC ;
// @23:64
  msg_buffer msg_buffer_inst (
	.rgraynext(rgraynext[3:0]),
	.rbin(rbin[4:0]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.ping_counter(ping_counter[3:1]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.tx_fifo_empty(tx_fifo_empty),
	.tx_fifo_full(tx_fifo_full),
	.N_55_i(N_55_i),
	.N_70_i(N_70_i),
	.N_77_i(N_77_i),
	.N_76_i(N_76_i),
	.N_74_i(N_74_i),
	.N_290(N_290),
	.N_581_i(N_581_i),
	.N_595_i(N_595_i),
	.N_34_i(N_34_i),
	.N_32_i(N_32_i),
	.N_298(N_298),
	.N_21_i_0(N_21_i_0),
	.N_301(N_301),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.N_456(N_456),
	.CO0(CO0),
	.N_61(N_61),
	.rx_fifo_empty(rx_fifo_empty),
	.N_461(N_461),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst),
	.DATA_STREAM_OUT_ACK_1z(DATA_STREAM_OUT_ACK)
);
// @23:83
  opb_emu_target opb_emu_target_inst (
	.ILIM_DAC_IN(ILIM_DAC_IN[23:8]),
	.OSC_CT_IN(OSC_CT_IN[15:8]),
	.EEP_IN_0(EEP_IN_0),
	.ADC_IN_7(ADC_IN_7),
	.ADC_IN_2(ADC_IN_2),
	.ADC_IN_4(ADC_IN_4),
	.ADC_IN_3(ADC_IN_3),
	.ADC_IN_6(ADC_IN_6),
	.ADC_IN_1(ADC_IN_1),
	.ADC_IN_0(ADC_IN_0),
	.ADC_IN_5(ADC_IN_5),
	.ADC_IN_23(ADC_IN_23),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[31:8]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[31:8]),
	.MSSB_STN_IN(MSSB_STN_IN[31:8]),
	.MSSB_SRV_IN(MSSB_SRV_IN[31:8]),
	.LIFT_MOT_IN(LIFT_MOT_IN[31:8]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[31:8]),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[31:8]),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[31:8]),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[31:8]),
	.SP_IN_m(SP_IN_m[23:16]),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[31:8]),
	.SP_IN_23(SP_IN_23),
	.SP_IN_19(SP_IN_19),
	.SP_IN_22(SP_IN_22),
	.SP_IN_21(SP_IN_21),
	.SP_IN_18(SP_IN_18),
	.SP_IN_16(SP_IN_16),
	.SP_IN_20(SP_IN_20),
	.SP_IN_17(SP_IN_17),
	.SP_IN_7(SP_IN_7),
	.SP_IN_2(SP_IN_2),
	.SP_IN_4(SP_IN_4),
	.SP_IN_3(SP_IN_3),
	.SP_IN_6(SP_IN_6),
	.SP_IN_1(SP_IN_1),
	.SP_IN_0(SP_IN_0),
	.SP_IN_5(SP_IN_5),
	.un1_OSC_CT_IN(un1_OSC_CT_IN[7:0]),
	.GPIO_IN(GPIO_IN[23:8]),
	.rx_fifo_data(rx_fifo_data[7:0]),
	.OPB_ADDR(OPB_ADDR[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.ping_counter(ping_counter[3:1]),
	.TX_FIFO_WR_FROM_OPB(TX_FIFO_WR_FROM_OPB),
	.tx_fifo_full(tx_fifo_full),
	.MSSB_SRV_RE_d1(MSSB_SRV_RE_d1),
	.LIFT_MOT_IF_RE_d1(LIFT_MOT_IF_RE_d1),
	.MSSB_STN_RE_d1(MSSB_STN_RE_d1),
	.GANTRY_BRK3_RET_IF_RE_d1(GANTRY_BRK3_RET_IF_RE_d1),
	.GANTRY_MOT_IF_RE_d1(GANTRY_MOT_IF_RE_d1),
	.GANTRY_BRK2_RET_IF_RE_d1(GANTRY_BRK2_RET_IF_RE_d1),
	.GANTRY_BRK3_IF_RE_d1(GANTRY_BRK3_IF_RE_d1),
	.GANTRY_BRK1_RET_IF_RE_d1(GANTRY_BRK1_RET_IF_RE_d1),
	.GANTRY_BRK2_IF_RE_d1(GANTRY_BRK2_IF_RE_d1),
	.ILIM_DAC_RE_d1(ILIM_DAC_RE_d1),
	.GANTRY_BRK1_IF_RE_d1(GANTRY_BRK1_IF_RE_d1),
	.COUNTER_RE_d1(COUNTER_RE_d1),
	.ADC_RE_d1(ADC_RE_d1),
	.EEP_RE_d1(EEP_RE_d1),
	.un1_SP1_RE_d1(un1_SP1_RE_d1),
	.N_298(N_298),
	.N_21_i_0(N_21_i_0),
	.N_34_i(N_34_i),
	.N_595_i(N_595_i),
	.N_581_i(N_581_i),
	.N_301(N_301),
	.un47_DEC_DO(un47_DEC_DO),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.rx_fifo_empty(rx_fifo_empty),
	.N_461(N_461),
	.N_32_i(N_32_i),
	.N_290(N_290),
	.OPB_WE(OPB_WE),
	.N_456(N_456),
	.CO0(CO0),
	.N_94_1(N_94_1),
	.OPB_RE_0(OPB_RE),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
// @23:48
  work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY cmn_uart_inst (
	.rgraynext(rgraynext[3:0]),
	.rbin(rbin[4:0]),
	.DATA_STREAM_IN(DATA_STREAM_IN[7:0]),
	.DATA_STREAM_OUT(DATA_STREAM_OUT[7:0]),
	.N_70_i(N_70_i),
	.N_77_i(N_77_i),
	.N_76_i(N_76_i),
	.N_74_i(N_74_i),
	.N_61(N_61),
	.DATA_STREAM_OUT_ACK(DATA_STREAM_OUT_ACK),
	.N_55_i(N_55_i),
	.RESET_N_c(RESET_N_c),
	.DBUG_HEADER2_c(DBUG_HEADER2_c),
	.tx_fifo_empty(tx_fifo_empty),
	.DATA_STREAM_OUT_STB(DATA_STREAM_OUT_STB),
	.DBUG_HEADER4_c(DBUG_HEADER4_c),
	.FPGA_100M_CLK(FPGA_100M_CLK),
	.RESET_N_arst(RESET_N_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* cmd_server */

module top (
  FPGA_100M_CLK,
  RESET_N,
  MSSB_COMM_FAULT,
  HSWAP_FAULT,
  POWER_GOOD,
  DBUG_HEADER2,
  DBUG_HEADER4,
  DBUG_HEADER6,
  DBUG_HEADER8,
  DBUG_HEADER10,
  WD_TRIG,
  EEP_CS_N,
  EEP_SI,
  EEP_SCK,
  EEP_SO,
  ST_DAC_CLK,
  DAC_SDI,
  DAC_CS_N,
  DAC_SDO,
  ADC_SDOUT,
  ST_ADC_CLK,
  ADC_CNVST,
  GNT_PWM_PHA_HI,
  GNT_PWM_PHA_LO,
  GNT_PWM_PHB_HI,
  GNT_PWM_PHB_LO,
  GNT_PWM_PHC_HI,
  GNT_PWM_PHC_LO,
  GNT_BRK1_PWM_HI,
  GNT_BRK1_PWM_LO,
  GNT_BRK1_RET_PWM_HI,
  GNT_BRK1_RET_PWM_LO,
  GNT_BRK2_PWM_HI,
  GNT_BRK2_PWM_LO,
  GNT_BRK2_RET_PWM_HI,
  GNT_BRK2_RET_PWM_LO,
  GNT_BRK3_PWM_HI,
  GNT_BRK3_PWM_LO,
  GNT_BRK3_RET_PWM_HI,
  GNT_BRK3_RET_PWM_LO,
  LFT_PWM_PHA_HI,
  LFT_PWM_PHA_LO,
  LFT_PWM_PHB_HI,
  LFT_PWM_PHB_LO,
  LFT_PWM_PHC_HI,
  LFT_PWM_PHC_LO,
  ST_MSSB_TX,
  MSSB_RX,
  ST_SRV_MSSB_TX,
  SRV_MSSB_RX,
  FAN_EN,
  P12V_ISO_EN,
  P24V_GOOD_N,
  FAN_FAIL_N,
  P24V_GNT_EMOPS_EN,
  GNT_EMOPS_EN,
  P24V_GNT_EMOPS_PG,
  P12V_ACT_DIODE_ON_N,
  GNT_MOT_PWR_EN,
  GNT_BRK_PWR_EN,
  GNT_SHUNT_EN,
  OC_V_GNT_MOT_DRV,
  OC_V_GNT_BRK_DRV,
  GNT_MOT_PWR_FLT_N,
  GNT_BRK_PWR_FLT_N,
  GNT_EMOPS_OV_L,
  P5V_ISO_MON_GNT,
  GNT_SHUNT_ON,
  P5V_ISO_MON_LFT,
  GNT_BRK_EXT_EN,
  GNT_BRK_SW_MON,
  PWM_BRK_EXT_FAULT,
  GNT_BRK1_FB_N,
  GNT_BRK2_FB_N,
  GNT_BRK3_FB_N,
  GNT_HW_EN_MON,
  LFT_ST_DISB_MON,
  LFT_HW_EN_MON,
  GNT_ST_DISB_MON,
  DMD_PWR_OK,
  SPARE_MON,
  SPDIO_FLT_N,
  SPD2_24V_STATUS_N,
  LFT_ST_DISB,
  LFT_HW_EN_N,
  GNT_ST_DISB,
  GNT_HW_EN_N,
  EMOPS_STAT1,
  EMOPS_STAT2,
  LFT_ROT_BRK_RLS,
  LAT_LNG_BRK_RLS,
  SRVC_CCH_GNT_N,
  EM_CCH_24V_EN,
  EM_DOWN_LIMIT,
  EM_UP_LIMIT,
  CCH_LFT_MOT_EN_N,
  CCH_LFT_DWN_N,
  CCH_LAT_LNG_FLOAT_N,
  EMO_GOOD_N,
  SITE_24V_PWR_OK_N,
  SPD_EMOPS_FLT_N,
  LFT_HALL_PWR_EN_N,
  LFT_HALL_PWR_OK,
  LFT_HALL_SNS1_N,
  LFT_HALL_SNS2_N,
  LFT_HALL_SNS3_N,
  P24V_LFT_EMOPS_EN,
  LFT_SHUNT_EN,
  LFT_EMOPS_EN,
  LFT_MOT_PWR_EN,
  P24V_LFT_EMOPS_PG,
  OC_V_LFT_MOT_DRV,
  LFT_SHUNT_ON,
  LFT_EMOPS_OV_L,
  LFT_MOT_PWR_FLT_N,
  EXOPS_GNT_24V_EN,
  GNT_CCW_LIMIT,
  GNT_CW_LIMIT,
  PAN_24V_SW,
  MAINS_LEVEL_FB,
  EXT_BRK1_DRV_EN,
  EXT_BRK2_DRV_EN,
  EXT_BRK3_DRV_EN,
  LFT_SER_CLK,
  LFT_SER_SYNC,
  LFT_SER_DATA0,
  LFT_SER_DATA1,
  LFT_SERIO_FLT_N,
  LFT_MTN_EN_N,
  LFT_SER_PAGE_SEL_N,
  LFT_DOWN_LIMIT,
  LFT_UP_LIMIT,
  AD_SEL0,
  AD_SEL1,
  AD_SEL2,
  AD_MUX1_N,
  AD_MUX2_N,
  AD_MUX3_N,
  AD_MUX4_N,
  AD_MUX5_N,
  DBUG_MISO,
  DBUG_MOSI,
  DBUG_CS_N,
  DBUG_SCLK,
  DBUG_ACTIVE,
  GPIO2,
  GPIO3,
  GPIO5
)
;
input FPGA_100M_CLK ;
input RESET_N ;
output MSSB_COMM_FAULT ;
output HSWAP_FAULT ;
output POWER_GOOD ;
input DBUG_HEADER2 ;
output DBUG_HEADER4 ;
output DBUG_HEADER6 ;
output DBUG_HEADER8 ;
input DBUG_HEADER10 ;
output WD_TRIG ;
output EEP_CS_N ;
output EEP_SI ;
output EEP_SCK ;
input EEP_SO ;
output ST_DAC_CLK ;
output DAC_SDI ;
output DAC_CS_N ;
input DAC_SDO ;
input ADC_SDOUT ;
output ST_ADC_CLK ;
output ADC_CNVST ;
output GNT_PWM_PHA_HI ;
output GNT_PWM_PHA_LO ;
output GNT_PWM_PHB_HI ;
output GNT_PWM_PHB_LO ;
output GNT_PWM_PHC_HI ;
output GNT_PWM_PHC_LO ;
output GNT_BRK1_PWM_HI ;
output GNT_BRK1_PWM_LO ;
output GNT_BRK1_RET_PWM_HI ;
output GNT_BRK1_RET_PWM_LO ;
output GNT_BRK2_PWM_HI ;
output GNT_BRK2_PWM_LO ;
output GNT_BRK2_RET_PWM_HI ;
output GNT_BRK2_RET_PWM_LO ;
output GNT_BRK3_PWM_HI ;
output GNT_BRK3_PWM_LO ;
output GNT_BRK3_RET_PWM_HI ;
output GNT_BRK3_RET_PWM_LO ;
output LFT_PWM_PHA_HI ;
output LFT_PWM_PHA_LO ;
output LFT_PWM_PHB_HI ;
output LFT_PWM_PHB_LO ;
output LFT_PWM_PHC_HI ;
output LFT_PWM_PHC_LO ;
output ST_MSSB_TX ;
input MSSB_RX ;
output ST_SRV_MSSB_TX ;
input SRV_MSSB_RX ;
output FAN_EN ;
output P12V_ISO_EN ;
input P24V_GOOD_N ;
input FAN_FAIL_N ;
output P24V_GNT_EMOPS_EN ;
output GNT_EMOPS_EN ;
input P24V_GNT_EMOPS_PG ;
input P12V_ACT_DIODE_ON_N ;
output GNT_MOT_PWR_EN ;
output GNT_BRK_PWR_EN ;
output GNT_SHUNT_EN ;
input OC_V_GNT_MOT_DRV ;
input OC_V_GNT_BRK_DRV ;
input GNT_MOT_PWR_FLT_N ;
input GNT_BRK_PWR_FLT_N ;
input GNT_EMOPS_OV_L ;
input P5V_ISO_MON_GNT ;
input GNT_SHUNT_ON ;
input P5V_ISO_MON_LFT ;
output GNT_BRK_EXT_EN ;
output GNT_BRK_SW_MON ;
input PWM_BRK_EXT_FAULT ;
input GNT_BRK1_FB_N ;
input GNT_BRK2_FB_N ;
input GNT_BRK3_FB_N ;
output GNT_HW_EN_MON ;
output LFT_ST_DISB_MON ;
output LFT_HW_EN_MON ;
output GNT_ST_DISB_MON ;
output DMD_PWR_OK ;
output SPARE_MON ;
input SPDIO_FLT_N ;
input SPD2_24V_STATUS_N ;
input LFT_ST_DISB ;
input LFT_HW_EN_N ;
input GNT_ST_DISB ;
input GNT_HW_EN_N ;
output EMOPS_STAT1 ;
output EMOPS_STAT2 ;
output LFT_ROT_BRK_RLS ;
output LAT_LNG_BRK_RLS ;
output SRVC_CCH_GNT_N ;
output EM_CCH_24V_EN ;
input EM_DOWN_LIMIT ;
input EM_UP_LIMIT ;
input CCH_LFT_MOT_EN_N ;
input CCH_LFT_DWN_N ;
input CCH_LAT_LNG_FLOAT_N ;
input EMO_GOOD_N ;
input SITE_24V_PWR_OK_N ;
input SPD_EMOPS_FLT_N ;
output LFT_HALL_PWR_EN_N ;
input LFT_HALL_PWR_OK ;
input LFT_HALL_SNS1_N ;
input LFT_HALL_SNS2_N ;
input LFT_HALL_SNS3_N ;
output P24V_LFT_EMOPS_EN ;
output LFT_SHUNT_EN ;
output LFT_EMOPS_EN ;
output LFT_MOT_PWR_EN ;
input P24V_LFT_EMOPS_PG ;
input OC_V_LFT_MOT_DRV ;
input LFT_SHUNT_ON ;
input LFT_EMOPS_OV_L ;
input LFT_MOT_PWR_FLT_N ;
output EXOPS_GNT_24V_EN ;
input GNT_CCW_LIMIT ;
input GNT_CW_LIMIT ;
output PAN_24V_SW ;
input MAINS_LEVEL_FB ;
output EXT_BRK1_DRV_EN ;
output EXT_BRK2_DRV_EN ;
output EXT_BRK3_DRV_EN ;
output LFT_SER_CLK ;
output LFT_SER_SYNC ;
output LFT_SER_DATA0 ;
output LFT_SER_DATA1 ;
input LFT_SERIO_FLT_N ;
input LFT_MTN_EN_N ;
input LFT_SER_PAGE_SEL_N ;
input LFT_DOWN_LIMIT ;
input LFT_UP_LIMIT ;
output AD_SEL0 ;
output AD_SEL1 ;
output AD_SEL2 ;
output AD_MUX1_N ;
output AD_MUX2_N ;
output AD_MUX3_N ;
output AD_MUX4_N ;
output AD_MUX5_N ;
output DBUG_MISO ;
input DBUG_MOSI ;
input DBUG_CS_N ;
input DBUG_SCLK ;
input DBUG_ACTIVE ;
output GPIO2 ;
output GPIO3 ;
output GPIO5 ;
wire FPGA_100M_CLK ;
wire RESET_N ;
wire MSSB_COMM_FAULT ;
wire HSWAP_FAULT ;
wire POWER_GOOD ;
wire DBUG_HEADER2 ;
wire DBUG_HEADER4 ;
wire DBUG_HEADER6 ;
wire DBUG_HEADER8 ;
wire DBUG_HEADER10 ;
wire WD_TRIG ;
wire EEP_CS_N ;
wire EEP_SI ;
wire EEP_SCK ;
wire EEP_SO ;
wire ST_DAC_CLK ;
wire DAC_SDI ;
wire DAC_CS_N ;
wire DAC_SDO ;
wire ADC_SDOUT ;
wire ST_ADC_CLK ;
wire ADC_CNVST ;
wire GNT_PWM_PHA_HI ;
wire GNT_PWM_PHA_LO ;
wire GNT_PWM_PHB_HI ;
wire GNT_PWM_PHB_LO ;
wire GNT_PWM_PHC_HI ;
wire GNT_PWM_PHC_LO ;
wire GNT_BRK1_PWM_HI ;
wire GNT_BRK1_PWM_LO ;
wire GNT_BRK1_RET_PWM_HI ;
wire GNT_BRK1_RET_PWM_LO ;
wire GNT_BRK2_PWM_HI ;
wire GNT_BRK2_PWM_LO ;
wire GNT_BRK2_RET_PWM_HI ;
wire GNT_BRK2_RET_PWM_LO ;
wire GNT_BRK3_PWM_HI ;
wire GNT_BRK3_PWM_LO ;
wire GNT_BRK3_RET_PWM_HI ;
wire GNT_BRK3_RET_PWM_LO ;
wire LFT_PWM_PHA_HI ;
wire LFT_PWM_PHA_LO ;
wire LFT_PWM_PHB_HI ;
wire LFT_PWM_PHB_LO ;
wire LFT_PWM_PHC_HI ;
wire LFT_PWM_PHC_LO ;
wire ST_MSSB_TX ;
wire MSSB_RX ;
wire ST_SRV_MSSB_TX ;
wire SRV_MSSB_RX ;
wire FAN_EN ;
wire P12V_ISO_EN ;
wire P24V_GOOD_N ;
wire FAN_FAIL_N ;
wire P24V_GNT_EMOPS_EN ;
wire GNT_EMOPS_EN ;
wire P24V_GNT_EMOPS_PG ;
wire P12V_ACT_DIODE_ON_N ;
wire GNT_MOT_PWR_EN ;
wire GNT_BRK_PWR_EN ;
wire GNT_SHUNT_EN ;
wire OC_V_GNT_MOT_DRV ;
wire OC_V_GNT_BRK_DRV ;
wire GNT_MOT_PWR_FLT_N ;
wire GNT_BRK_PWR_FLT_N ;
wire GNT_EMOPS_OV_L ;
wire P5V_ISO_MON_GNT ;
wire GNT_SHUNT_ON ;
wire P5V_ISO_MON_LFT ;
wire GNT_BRK_EXT_EN ;
wire GNT_BRK_SW_MON ;
wire PWM_BRK_EXT_FAULT ;
wire GNT_BRK1_FB_N ;
wire GNT_BRK2_FB_N ;
wire GNT_BRK3_FB_N ;
wire GNT_HW_EN_MON ;
wire LFT_ST_DISB_MON ;
wire LFT_HW_EN_MON ;
wire GNT_ST_DISB_MON ;
wire DMD_PWR_OK ;
wire SPARE_MON ;
wire SPDIO_FLT_N ;
wire SPD2_24V_STATUS_N ;
wire LFT_ST_DISB ;
wire LFT_HW_EN_N ;
wire GNT_ST_DISB ;
wire GNT_HW_EN_N ;
wire EMOPS_STAT1 ;
wire EMOPS_STAT2 ;
wire LFT_ROT_BRK_RLS ;
wire LAT_LNG_BRK_RLS ;
wire SRVC_CCH_GNT_N ;
wire EM_CCH_24V_EN ;
wire EM_DOWN_LIMIT ;
wire EM_UP_LIMIT ;
wire CCH_LFT_MOT_EN_N ;
wire CCH_LFT_DWN_N ;
wire CCH_LAT_LNG_FLOAT_N ;
wire EMO_GOOD_N ;
wire SITE_24V_PWR_OK_N ;
wire SPD_EMOPS_FLT_N ;
wire LFT_HALL_PWR_EN_N ;
wire LFT_HALL_PWR_OK ;
wire LFT_HALL_SNS1_N ;
wire LFT_HALL_SNS2_N ;
wire LFT_HALL_SNS3_N ;
wire P24V_LFT_EMOPS_EN ;
wire LFT_SHUNT_EN ;
wire LFT_EMOPS_EN ;
wire LFT_MOT_PWR_EN ;
wire P24V_LFT_EMOPS_PG ;
wire OC_V_LFT_MOT_DRV ;
wire LFT_SHUNT_ON ;
wire LFT_EMOPS_OV_L ;
wire LFT_MOT_PWR_FLT_N ;
wire EXOPS_GNT_24V_EN ;
wire GNT_CCW_LIMIT ;
wire GNT_CW_LIMIT ;
wire PAN_24V_SW ;
wire MAINS_LEVEL_FB ;
wire EXT_BRK1_DRV_EN ;
wire EXT_BRK2_DRV_EN ;
wire EXT_BRK3_DRV_EN ;
wire LFT_SER_CLK ;
wire LFT_SER_SYNC ;
wire LFT_SER_DATA0 ;
wire LFT_SER_DATA1 ;
wire LFT_SERIO_FLT_N ;
wire LFT_MTN_EN_N ;
wire LFT_SER_PAGE_SEL_N ;
wire LFT_DOWN_LIMIT ;
wire LFT_UP_LIMIT ;
wire AD_SEL0 ;
wire AD_SEL1 ;
wire AD_SEL2 ;
wire AD_MUX1_N ;
wire AD_MUX2_N ;
wire AD_MUX3_N ;
wire AD_MUX4_N ;
wire AD_MUX5_N ;
wire DBUG_MISO ;
wire DBUG_MOSI ;
wire DBUG_CS_N ;
wire DBUG_SCLK ;
wire DBUG_ACTIVE ;
wire GPIO2 ;
wire GPIO3 ;
wire GPIO5 ;
wire [31:0] OPB_ADDR;
wire [3:2] gantry_mot_if_0_OPB_ADDR;
wire [15:0] OSC_CT_IN;
wire [31:0] SP_IN;
wire [23:0] ILIM_DAC_IN;
wire [31:0] ADC_IN;
wire [31:0] GANTRY_MOT_IN;
wire [31:0] GANTRY_BRK1_IN;
wire [31:0] GANTRY_BRK2_IN;
wire [31:0] GANTRY_BRK3_IN;
wire [31:0] GANTRY_BRK1_RET_IN;
wire [31:0] GANTRY_BRK2_RET_IN;
wire [31:0] GANTRY_BRK3_RET_IN;
wire [31:0] LIFT_MOT_IN;
wire [31:0] MSSB_STN_IN;
wire [31:0] MSSB_SRV_IN;
wire [31:0] EEP_IN;
wire [23:0] GPIO_IN;
wire [5:0] gnt_brk_pwr_override;
wire [0:0] gantry_brk2_ret_if_0_pwm_config;
wire [0:0] gantry_brk1_if_0_pwm_config;
wire [15:0] mssb_if_0_mssb_config_7;
wire [2:0] adc_0_control_4;
wire [1:1] lift_mot_if_0_pwm_config;
wire [1:1] gantry_mot_if_0_pwm_config;
wire [5:1] gnt_brk_pwr_en_2;
wire [23:16] adder_decode_0_SP_IN_m;
wire [7:0] adder_decode_0_un1_OSC_CT_IN;
wire [31:0] OPB_DO;
wire NN_1 ;
wire NN_2 ;
wire GND ;
wire VCC ;
wire OPB_RE ;
wire cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE ;
wire COUNTER_RE ;
wire SP1_WE ;
wire ILIM_DAC_RE ;
wire ADC_RE ;
wire ADC_WE_0_a2 ;
wire GANTRY_MOT_IF_RE ;
wire GANTRY_BRK1_IF_RE ;
wire GANTRY_BRK2_IF_RE ;
wire GANTRY_BRK3_IF_RE ;
wire GANTRY_BRK1_RET_IF_RE ;
wire GANTRY_BRK2_RET_IF_RE ;
wire GANTRY_BRK3_RET_IF_RE ;
wire LIFT_MOT_IF_RE ;
wire EEP_WE ;
wire PWR_IF_RE ;
wire PWR_IF_WE ;
wire GANTRY_EMOPS_IF_RE ;
wire GANTRY_EMOPS_IF_WE ;
wire GANTRY_96V_IF_RE ;
wire GANTRY_96V_IF_WE ;
wire GANTRY_BRAKE_IF_RE ;
wire GANTRY_BRAKE_IF_WE ;
wire SPD_DMD_IF_RE ;
wire SPD_DMD_IF_WE ;
wire SPD_EMOPS_IF_RE ;
wire SPD_EMOPS_IF_WE ;
wire LIFT_MOTOR_SENSOR_IF_RE ;
wire LIFT_MOTOR_SENSOR_IF_WE ;
wire LIFT_96V_IF_RE ;
wire LIFT_96V_IF_WE ;
wire STAND_IF_RE ;
wire STAND_IF_WE ;
wire SERVICE_PENDANT_IF_RE ;
wire SERVICE_PENDANT_IF_WE ;
wire MAINS_LEVEL_IF_RE ;
wire MAINS_LEVEL_IF_WE ;
wire EXT_BRAKE_IF_RE ;
wire EXT_BRAKE_IF_WE ;
wire CCHL_IF_RE ;
wire CCHL_IF_WE ;
wire ADCSELMUX_IF_RE ;
wire ADCSELMUX_IF_WE ;
wire DEBUG_IF_RE ;
wire DEBUG_IF_WE ;
wire GPIO_FREE_IF_RE ;
wire GPIO_FREE_IF_WE ;
wire PULSE_100US ;
wire gnt_mot_pwr_en_1 ;
wire gnt_brk_pwr_en_1 ;
wire RESET_N_arst ;
wire scratch_pad_0_dev_sp14 ;
wire gantry_brk2_ret_if_0_pwm_0_filt_brk_over_curr ;
wire gantry_brk1_if_0_pwm_0_filt_brk_over_curr ;
wire adder_decode_0_ILIM_DAC_RE_d1 ;
wire adder_decode_0_COUNTER_RE_d1 ;
wire adder_decode_0_ADC_RE_d1 ;
wire adder_decode_0_GANTRY_MOT_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK1_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK2_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK3_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK1_RET_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK2_RET_IF_RE_d1 ;
wire adder_decode_0_GANTRY_BRK3_RET_IF_RE_d1 ;
wire adder_decode_0_LIFT_MOT_IF_RE_d1 ;
wire adder_decode_0_MSSB_STN_RE_d1 ;
wire adder_decode_0_MSSB_SRV_RE_d1 ;
wire adder_decode_0_EEP_RE_d1 ;
wire lift_mot_if_0_pwm_0_filt_mot_over_curr ;
wire gantry_mot_if_0_pwm_0_filt_mot_over_curr ;
wire FPGA_100M_CLK_ibuf_Z ;
wire RESET_N_c ;
wire DBUG_HEADER2_c ;
wire DBUG_HEADER10_ibuf_Z ;
wire EEP_SO_c ;
wire MSSB_RX_c ;
wire SRV_MSSB_RX_c ;
wire P24V_GOOD_N_c ;
wire FAN_FAIL_N_c ;
wire P24V_GNT_EMOPS_PG_c ;
wire P12V_ACT_DIODE_ON_N_c ;
wire OC_V_GNT_MOT_DRV_c ;
wire OC_V_GNT_BRK_DRV_c ;
wire GNT_MOT_PWR_FLT_N_c ;
wire GNT_BRK_PWR_FLT_N_c ;
wire GNT_EMOPS_OV_L_c ;
wire P5V_ISO_MON_GNT_c ;
wire GNT_SHUNT_ON_c ;
wire P5V_ISO_MON_LFT_c ;
wire PWM_BRK_EXT_FAULT_c ;
wire GNT_BRK1_FB_N_c ;
wire GNT_BRK2_FB_N_c ;
wire GNT_BRK3_FB_N_c ;
wire SPDIO_FLT_N_c ;
wire SPD2_24V_STATUS_N_c ;
wire LFT_ST_DISB_c ;
wire LFT_HW_EN_N_c ;
wire GNT_ST_DISB_c ;
wire GNT_HW_EN_N_c ;
wire EM_DOWN_LIMIT_c ;
wire EM_UP_LIMIT_c ;
wire CCH_LFT_MOT_EN_N_c ;
wire CCH_LFT_DWN_N_c ;
wire CCH_LAT_LNG_FLOAT_N_c ;
wire EMO_GOOD_N_c ;
wire SITE_24V_PWR_OK_N_c ;
wire SPD_EMOPS_FLT_N_c ;
wire LFT_HALL_PWR_OK_c ;
wire LFT_HALL_SNS1_N_c ;
wire LFT_HALL_SNS2_N_c ;
wire LFT_HALL_SNS3_N_c ;
wire P24V_LFT_EMOPS_PG_c ;
wire OC_V_LFT_MOT_DRV_c ;
wire LFT_SHUNT_ON_c ;
wire LFT_EMOPS_OV_L_c ;
wire LFT_MOT_PWR_FLT_N_c ;
wire GNT_CCW_LIMIT_c ;
wire GNT_CW_LIMIT_c ;
wire MAINS_LEVEL_FB_c ;
wire LFT_SERIO_FLT_N_c ;
wire LFT_MTN_EN_N_c ;
wire LFT_SER_PAGE_SEL_N_c ;
wire LFT_DOWN_LIMIT_c ;
wire LFT_UP_LIMIT_c ;
wire DBUG_MOSI_c ;
wire DBUG_CS_N_c ;
wire DBUG_SCLK_c ;
wire DBUG_ACTIVE_c ;
wire POWER_GOOD_c ;
wire DBUG_HEADER4_c ;
wire DBUG_HEADER6_c ;
wire WD_TRIG_c ;
wire EEP_CS_N_c ;
wire EEP_SI_c ;
wire EEP_SCK_c ;
wire ST_DAC_CLK_c ;
wire DAC_SDI_c ;
wire DAC_CS_N_c ;
wire ST_ADC_CLK_c ;
wire ADC_CNVST_c ;
wire GNT_PWM_PHA_HI_c ;
wire GNT_PWM_PHA_LO_c ;
wire GNT_PWM_PHB_HI_c ;
wire GNT_PWM_PHB_LO_c ;
wire GNT_PWM_PHC_HI_c ;
wire GNT_PWM_PHC_LO_c ;
wire GNT_BRK1_PWM_HI_c ;
wire GNT_BRK1_PWM_LO_c ;
wire GNT_BRK1_RET_PWM_HI_c ;
wire GNT_BRK1_RET_PWM_LO_c ;
wire GNT_BRK2_PWM_HI_c ;
wire GNT_BRK2_PWM_LO_c ;
wire GNT_BRK2_RET_PWM_HI_c ;
wire GNT_BRK2_RET_PWM_LO_c ;
wire GNT_BRK3_PWM_HI_c ;
wire GNT_BRK3_PWM_LO_c ;
wire GNT_BRK3_RET_PWM_HI_c ;
wire GNT_BRK3_RET_PWM_LO_c ;
wire LFT_PWM_PHA_HI_c ;
wire LFT_PWM_PHA_LO_c ;
wire LFT_PWM_PHB_HI_c ;
wire LFT_PWM_PHB_LO_c ;
wire LFT_PWM_PHC_HI_c ;
wire LFT_PWM_PHC_LO_c ;
wire ST_MSSB_TX_c ;
wire ST_SRV_MSSB_TX_c ;
wire FAN_EN_c ;
wire P12V_ISO_EN_c ;
wire P24V_GNT_EMOPS_EN_c ;
wire GNT_EMOPS_EN_c ;
wire GNT_MOT_PWR_EN_c ;
wire GNT_BRK_PWR_EN_c ;
wire GNT_SHUNT_EN_c ;
wire GNT_BRK_EXT_EN_c ;
wire GNT_BRK_SW_MON_c ;
wire GNT_HW_EN_MON_c ;
wire LFT_ST_DISB_MON_c ;
wire LFT_HW_EN_MON_c ;
wire GNT_ST_DISB_MON_c ;
wire DMD_PWR_OK_c ;
wire SPARE_MON_c ;
wire EMOPS_STAT1_c ;
wire EMOPS_STAT2_c ;
wire LFT_ROT_BRK_RLS_c ;
wire LAT_LNG_BRK_RLS_c ;
wire SRVC_CCH_GNT_N_c ;
wire EM_CCH_24V_EN_c ;
wire LFT_HALL_PWR_EN_N_c ;
wire P24V_LFT_EMOPS_EN_c ;
wire LFT_SHUNT_EN_c ;
wire LFT_EMOPS_EN_c ;
wire LFT_MOT_PWR_EN_c ;
wire EXOPS_GNT_24V_EN_c ;
wire PAN_24V_SW_c ;
wire EXT_BRK1_DRV_EN_c ;
wire EXT_BRK2_DRV_EN_c ;
wire EXT_BRK3_DRV_EN_c ;
wire LFT_SER_CLK_c ;
wire LFT_SER_SYNC_c ;
wire LFT_SER_DATA0_c ;
wire LFT_SER_DATA1_c ;
wire AD_SEL0_c ;
wire AD_SEL1_c ;
wire AD_SEL2_c ;
wire DBUG_MISO_c ;
wire GPIO2_c ;
wire GPIO3_c ;
wire GPIO5_c ;
wire lft_mot_pwr_override ;
wire gnt_mot_pwr_override ;
wire N_1581 ;
wire N_1687 ;
wire N_1740 ;
wire N_1578 ;
wire N_1737 ;
wire N_1693 ;
wire N_1710 ;
wire N_1574 ;
wire N_1575 ;
wire N_191 ;
wire N_1691 ;
wire SP1_RE_2 ;
wire cmd_server_0_opb_emu_target_inst_N_94_1 ;
wire N_1712 ;
wire N_1697 ;
wire N_1719 ;
wire adder_decode_0_un1_SP1_RE_d1 ;
wire adder_decode_0_un47_DEC_DO ;
wire GANTRY_BRK3_IF_WE ;
wire N_1677 ;
wire scratch_pad_0_dev_sp14_2 ;
wire SP1_RE_1 ;
wire N_1576 ;
wire N_1690 ;
wire N_1686 ;
wire N_1705 ;
wire N_1683 ;
wire N_1711 ;
wire N_1714 ;
wire dac_0_un2_opb_fifo_wdata_i_0_a2_0_1 ;
wire N_1709 ;
wire N_1701 ;
wire gpio_0_un3_AD_MUX5_N_i ;
wire gpio_0_un3_AD_MUX4_N_i ;
wire gpio_0_un3_AD_MUX3_N_i ;
wire gpio_0_un3_AD_MUX2_N_i ;
wire gpio_0_un3_AD_MUX1_N_i ;
wire N_3737_i ;
wire N_1967_i ;
wire N_1969_i ;
wire N_100_0_i ;
wire LIFT_MOTOR_SENSOR_IF_WE_i ;
wire SPD_EMOPS_IF_WE_i ;
wire PWR_IF_WE_i ;
wire GANTRY_EMOPS_IF_WE_i ;
wire GANTRY_96V_IF_WE_i ;
wire GANTRY_BRAKE_IF_WE_i ;
wire SPD_DMD_IF_WE_i ;
wire LIFT_96V_IF_WE_i ;
wire STAND_IF_WE_i ;
wire MAINS_LEVEL_IF_WE_i ;
wire CCHL_IF_WE_i ;
wire DEBUG_IF_WE_i ;
wire EEP_WE_i ;
wire FPGA_100M_CLK_i ;
wire DAC_SDO_c ;
wire ADC_SDOUT_c ;
wire N_14696 ;
wire N_14697 ;
wire N_14698 ;
wire N_14699 ;
wire N_14700 ;
wire N_14704 ;
wire N_14705 ;
wire N_14706 ;
wire N_14707 ;
wire N_14708 ;
wire N_14709 ;
wire N_14710 ;
  CFG1 I_2_RNIQNG2 (
	.A(NN_1),
	.Y(FPGA_100M_CLK_i)
);
defparam I_2_RNIQNG2.INIT=2'h1;
// @25:5
  INBUF FPGA_100M_CLK_ibuf (
	.Y(FPGA_100M_CLK_ibuf_Z),
	.PAD(FPGA_100M_CLK)
);
// @25:6
  INBUF RESET_N_ibuf (
	.Y(RESET_N_c),
	.PAD(RESET_N)
);
// @25:14
  INBUF DBUG_HEADER2_ibuf (
	.Y(DBUG_HEADER2_c),
	.PAD(DBUG_HEADER2)
);
// @25:18
  INBUF DBUG_HEADER10_ibuf (
	.Y(DBUG_HEADER10_ibuf_Z),
	.PAD(DBUG_HEADER10)
);
// @25:27
  INBUF EEP_SO_ibuf (
	.Y(EEP_SO_c),
	.PAD(EEP_SO)
);
// @25:33
  INBUF DAC_SDO_ibuf (
	.Y(DAC_SDO_c),
	.PAD(DAC_SDO)
);
// @25:36
  INBUF ADC_SDOUT_ibuf (
	.Y(ADC_SDOUT_c),
	.PAD(ADC_SDOUT)
);
// @25:72
  INBUF MSSB_RX_ibuf (
	.Y(MSSB_RX_c),
	.PAD(MSSB_RX)
);
// @25:76
  INBUF SRV_MSSB_RX_ibuf (
	.Y(SRV_MSSB_RX_c),
	.PAD(SRV_MSSB_RX)
);
// @25:84
  INBUF P24V_GOOD_N_ibuf (
	.Y(P24V_GOOD_N_c),
	.PAD(P24V_GOOD_N)
);
// @25:85
  INBUF FAN_FAIL_N_ibuf (
	.Y(FAN_FAIL_N_c),
	.PAD(FAN_FAIL_N)
);
// @25:90
  INBUF P24V_GNT_EMOPS_PG_ibuf (
	.Y(P24V_GNT_EMOPS_PG_c),
	.PAD(P24V_GNT_EMOPS_PG)
);
// @25:91
  INBUF P12V_ACT_DIODE_ON_N_ibuf (
	.Y(P12V_ACT_DIODE_ON_N_c),
	.PAD(P12V_ACT_DIODE_ON_N)
);
// @25:97
  INBUF OC_V_GNT_MOT_DRV_ibuf (
	.Y(OC_V_GNT_MOT_DRV_c),
	.PAD(OC_V_GNT_MOT_DRV)
);
// @25:98
  INBUF OC_V_GNT_BRK_DRV_ibuf (
	.Y(OC_V_GNT_BRK_DRV_c),
	.PAD(OC_V_GNT_BRK_DRV)
);
// @25:99
  INBUF GNT_MOT_PWR_FLT_N_ibuf (
	.Y(GNT_MOT_PWR_FLT_N_c),
	.PAD(GNT_MOT_PWR_FLT_N)
);
// @25:100
  INBUF GNT_BRK_PWR_FLT_N_ibuf (
	.Y(GNT_BRK_PWR_FLT_N_c),
	.PAD(GNT_BRK_PWR_FLT_N)
);
// @25:101
  INBUF GNT_EMOPS_OV_L_ibuf (
	.Y(GNT_EMOPS_OV_L_c),
	.PAD(GNT_EMOPS_OV_L)
);
// @25:102
  INBUF P5V_ISO_MON_GNT_ibuf (
	.Y(P5V_ISO_MON_GNT_c),
	.PAD(P5V_ISO_MON_GNT)
);
// @25:103
  INBUF GNT_SHUNT_ON_ibuf (
	.Y(GNT_SHUNT_ON_c),
	.PAD(GNT_SHUNT_ON)
);
// @25:104
  INBUF P5V_ISO_MON_LFT_ibuf (
	.Y(P5V_ISO_MON_LFT_c),
	.PAD(P5V_ISO_MON_LFT)
);
// @25:109
  INBUF PWM_BRK_EXT_FAULT_ibuf (
	.Y(PWM_BRK_EXT_FAULT_c),
	.PAD(PWM_BRK_EXT_FAULT)
);
// @25:110
  INBUF GNT_BRK1_FB_N_ibuf (
	.Y(GNT_BRK1_FB_N_c),
	.PAD(GNT_BRK1_FB_N)
);
// @25:111
  INBUF GNT_BRK2_FB_N_ibuf (
	.Y(GNT_BRK2_FB_N_c),
	.PAD(GNT_BRK2_FB_N)
);
// @25:112
  INBUF GNT_BRK3_FB_N_ibuf (
	.Y(GNT_BRK3_FB_N_c),
	.PAD(GNT_BRK3_FB_N)
);
// @25:121
  INBUF SPDIO_FLT_N_ibuf (
	.Y(SPDIO_FLT_N_c),
	.PAD(SPDIO_FLT_N)
);
// @25:122
  INBUF SPD2_24V_STATUS_N_ibuf (
	.Y(SPD2_24V_STATUS_N_c),
	.PAD(SPD2_24V_STATUS_N)
);
// @25:123
  INBUF LFT_ST_DISB_ibuf (
	.Y(LFT_ST_DISB_c),
	.PAD(LFT_ST_DISB)
);
// @25:124
  INBUF LFT_HW_EN_N_ibuf (
	.Y(LFT_HW_EN_N_c),
	.PAD(LFT_HW_EN_N)
);
// @25:125
  INBUF GNT_ST_DISB_ibuf (
	.Y(GNT_ST_DISB_c),
	.PAD(GNT_ST_DISB)
);
// @25:126
  INBUF GNT_HW_EN_N_ibuf (
	.Y(GNT_HW_EN_N_c),
	.PAD(GNT_HW_EN_N)
);
// @25:135
  INBUF EM_DOWN_LIMIT_ibuf (
	.Y(EM_DOWN_LIMIT_c),
	.PAD(EM_DOWN_LIMIT)
);
// @25:136
  INBUF EM_UP_LIMIT_ibuf (
	.Y(EM_UP_LIMIT_c),
	.PAD(EM_UP_LIMIT)
);
// @25:137
  INBUF CCH_LFT_MOT_EN_N_ibuf (
	.Y(CCH_LFT_MOT_EN_N_c),
	.PAD(CCH_LFT_MOT_EN_N)
);
// @25:138
  INBUF CCH_LFT_DWN_N_ibuf (
	.Y(CCH_LFT_DWN_N_c),
	.PAD(CCH_LFT_DWN_N)
);
// @25:139
  INBUF CCH_LAT_LNG_FLOAT_N_ibuf (
	.Y(CCH_LAT_LNG_FLOAT_N_c),
	.PAD(CCH_LAT_LNG_FLOAT_N)
);
// @25:140
  INBUF EMO_GOOD_N_ibuf (
	.Y(EMO_GOOD_N_c),
	.PAD(EMO_GOOD_N)
);
// @25:141
  INBUF SITE_24V_PWR_OK_N_ibuf (
	.Y(SITE_24V_PWR_OK_N_c),
	.PAD(SITE_24V_PWR_OK_N)
);
// @25:142
  INBUF SPD_EMOPS_FLT_N_ibuf (
	.Y(SPD_EMOPS_FLT_N_c),
	.PAD(SPD_EMOPS_FLT_N)
);
// @25:146
  INBUF LFT_HALL_PWR_OK_ibuf (
	.Y(LFT_HALL_PWR_OK_c),
	.PAD(LFT_HALL_PWR_OK)
);
// @25:147
  INBUF LFT_HALL_SNS1_N_ibuf (
	.Y(LFT_HALL_SNS1_N_c),
	.PAD(LFT_HALL_SNS1_N)
);
// @25:148
  INBUF LFT_HALL_SNS2_N_ibuf (
	.Y(LFT_HALL_SNS2_N_c),
	.PAD(LFT_HALL_SNS2_N)
);
// @25:149
  INBUF LFT_HALL_SNS3_N_ibuf (
	.Y(LFT_HALL_SNS3_N_c),
	.PAD(LFT_HALL_SNS3_N)
);
// @25:156
  INBUF P24V_LFT_EMOPS_PG_ibuf (
	.Y(P24V_LFT_EMOPS_PG_c),
	.PAD(P24V_LFT_EMOPS_PG)
);
// @25:157
  INBUF OC_V_LFT_MOT_DRV_ibuf (
	.Y(OC_V_LFT_MOT_DRV_c),
	.PAD(OC_V_LFT_MOT_DRV)
);
// @25:158
  INBUF LFT_SHUNT_ON_ibuf (
	.Y(LFT_SHUNT_ON_c),
	.PAD(LFT_SHUNT_ON)
);
// @25:159
  INBUF LFT_EMOPS_OV_L_ibuf (
	.Y(LFT_EMOPS_OV_L_c),
	.PAD(LFT_EMOPS_OV_L)
);
// @25:160
  INBUF LFT_MOT_PWR_FLT_N_ibuf (
	.Y(LFT_MOT_PWR_FLT_N_c),
	.PAD(LFT_MOT_PWR_FLT_N)
);
// @25:164
  INBUF GNT_CCW_LIMIT_ibuf (
	.Y(GNT_CCW_LIMIT_c),
	.PAD(GNT_CCW_LIMIT)
);
// @25:165
  INBUF GNT_CW_LIMIT_ibuf (
	.Y(GNT_CW_LIMIT_c),
	.PAD(GNT_CW_LIMIT)
);
// @25:171
  INBUF MAINS_LEVEL_FB_ibuf (
	.Y(MAINS_LEVEL_FB_c),
	.PAD(MAINS_LEVEL_FB)
);
// @25:183
  INBUF LFT_SERIO_FLT_N_ibuf (
	.Y(LFT_SERIO_FLT_N_c),
	.PAD(LFT_SERIO_FLT_N)
);
// @25:184
  INBUF LFT_MTN_EN_N_ibuf (
	.Y(LFT_MTN_EN_N_c),
	.PAD(LFT_MTN_EN_N)
);
// @25:185
  INBUF LFT_SER_PAGE_SEL_N_ibuf (
	.Y(LFT_SER_PAGE_SEL_N_c),
	.PAD(LFT_SER_PAGE_SEL_N)
);
// @25:186
  INBUF LFT_DOWN_LIMIT_ibuf (
	.Y(LFT_DOWN_LIMIT_c),
	.PAD(LFT_DOWN_LIMIT)
);
// @25:187
  INBUF LFT_UP_LIMIT_ibuf (
	.Y(LFT_UP_LIMIT_c),
	.PAD(LFT_UP_LIMIT)
);
// @25:201
  INBUF DBUG_MOSI_ibuf (
	.Y(DBUG_MOSI_c),
	.PAD(DBUG_MOSI)
);
// @25:202
  INBUF DBUG_CS_N_ibuf (
	.Y(DBUG_CS_N_c),
	.PAD(DBUG_CS_N)
);
// @25:203
  INBUF DBUG_SCLK_ibuf (
	.Y(DBUG_SCLK_c),
	.PAD(DBUG_SCLK)
);
// @25:204
  INBUF DBUG_ACTIVE_ibuf (
	.Y(DBUG_ACTIVE_c),
	.PAD(DBUG_ACTIVE)
);
// @25:9
  OUTBUF MSSB_COMM_FAULT_obuf (
	.PAD(MSSB_COMM_FAULT),
	.D(POWER_GOOD_c)
);
// @25:10
  OUTBUF HSWAP_FAULT_obuf (
	.PAD(HSWAP_FAULT),
	.D(POWER_GOOD_c)
);
// @25:11
  OUTBUF POWER_GOOD_obuf (
	.PAD(POWER_GOOD),
	.D(POWER_GOOD_c)
);
// @25:15
  OUTBUF DBUG_HEADER4_obuf (
	.PAD(DBUG_HEADER4),
	.D(DBUG_HEADER4_c)
);
// @25:16
  OUTBUF DBUG_HEADER6_obuf (
	.PAD(DBUG_HEADER6),
	.D(DBUG_HEADER6_c)
);
// @25:17
  OUTBUF DBUG_HEADER8_obuf (
	.PAD(DBUG_HEADER8),
	.D(N_3737_i)
);
// @25:21
  OUTBUF WD_TRIG_obuf (
	.PAD(WD_TRIG),
	.D(WD_TRIG_c)
);
// @25:24
  OUTBUF EEP_CS_N_obuf (
	.PAD(EEP_CS_N),
	.D(EEP_CS_N_c)
);
// @25:25
  OUTBUF EEP_SI_obuf (
	.PAD(EEP_SI),
	.D(EEP_SI_c)
);
// @25:26
  OUTBUF EEP_SCK_obuf (
	.PAD(EEP_SCK),
	.D(EEP_SCK_c)
);
// @25:30
  OUTBUF ST_DAC_CLK_obuf (
	.PAD(ST_DAC_CLK),
	.D(ST_DAC_CLK_c)
);
// @25:31
  OUTBUF DAC_SDI_obuf (
	.PAD(DAC_SDI),
	.D(DAC_SDI_c)
);
// @25:32
  OUTBUF DAC_CS_N_obuf (
	.PAD(DAC_CS_N),
	.D(DAC_CS_N_c)
);
// @25:37
  OUTBUF ST_ADC_CLK_obuf (
	.PAD(ST_ADC_CLK),
	.D(ST_ADC_CLK_c)
);
// @25:38
  OUTBUF ADC_CNVST_obuf (
	.PAD(ADC_CNVST),
	.D(ADC_CNVST_c)
);
// @25:41
  OUTBUF GNT_PWM_PHA_HI_obuf (
	.PAD(GNT_PWM_PHA_HI),
	.D(GNT_PWM_PHA_HI_c)
);
// @25:42
  OUTBUF GNT_PWM_PHA_LO_obuf (
	.PAD(GNT_PWM_PHA_LO),
	.D(GNT_PWM_PHA_LO_c)
);
// @25:43
  OUTBUF GNT_PWM_PHB_HI_obuf (
	.PAD(GNT_PWM_PHB_HI),
	.D(GNT_PWM_PHB_HI_c)
);
// @25:44
  OUTBUF GNT_PWM_PHB_LO_obuf (
	.PAD(GNT_PWM_PHB_LO),
	.D(GNT_PWM_PHB_LO_c)
);
// @25:45
  OUTBUF GNT_PWM_PHC_HI_obuf (
	.PAD(GNT_PWM_PHC_HI),
	.D(GNT_PWM_PHC_HI_c)
);
// @25:46
  OUTBUF GNT_PWM_PHC_LO_obuf (
	.PAD(GNT_PWM_PHC_LO),
	.D(GNT_PWM_PHC_LO_c)
);
// @25:49
  OUTBUF GNT_BRK1_PWM_HI_obuf (
	.PAD(GNT_BRK1_PWM_HI),
	.D(GNT_BRK1_PWM_HI_c)
);
// @25:50
  OUTBUF GNT_BRK1_PWM_LO_obuf (
	.PAD(GNT_BRK1_PWM_LO),
	.D(GNT_BRK1_PWM_LO_c)
);
// @25:51
  OUTBUF GNT_BRK1_RET_PWM_HI_obuf (
	.PAD(GNT_BRK1_RET_PWM_HI),
	.D(GNT_BRK1_RET_PWM_HI_c)
);
// @25:52
  OUTBUF GNT_BRK1_RET_PWM_LO_obuf (
	.PAD(GNT_BRK1_RET_PWM_LO),
	.D(GNT_BRK1_RET_PWM_LO_c)
);
// @25:53
  OUTBUF GNT_BRK2_PWM_HI_obuf (
	.PAD(GNT_BRK2_PWM_HI),
	.D(GNT_BRK2_PWM_HI_c)
);
// @25:54
  OUTBUF GNT_BRK2_PWM_LO_obuf (
	.PAD(GNT_BRK2_PWM_LO),
	.D(GNT_BRK2_PWM_LO_c)
);
// @25:55
  OUTBUF GNT_BRK2_RET_PWM_HI_obuf (
	.PAD(GNT_BRK2_RET_PWM_HI),
	.D(GNT_BRK2_RET_PWM_HI_c)
);
// @25:56
  OUTBUF GNT_BRK2_RET_PWM_LO_obuf (
	.PAD(GNT_BRK2_RET_PWM_LO),
	.D(GNT_BRK2_RET_PWM_LO_c)
);
// @25:57
  OUTBUF GNT_BRK3_PWM_HI_obuf (
	.PAD(GNT_BRK3_PWM_HI),
	.D(GNT_BRK3_PWM_HI_c)
);
// @25:58
  OUTBUF GNT_BRK3_PWM_LO_obuf (
	.PAD(GNT_BRK3_PWM_LO),
	.D(GNT_BRK3_PWM_LO_c)
);
// @25:59
  OUTBUF GNT_BRK3_RET_PWM_HI_obuf (
	.PAD(GNT_BRK3_RET_PWM_HI),
	.D(GNT_BRK3_RET_PWM_HI_c)
);
// @25:60
  OUTBUF GNT_BRK3_RET_PWM_LO_obuf (
	.PAD(GNT_BRK3_RET_PWM_LO),
	.D(GNT_BRK3_RET_PWM_LO_c)
);
// @25:63
  OUTBUF LFT_PWM_PHA_HI_obuf (
	.PAD(LFT_PWM_PHA_HI),
	.D(LFT_PWM_PHA_HI_c)
);
// @25:64
  OUTBUF LFT_PWM_PHA_LO_obuf (
	.PAD(LFT_PWM_PHA_LO),
	.D(LFT_PWM_PHA_LO_c)
);
// @25:65
  OUTBUF LFT_PWM_PHB_HI_obuf (
	.PAD(LFT_PWM_PHB_HI),
	.D(LFT_PWM_PHB_HI_c)
);
// @25:66
  OUTBUF LFT_PWM_PHB_LO_obuf (
	.PAD(LFT_PWM_PHB_LO),
	.D(LFT_PWM_PHB_LO_c)
);
// @25:67
  OUTBUF LFT_PWM_PHC_HI_obuf (
	.PAD(LFT_PWM_PHC_HI),
	.D(LFT_PWM_PHC_HI_c)
);
// @25:68
  OUTBUF LFT_PWM_PHC_LO_obuf (
	.PAD(LFT_PWM_PHC_LO),
	.D(LFT_PWM_PHC_LO_c)
);
// @25:71
  OUTBUF ST_MSSB_TX_obuf (
	.PAD(ST_MSSB_TX),
	.D(ST_MSSB_TX_c)
);
// @25:75
  OUTBUF ST_SRV_MSSB_TX_obuf (
	.PAD(ST_SRV_MSSB_TX),
	.D(ST_SRV_MSSB_TX_c)
);
// @25:82
  OUTBUF FAN_EN_obuf (
	.PAD(FAN_EN),
	.D(FAN_EN_c)
);
// @25:83
  OUTBUF P12V_ISO_EN_obuf (
	.PAD(P12V_ISO_EN),
	.D(P12V_ISO_EN_c)
);
// @25:88
  OUTBUF P24V_GNT_EMOPS_EN_obuf (
	.PAD(P24V_GNT_EMOPS_EN),
	.D(P24V_GNT_EMOPS_EN_c)
);
// @25:89
  OUTBUF GNT_EMOPS_EN_obuf (
	.PAD(GNT_EMOPS_EN),
	.D(GNT_EMOPS_EN_c)
);
// @25:94
  OUTBUF GNT_MOT_PWR_EN_obuf (
	.PAD(GNT_MOT_PWR_EN),
	.D(GNT_MOT_PWR_EN_c)
);
// @25:95
  OUTBUF GNT_BRK_PWR_EN_obuf (
	.PAD(GNT_BRK_PWR_EN),
	.D(GNT_BRK_PWR_EN_c)
);
// @25:96
  OUTBUF GNT_SHUNT_EN_obuf (
	.PAD(GNT_SHUNT_EN),
	.D(GNT_SHUNT_EN_c)
);
// @25:107
  OUTBUF GNT_BRK_EXT_EN_obuf (
	.PAD(GNT_BRK_EXT_EN),
	.D(GNT_BRK_EXT_EN_c)
);
// @25:108
  OUTBUF GNT_BRK_SW_MON_obuf (
	.PAD(GNT_BRK_SW_MON),
	.D(GNT_BRK_SW_MON_c)
);
// @25:115
  OUTBUF GNT_HW_EN_MON_obuf (
	.PAD(GNT_HW_EN_MON),
	.D(GNT_HW_EN_MON_c)
);
// @25:116
  OUTBUF LFT_ST_DISB_MON_obuf (
	.PAD(LFT_ST_DISB_MON),
	.D(LFT_ST_DISB_MON_c)
);
// @25:117
  OUTBUF LFT_HW_EN_MON_obuf (
	.PAD(LFT_HW_EN_MON),
	.D(LFT_HW_EN_MON_c)
);
// @25:118
  OUTBUF GNT_ST_DISB_MON_obuf (
	.PAD(GNT_ST_DISB_MON),
	.D(GNT_ST_DISB_MON_c)
);
// @25:119
  OUTBUF DMD_PWR_OK_obuf (
	.PAD(DMD_PWR_OK),
	.D(DMD_PWR_OK_c)
);
// @25:120
  OUTBUF SPARE_MON_obuf (
	.PAD(SPARE_MON),
	.D(SPARE_MON_c)
);
// @25:129
  OUTBUF EMOPS_STAT1_obuf (
	.PAD(EMOPS_STAT1),
	.D(EMOPS_STAT1_c)
);
// @25:130
  OUTBUF EMOPS_STAT2_obuf (
	.PAD(EMOPS_STAT2),
	.D(EMOPS_STAT2_c)
);
// @25:131
  OUTBUF LFT_ROT_BRK_RLS_obuf (
	.PAD(LFT_ROT_BRK_RLS),
	.D(LFT_ROT_BRK_RLS_c)
);
// @25:132
  OUTBUF LAT_LNG_BRK_RLS_obuf (
	.PAD(LAT_LNG_BRK_RLS),
	.D(LAT_LNG_BRK_RLS_c)
);
// @25:133
  OUTBUF SRVC_CCH_GNT_N_obuf (
	.PAD(SRVC_CCH_GNT_N),
	.D(SRVC_CCH_GNT_N_c)
);
// @25:134
  OUTBUF EM_CCH_24V_EN_obuf (
	.PAD(EM_CCH_24V_EN),
	.D(EM_CCH_24V_EN_c)
);
// @25:145
  OUTBUF LFT_HALL_PWR_EN_N_obuf (
	.PAD(LFT_HALL_PWR_EN_N),
	.D(LFT_HALL_PWR_EN_N_c)
);
// @25:152
  OUTBUF P24V_LFT_EMOPS_EN_obuf (
	.PAD(P24V_LFT_EMOPS_EN),
	.D(P24V_LFT_EMOPS_EN_c)
);
// @25:153
  OUTBUF LFT_SHUNT_EN_obuf (
	.PAD(LFT_SHUNT_EN),
	.D(LFT_SHUNT_EN_c)
);
// @25:154
  OUTBUF LFT_EMOPS_EN_obuf (
	.PAD(LFT_EMOPS_EN),
	.D(LFT_EMOPS_EN_c)
);
// @25:155
  OUTBUF LFT_MOT_PWR_EN_obuf (
	.PAD(LFT_MOT_PWR_EN),
	.D(LFT_MOT_PWR_EN_c)
);
// @25:163
  OUTBUF EXOPS_GNT_24V_EN_obuf (
	.PAD(EXOPS_GNT_24V_EN),
	.D(EXOPS_GNT_24V_EN_c)
);
// @25:168
  OUTBUF PAN_24V_SW_obuf (
	.PAD(PAN_24V_SW),
	.D(PAN_24V_SW_c)
);
// @25:174
  OUTBUF EXT_BRK1_DRV_EN_obuf (
	.PAD(EXT_BRK1_DRV_EN),
	.D(EXT_BRK1_DRV_EN_c)
);
// @25:175
  OUTBUF EXT_BRK2_DRV_EN_obuf (
	.PAD(EXT_BRK2_DRV_EN),
	.D(EXT_BRK2_DRV_EN_c)
);
// @25:176
  OUTBUF EXT_BRK3_DRV_EN_obuf (
	.PAD(EXT_BRK3_DRV_EN),
	.D(EXT_BRK3_DRV_EN_c)
);
// @25:179
  OUTBUF LFT_SER_CLK_obuf (
	.PAD(LFT_SER_CLK),
	.D(LFT_SER_CLK_c)
);
// @25:180
  OUTBUF LFT_SER_SYNC_obuf (
	.PAD(LFT_SER_SYNC),
	.D(LFT_SER_SYNC_c)
);
// @25:181
  OUTBUF LFT_SER_DATA0_obuf (
	.PAD(LFT_SER_DATA0),
	.D(LFT_SER_DATA0_c)
);
// @25:182
  OUTBUF LFT_SER_DATA1_obuf (
	.PAD(LFT_SER_DATA1),
	.D(LFT_SER_DATA1_c)
);
// @25:190
  OUTBUF AD_SEL0_obuf (
	.PAD(AD_SEL0),
	.D(AD_SEL0_c)
);
// @25:191
  OUTBUF AD_SEL1_obuf (
	.PAD(AD_SEL1),
	.D(AD_SEL1_c)
);
// @25:192
  OUTBUF AD_SEL2_obuf (
	.PAD(AD_SEL2),
	.D(AD_SEL2_c)
);
// @25:193
  OUTBUF AD_MUX1_N_obuf (
	.PAD(AD_MUX1_N),
	.D(gpio_0_un3_AD_MUX1_N_i)
);
// @25:194
  OUTBUF AD_MUX2_N_obuf (
	.PAD(AD_MUX2_N),
	.D(gpio_0_un3_AD_MUX2_N_i)
);
// @25:195
  OUTBUF AD_MUX3_N_obuf (
	.PAD(AD_MUX3_N),
	.D(gpio_0_un3_AD_MUX3_N_i)
);
// @25:196
  OUTBUF AD_MUX4_N_obuf (
	.PAD(AD_MUX4_N),
	.D(gpio_0_un3_AD_MUX4_N_i)
);
// @25:197
  OUTBUF AD_MUX5_N_obuf (
	.PAD(AD_MUX5_N),
	.D(gpio_0_un3_AD_MUX5_N_i)
);
// @25:200
  OUTBUF DBUG_MISO_obuf (
	.PAD(DBUG_MISO),
	.D(DBUG_MISO_c)
);
// @25:207
  OUTBUF GPIO2_obuf (
	.PAD(GPIO2),
	.D(GPIO2_c)
);
// @25:208
  OUTBUF GPIO3_obuf (
	.PAD(GPIO3),
	.D(GPIO3_c)
);
// @25:209
  OUTBUF GPIO5_obuf (
	.PAD(GPIO5),
	.D(GPIO5_c)
);
  CLKINT I_3 (
	.Y(NN_2),
	.A(DBUG_HEADER10_ibuf_Z)
);
  CLKINT I_2 (
	.Y(NN_1),
	.A(FPGA_100M_CLK_ibuf_Z)
);
  CLKINT I_1 (
	.Y(RESET_N_arst),
	.A(RESET_N_c)
);
// @25:392
  CLOCK_DIV_11_7 clkgen_2khz (
	.POWER_GOOD_c(POWER_GOOD_c),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.RESET_N_arst(RESET_N_arst)
);
// @25:416
  AdderDecode adder_decode_0 (
	.un1_OSC_CT_IN(adder_decode_0_un1_OSC_CT_IN[7:0]),
	.GPIO_IN(GPIO_IN[7:0]),
	.OPB_ADDR({OPB_ADDR[31:4], gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.EEP_IN(EEP_IN[7:0]),
	.OSC_CT_IN(OSC_CT_IN[7:0]),
	.ILIM_DAC_IN(ILIM_DAC_IN[7:0]),
	.ADC_IN(ADC_IN[7:0]),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[7:0]),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[7:0]),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[7:0]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[7:0]),
	.MSSB_SRV_IN(MSSB_SRV_IN[7:0]),
	.MSSB_STN_IN(MSSB_STN_IN[7:0]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[7:0]),
	.LIFT_MOT_IN(LIFT_MOT_IN[7:0]),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[7:0]),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[7:0]),
	.SP_IN_23(SP_IN[23]),
	.SP_IN_22(SP_IN[22]),
	.SP_IN_21(SP_IN[21]),
	.SP_IN_20(SP_IN[20]),
	.SP_IN_19(SP_IN[19]),
	.SP_IN_18(SP_IN[18]),
	.SP_IN_17(SP_IN[17]),
	.SP_IN_16(SP_IN[16]),
	.SP_IN_7(SP_IN[7]),
	.SP_IN_6(SP_IN[6]),
	.SP_IN_5(SP_IN[5]),
	.SP_IN_4(SP_IN[4]),
	.SP_IN_3(SP_IN[3]),
	.SP_IN_2(SP_IN[2]),
	.SP_IN_1(SP_IN[1]),
	.SP_IN_0(SP_IN[0]),
	.SP_IN_m(adder_decode_0_SP_IN_m[23:16]),
	.LIFT_MOTOR_SENSOR_IF_WE_i(LIFT_MOTOR_SENSOR_IF_WE_i),
	.N_1710(N_1710),
	.DEBUG_IF_WE_i(DEBUG_IF_WE_i),
	.CCHL_IF_WE_i(CCHL_IF_WE_i),
	.MAINS_LEVEL_IF_WE_i(MAINS_LEVEL_IF_WE_i),
	.STAND_IF_WE_i(STAND_IF_WE_i),
	.GANTRY_BRAKE_IF_WE_i(GANTRY_BRAKE_IF_WE_i),
	.GANTRY_96V_IF_WE_i(GANTRY_96V_IF_WE_i),
	.GANTRY_EMOPS_IF_WE_i(GANTRY_EMOPS_IF_WE_i),
	.PWR_IF_WE_i(PWR_IF_WE_i),
	.ILIM_DAC_RE(ILIM_DAC_RE),
	.un2_opb_fifo_wdata_i_0_a2_0_1(dac_0_un2_opb_fifo_wdata_i_0_a2_0_1),
	.GANTRY_BRK3_IF_WE(GANTRY_BRK3_IF_WE),
	.GANTRY_EMOPS_IF_WE(GANTRY_EMOPS_IF_WE),
	.GANTRY_96V_IF_WE(GANTRY_96V_IF_WE),
	.EXT_BRAKE_IF_WE(EXT_BRAKE_IF_WE),
	.CCHL_IF_RE(CCHL_IF_RE),
	.CCHL_IF_WE(CCHL_IF_WE),
	.ADCSELMUX_IF_RE(ADCSELMUX_IF_RE),
	.ADCSELMUX_IF_WE(ADCSELMUX_IF_WE),
	.DEBUG_IF_RE(DEBUG_IF_RE),
	.DEBUG_IF_WE(DEBUG_IF_WE),
	.GPIO_FREE_IF_RE(GPIO_FREE_IF_RE),
	.N_1711(N_1711),
	.GANTRY_BRAKE_IF_WE(GANTRY_BRAKE_IF_WE),
	.EEP_WE(EEP_WE),
	.SP1_WE(SP1_WE),
	.dev_sp14(scratch_pad_0_dev_sp14),
	.SP1_RE_1(SP1_RE_1),
	.N_1697(N_1697),
	.N_1690(N_1690),
	.SPD_DMD_IF_RE(SPD_DMD_IF_RE),
	.MAINS_LEVEL_IF_RE(MAINS_LEVEL_IF_RE),
	.LIFT_MOTOR_SENSOR_IF_RE(LIFT_MOTOR_SENSOR_IF_RE),
	.PWR_IF_RE(PWR_IF_RE),
	.STAND_IF_RE(STAND_IF_RE),
	.GANTRY_BRAKE_IF_RE(GANTRY_BRAKE_IF_RE),
	.LIFT_96V_IF_RE(LIFT_96V_IF_RE),
	.SPD_EMOPS_IF_RE(SPD_EMOPS_IF_RE),
	.EXT_BRAKE_IF_RE(EXT_BRAKE_IF_RE),
	.SERVICE_PENDANT_IF_RE(SERVICE_PENDANT_IF_RE),
	.ADC_WE_0_a2_1z(ADC_WE_0_a2),
	.GANTRY_EMOPS_IF_RE(GANTRY_EMOPS_IF_RE),
	.N_1740(N_1740),
	.GANTRY_96V_IF_RE(GANTRY_96V_IF_RE),
	.N_1719(N_1719),
	.SP1_RE_2(SP1_RE_2),
	.un47_DEC_DO_1z(adder_decode_0_un47_DEC_DO),
	.dev_sp14_2(scratch_pad_0_dev_sp14_2),
	.N_1581(N_1581),
	.N_1677(N_1677),
	.N_1693(N_1693),
	.N_191(N_191),
	.N_1578(N_1578),
	.N_1687(N_1687),
	.ILIM_DAC_RE_d1(adder_decode_0_ILIM_DAC_RE_d1),
	.un1_SP1_RE_d1_1z(adder_decode_0_un1_SP1_RE_d1),
	.N_1576(N_1576),
	.OPB_RE(OPB_RE),
	.N_1691(N_1691),
	.N_1686(N_1686),
	.N_1714(N_1714),
	.N_1705(N_1705),
	.EEP_WE_i(EEP_WE_i),
	.N_1737(N_1737),
	.N_1683(N_1683),
	.SPD_DMD_IF_WE(SPD_DMD_IF_WE),
	.SPD_EMOPS_IF_WE(SPD_EMOPS_IF_WE),
	.LIFT_MOTOR_SENSOR_IF_WE(LIFT_MOTOR_SENSOR_IF_WE),
	.LIFT_96V_IF_WE(LIFT_96V_IF_WE),
	.SPD_EMOPS_IF_WE_i(SPD_EMOPS_IF_WE_i),
	.N_1709(N_1709),
	.SPD_DMD_IF_WE_i(SPD_DMD_IF_WE_i),
	.LIFT_96V_IF_WE_i(LIFT_96V_IF_WE_i),
	.N_1712(N_1712),
	.STAND_IF_WE(STAND_IF_WE),
	.N_1575(N_1575),
	.SERVICE_PENDANT_IF_WE(SERVICE_PENDANT_IF_WE),
	.PWR_IF_WE(PWR_IF_WE),
	.MAINS_LEVEL_IF_WE(MAINS_LEVEL_IF_WE),
	.N_1701(N_1701),
	.GPIO_FREE_IF_WE(GPIO_FREE_IF_WE),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.GANTRY_BRK3_IF_RE(GANTRY_BRK3_IF_RE),
	.GANTRY_BRK3_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK3_IF_RE_d1),
	.GANTRY_BRK3_RET_IF_RE(GANTRY_BRK3_RET_IF_RE),
	.GANTRY_BRK3_RET_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK3_RET_IF_RE_d1),
	.GANTRY_MOT_IF_RE(GANTRY_MOT_IF_RE),
	.GANTRY_MOT_IF_RE_d1_1z(adder_decode_0_GANTRY_MOT_IF_RE_d1),
	.LIFT_MOT_IF_RE(LIFT_MOT_IF_RE),
	.LIFT_MOT_IF_RE_d1_1z(adder_decode_0_LIFT_MOT_IF_RE_d1),
	.MSSB_SRV_RE_d1_1z(adder_decode_0_MSSB_SRV_RE_d1),
	.MSSB_STN_RE_d1_1z(adder_decode_0_MSSB_STN_RE_d1),
	.COUNTER_RE(COUNTER_RE),
	.COUNTER_RE_d1_1z(adder_decode_0_COUNTER_RE_d1),
	.ADC_RE(ADC_RE),
	.ADC_RE_d1_1z(adder_decode_0_ADC_RE_d1),
	.GANTRY_BRK1_IF_RE(GANTRY_BRK1_IF_RE),
	.GANTRY_BRK1_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK1_IF_RE_d1),
	.GANTRY_BRK1_RET_IF_RE(GANTRY_BRK1_RET_IF_RE),
	.GANTRY_BRK1_RET_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK1_RET_IF_RE_d1),
	.GANTRY_BRK2_IF_RE(GANTRY_BRK2_IF_RE),
	.GANTRY_BRK2_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK2_IF_RE_d1),
	.GANTRY_BRK2_RET_IF_RE(GANTRY_BRK2_RET_IF_RE),
	.GANTRY_BRK2_RET_IF_RE_d1_1z(adder_decode_0_GANTRY_BRK2_RET_IF_RE_d1),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.EEP_RE_d1_1z(adder_decode_0_EEP_RE_d1)
);
// @25:514
  ClkGen clk_gen_0 (
	.PULSE_100US(PULSE_100US),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.N_3737_i(N_3737_i),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:532
  OSCILLATOR_COUNTER osc_counter_0 (
	.OPB_ADDR({OPB_ADDR[5:4], gantry_mot_if_0_OPB_ADDR[3:2], N_14696, OPB_ADDR[0]}),
	.OSC_CT_IN(OSC_CT_IN[15:0]),
	.OPB_DO(OPB_DO[15:0]),
	.N_1581(N_1581),
	.N_1719(N_1719),
	.COUNTER_RE(COUNTER_RE),
	.N_1701(N_1701),
	.N_1709(N_1709),
	.N_1693(N_1693),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.N_1697(N_1697),
	.N_1574(N_1574),
	.N_191(N_191),
	.DBUG_HEADER10(NN_2),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:544
  SCRATCH_PAD_REGISTER scratch_pad_0 (
	.OPB_ADDR(OPB_ADDR[17:16]),
	.SP_IN(SP_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.dev_sp14_2(scratch_pad_0_dev_sp14_2),
	.SP1_RE_2(SP1_RE_2),
	.SP1_RE_1(SP1_RE_1),
	.dev_sp14(scratch_pad_0_dev_sp14),
	.SP1_WE(SP1_WE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:555
  EEPROM_OPB_IF eeprom_0 (
	.EEP_IN_31(EEP_IN[31]),
	.EEP_IN_7(EEP_IN[7]),
	.EEP_IN_6(EEP_IN[6]),
	.EEP_IN_5(EEP_IN[5]),
	.EEP_IN_4(EEP_IN[4]),
	.EEP_IN_3(EEP_IN[3]),
	.EEP_IN_2(EEP_IN[2]),
	.EEP_IN_1(EEP_IN[1]),
	.EEP_IN_0(EEP_IN[0]),
	.OPB_DO({OPB_DO[29:28], N_14700, N_14699, N_14698, N_14697, OPB_DO[23:0]}),
	.EEP_SI_c(EEP_SI_c),
	.EEP_CS_N_c(EEP_CS_N_c),
	.EEP_SCK_c(EEP_SCK_c),
	.EEP_SO_c(EEP_SO_c),
	.EEP_WE_i(EEP_WE_i),
	.EEP_WE(EEP_WE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:568
  ADC_ADS8864_IF adc_0 (
	.OPB_ADDR({OPB_ADDR[11:4], gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.ADC_IN_31(ADC_IN[31]),
	.ADC_IN_10(ADC_IN[10]),
	.ADC_IN_9(ADC_IN[9]),
	.ADC_IN_8(ADC_IN[8]),
	.ADC_IN_7(ADC_IN[7]),
	.ADC_IN_6(ADC_IN[6]),
	.ADC_IN_5(ADC_IN[5]),
	.ADC_IN_4(ADC_IN[4]),
	.ADC_IN_3(ADC_IN[3]),
	.ADC_IN_2(ADC_IN[2]),
	.ADC_IN_1(ADC_IN[1]),
	.ADC_IN_0(ADC_IN[0]),
	.ADC_IN_15(ADC_IN[15]),
	.ADC_IN_14(ADC_IN[14]),
	.ADC_IN_13(ADC_IN[13]),
	.ADC_IN_12(ADC_IN[12]),
	.ADC_IN_11(ADC_IN[11]),
	.control_4(adc_0_control_4[2:0]),
	.OPB_DO(OPB_DO[15:0]),
	.ADC_RE(ADC_RE),
	.ADC_WE_0_a2(ADC_WE_0_a2),
	.N_1581(N_1581),
	.N_191(N_191),
	.N_1574(N_1574),
	.N_1719(N_1719),
	.N_1677(N_1677),
	.ST_ADC_CLK_c(ST_ADC_CLK_c),
	.N_1575(N_1575),
	.N_1712(N_1712),
	.N_1701(N_1701),
	.ADC_SDOUT_c(ADC_SDOUT_c),
	.FPGA_100M_CLK(NN_1),
	.ADC_CNVST_c(ADC_CNVST_c),
	.RESET_N_arst(RESET_N_arst)
);
// @25:582
  DAC_DACx0504_IF dac_0 (
	.OPB_DO(OPB_DO[15:0]),
	.ILIM_DAC_IN(ILIM_DAC_IN[23:0]),
	.OPB_ADDR_18(OPB_ADDR[18]),
	.OPB_ADDR_17(OPB_ADDR[17]),
	.OPB_ADDR_5(OPB_ADDR[5]),
	.OPB_ADDR_3(gantry_mot_if_0_OPB_ADDR[3]),
	.OPB_ADDR_2(gantry_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.OPB_RE(OPB_RE),
	.N_94_1(cmd_server_0_opb_emu_target_inst_N_94_1),
	.N_1697(N_1697),
	.un2_opb_fifo_wdata_i_0_a2_0_1_1z(dac_0_un2_opb_fifo_wdata_i_0_a2_0_1),
	.N_1686(N_1686),
	.DAC_SDI_c(DAC_SDI_c),
	.ST_DAC_CLK_c(ST_DAC_CLK_c),
	.DAC_SDO_c(DAC_SDO_c),
	.DAC_CS_N_c(DAC_CS_N_c),
	.ILIM_DAC_RE(ILIM_DAC_RE),
	.FPGA_100M_CLK(NN_1),
	.ILIM_DAC_RE_d1(adder_decode_0_ILIM_DAC_RE_d1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:597
  FPGA_WDI fpga_wdi_0 (
	.PULSE_100US(PULSE_100US),
	.RESET_N_arst(RESET_N_arst),
	.WD_TRIG_c(WD_TRIG_c)
);
// @25:605
  GPIO gpio_0 (
	.pwm_config_0(lift_mot_if_0_pwm_config[1]),
	.GPIO_IN(GPIO_IN[23:0]),
	.OPB_DO(OPB_DO[15:0]),
	.LFT_MOT_PWR_EN_c(LFT_MOT_PWR_EN_c),
	.lft_mot_pwr_override(lft_mot_pwr_override),
	.filt_mot_over_curr(lift_mot_if_0_pwm_0_filt_mot_over_curr),
	.un3_AD_MUX5_N_i(gpio_0_un3_AD_MUX5_N_i),
	.un3_AD_MUX4_N_i(gpio_0_un3_AD_MUX4_N_i),
	.un3_AD_MUX3_N_i(gpio_0_un3_AD_MUX3_N_i),
	.un3_AD_MUX2_N_i(gpio_0_un3_AD_MUX2_N_i),
	.un3_AD_MUX1_N_i(gpio_0_un3_AD_MUX1_N_i),
	.MAINS_LEVEL_IF_RE(MAINS_LEVEL_IF_RE),
	.SERVICE_PENDANT_IF_RE(SERVICE_PENDANT_IF_RE),
	.GANTRY_BRAKE_IF_RE(GANTRY_BRAKE_IF_RE),
	.EXT_BRAKE_IF_RE(EXT_BRAKE_IF_RE),
	.LIFT_MOTOR_SENSOR_IF_RE(LIFT_MOTOR_SENSOR_IF_RE),
	.GPIO_FREE_IF_RE(GPIO_FREE_IF_RE),
	.DEBUG_IF_RE(DEBUG_IF_RE),
	.STAND_IF_RE(STAND_IF_RE),
	.LIFT_96V_IF_RE(LIFT_96V_IF_RE),
	.PWR_IF_RE(PWR_IF_RE),
	.GANTRY_96V_IF_RE(GANTRY_96V_IF_RE),
	.GANTRY_EMOPS_IF_RE(GANTRY_EMOPS_IF_RE),
	.SPD_EMOPS_IF_RE(SPD_EMOPS_IF_RE),
	.SPD_DMD_IF_RE(SPD_DMD_IF_RE),
	.CCHL_IF_RE(CCHL_IF_RE),
	.ADCSELMUX_IF_RE(ADCSELMUX_IF_RE),
	.DBUG_MOSI_c(DBUG_MOSI_c),
	.DBUG_CS_N_c(DBUG_CS_N_c),
	.DBUG_SCLK_c(DBUG_SCLK_c),
	.DEBUG_IF_WE_i(DEBUG_IF_WE_i),
	.DBUG_ACTIVE_c(DBUG_ACTIVE_c),
	.LFT_MTN_EN_N_c(LFT_MTN_EN_N_c),
	.LFT_SER_PAGE_SEL_N_c(LFT_SER_PAGE_SEL_N_c),
	.LFT_DOWN_LIMIT_c(LFT_DOWN_LIMIT_c),
	.LFT_UP_LIMIT_c(LFT_UP_LIMIT_c),
	.DBUG_MISO_c(DBUG_MISO_c),
	.DEBUG_IF_WE(DEBUG_IF_WE),
	.LFT_SER_DATA0_c(LFT_SER_DATA0_c),
	.LFT_SER_DATA1_c(LFT_SER_DATA1_c),
	.CCHL_IF_WE_i(CCHL_IF_WE_i),
	.LFT_SERIO_FLT_N_c(LFT_SERIO_FLT_N_c),
	.MAINS_LEVEL_IF_WE_i(MAINS_LEVEL_IF_WE_i),
	.MAINS_LEVEL_FB_c(MAINS_LEVEL_FB_c),
	.LFT_SER_CLK_c(LFT_SER_CLK_c),
	.CCHL_IF_WE(CCHL_IF_WE),
	.LFT_SER_SYNC_c(LFT_SER_SYNC_c),
	.GNT_CCW_LIMIT_c(GNT_CCW_LIMIT_c),
	.STAND_IF_WE_i(STAND_IF_WE_i),
	.GNT_CW_LIMIT_c(GNT_CW_LIMIT_c),
	.MAINS_LEVEL_IF_WE(MAINS_LEVEL_IF_WE),
	.P24V_LFT_EMOPS_PG_c(P24V_LFT_EMOPS_PG_c),
	.OC_V_LFT_MOT_DRV_c(OC_V_LFT_MOT_DRV_c),
	.LFT_SHUNT_ON_c(LFT_SHUNT_ON_c),
	.LFT_EMOPS_OV_L_c(LFT_EMOPS_OV_L_c),
	.LIFT_96V_IF_WE_i(LIFT_96V_IF_WE_i),
	.LFT_MOT_PWR_FLT_N_c(LFT_MOT_PWR_FLT_N_c),
	.EXOPS_GNT_24V_EN_c(EXOPS_GNT_24V_EN_c),
	.STAND_IF_WE(STAND_IF_WE),
	.GNT_ST_DISB_c(GNT_ST_DISB_c),
	.GNT_HW_EN_N_c(GNT_HW_EN_N_c),
	.P24V_LFT_EMOPS_EN_c(P24V_LFT_EMOPS_EN_c),
	.LFT_SHUNT_EN_c(LFT_SHUNT_EN_c),
	.LFT_EMOPS_EN_c(LFT_EMOPS_EN_c),
	.LIFT_96V_IF_WE(LIFT_96V_IF_WE),
	.SPARE_MON_c(SPARE_MON_c),
	.SPDIO_FLT_N_c(SPDIO_FLT_N_c),
	.SPD2_24V_STATUS_N_c(SPD2_24V_STATUS_N_c),
	.LFT_ST_DISB_c(LFT_ST_DISB_c),
	.SPD_DMD_IF_WE_i(SPD_DMD_IF_WE_i),
	.LFT_HW_EN_N_c(LFT_HW_EN_N_c),
	.PWM_BRK_EXT_FAULT_c(PWM_BRK_EXT_FAULT_c),
	.GNT_BRK1_FB_N_c(GNT_BRK1_FB_N_c),
	.GNT_BRK2_FB_N_c(GNT_BRK2_FB_N_c),
	.GANTRY_BRAKE_IF_WE_i(GANTRY_BRAKE_IF_WE_i),
	.GNT_BRK3_FB_N_c(GNT_BRK3_FB_N_c),
	.GNT_HW_EN_MON_c(GNT_HW_EN_MON_c),
	.LFT_ST_DISB_MON_c(LFT_ST_DISB_MON_c),
	.LFT_HW_EN_MON_c(LFT_HW_EN_MON_c),
	.GNT_ST_DISB_MON_c(GNT_ST_DISB_MON_c),
	.SPD_DMD_IF_WE(SPD_DMD_IF_WE),
	.DMD_PWR_OK_c(DMD_PWR_OK_c),
	.GNT_BRK_PWR_FLT_N_c(GNT_BRK_PWR_FLT_N_c),
	.GNT_EMOPS_OV_L_c(GNT_EMOPS_OV_L_c),
	.P5V_ISO_MON_GNT_c(P5V_ISO_MON_GNT_c),
	.GNT_SHUNT_ON_c(GNT_SHUNT_ON_c),
	.P5V_ISO_MON_LFT_c(P5V_ISO_MON_LFT_c),
	.GNT_BRK_EXT_EN_c(GNT_BRK_EXT_EN_c),
	.GNT_BRK_SW_MON_c(GNT_BRK_SW_MON_c),
	.GANTRY_BRAKE_IF_WE(GANTRY_BRAKE_IF_WE),
	.OC_V_GNT_MOT_DRV_c(OC_V_GNT_MOT_DRV_c),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c),
	.GANTRY_96V_IF_WE_i(GANTRY_96V_IF_WE_i),
	.GNT_MOT_PWR_FLT_N_c(GNT_MOT_PWR_FLT_N_c),
	.P24V_GNT_EMOPS_PG_c(P24V_GNT_EMOPS_PG_c),
	.GANTRY_EMOPS_IF_WE_i(GANTRY_EMOPS_IF_WE_i),
	.P12V_ACT_DIODE_ON_N_c(P12V_ACT_DIODE_ON_N_c),
	.gnt_mot_pwr_en_1(gnt_mot_pwr_en_1),
	.gnt_brk_pwr_en_1(gnt_brk_pwr_en_1),
	.GNT_SHUNT_EN_c(GNT_SHUNT_EN_c),
	.GANTRY_96V_IF_WE(GANTRY_96V_IF_WE),
	.P24V_GOOD_N_c(P24V_GOOD_N_c),
	.PWR_IF_WE_i(PWR_IF_WE_i),
	.FAN_FAIL_N_c(FAN_FAIL_N_c),
	.P24V_GNT_EMOPS_EN_c(P24V_GNT_EMOPS_EN_c),
	.GNT_EMOPS_EN_c(GNT_EMOPS_EN_c),
	.GANTRY_EMOPS_IF_WE(GANTRY_EMOPS_IF_WE),
	.FAN_EN_c(FAN_EN_c),
	.P12V_ISO_EN_c(P12V_ISO_EN_c),
	.PWR_IF_WE(PWR_IF_WE),
	.GPIO2_c(GPIO2_c),
	.GPIO3_c(GPIO3_c),
	.GPIO5_c(GPIO5_c),
	.GPIO_FREE_IF_WE(GPIO_FREE_IF_WE),
	.FPGA_100M_CLK(NN_1),
	.PAN_24V_SW_c(PAN_24V_SW_c),
	.SERVICE_PENDANT_IF_WE(SERVICE_PENDANT_IF_WE),
	.EXT_BRK1_DRV_EN_c(EXT_BRK1_DRV_EN_c),
	.EXT_BRK2_DRV_EN_c(EXT_BRK2_DRV_EN_c),
	.EXT_BRK3_DRV_EN_c(EXT_BRK3_DRV_EN_c),
	.EXT_BRAKE_IF_WE(EXT_BRAKE_IF_WE),
	.CCH_LAT_LNG_FLOAT_N_c(CCH_LAT_LNG_FLOAT_N_c),
	.EMO_GOOD_N_c(EMO_GOOD_N_c),
	.SITE_24V_PWR_OK_N_c(SITE_24V_PWR_OK_N_c),
	.SPD_EMOPS_FLT_N_c(SPD_EMOPS_FLT_N_c),
	.EM_CCH_24V_EN_c(EM_CCH_24V_EN_c),
	.EM_DOWN_LIMIT_c(EM_DOWN_LIMIT_c),
	.EM_UP_LIMIT_c(EM_UP_LIMIT_c),
	.CCH_LFT_MOT_EN_N_c(CCH_LFT_MOT_EN_N_c),
	.SPD_EMOPS_IF_WE_i(SPD_EMOPS_IF_WE_i),
	.CCH_LFT_DWN_N_c(CCH_LFT_DWN_N_c),
	.LFT_HALL_PWR_OK_c(LFT_HALL_PWR_OK_c),
	.LFT_HALL_SNS1_N_c(LFT_HALL_SNS1_N_c),
	.LFT_HALL_SNS2_N_c(LFT_HALL_SNS2_N_c),
	.LIFT_MOTOR_SENSOR_IF_WE_i(LIFT_MOTOR_SENSOR_IF_WE_i),
	.LFT_HALL_SNS3_N_c(LFT_HALL_SNS3_N_c),
	.EMOPS_STAT1_c(EMOPS_STAT1_c),
	.EMOPS_STAT2_c(EMOPS_STAT2_c),
	.LFT_ROT_BRK_RLS_c(LFT_ROT_BRK_RLS_c),
	.LAT_LNG_BRK_RLS_c(LAT_LNG_BRK_RLS_c),
	.SPD_EMOPS_IF_WE(SPD_EMOPS_IF_WE),
	.SRVC_CCH_GNT_N_c(SRVC_CCH_GNT_N_c),
	.LFT_HALL_PWR_EN_N_c(LFT_HALL_PWR_EN_N_c),
	.LIFT_MOTOR_SENSOR_IF_WE(LIFT_MOTOR_SENSOR_IF_WE),
	.AD_SEL0_c(AD_SEL0_c),
	.AD_SEL1_c(AD_SEL1_c),
	.AD_SEL2_c(AD_SEL2_c),
	.ADCSELMUX_IF_WE(ADCSELMUX_IF_WE),
	.FPGA_100M_CLK_i(FPGA_100M_CLK_i),
	.RESET_N_arst(RESET_N_arst)
);
// @25:778
  MSSB_IF mssb_if_0 (
	.OPB_DO(OPB_DO[31:0]),
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OPB_ADDR_3(gantry_mot_if_0_OPB_ADDR[3]),
	.OPB_ADDR_2(gantry_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR_12(OPB_ADDR[12]),
	.OPB_ADDR_19(OPB_ADDR[19]),
	.control_4(adc_0_control_4[2:0]),
	.MSSB_STN_IN(MSSB_STN_IN[31:0]),
	.mssb_config_7({mssb_if_0_mssb_config_7[15], N_14706, mssb_if_0_mssb_config_7[13:10], N_14705, mssb_if_0_mssb_config_7[8:7], N_14704, mssb_if_0_mssb_config_7[5:0]}),
	.ST_MSSB_TX_c(ST_MSSB_TX_c),
	.RESET_N_c(RESET_N_c),
	.MSSB_RX_c(MSSB_RX_c),
	.N_1719(N_1719),
	.OPB_RE(OPB_RE),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.N_1710(N_1710),
	.N_1683(N_1683),
	.N_1687(N_1687),
	.N_1693(N_1693),
	.N_1737(N_1737),
	.N_1578(N_1578),
	.N_1740(N_1740),
	.ADC_WE_0_a2(ADC_WE_0_a2),
	.N_1709(N_1709),
	.N_100_0_i_1z(N_100_0_i),
	.N_1969_i_1z(N_1969_i),
	.N_1967_i_1z(N_1967_i),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:794
  MSSB_IF_1 mssb_if_1 (
	.OPB_DO(OPB_DO[31:16]),
	.OPB_ADDR_0(OPB_ADDR[12]),
	.MSSB_SRV_IN(MSSB_SRV_IN[31:0]),
	.mssb_config_7({mssb_if_0_mssb_config_7[15], N_14709, mssb_if_0_mssb_config_7[13:10], N_14708, mssb_if_0_mssb_config_7[8:7], N_14707, mssb_if_0_mssb_config_7[5:0]}),
	.ST_SRV_MSSB_TX_c(ST_SRV_MSSB_TX_c),
	.RESET_N_c(RESET_N_c),
	.SRV_MSSB_RX_c(SRV_MSSB_RX_c),
	.N_1740(N_1740),
	.N_1719(N_1719),
	.OPB_RE(OPB_RE),
	.N_1578(N_1578),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.N_1710(N_1710),
	.N_100_0_i(N_100_0_i),
	.N_1969_i(N_1969_i),
	.N_1967_i(N_1967_i),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst)
);
// @25:810
  cmn_pwm_wrapper_7 gantry_mot_if_0 (
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.pwm_config_0(gantry_mot_if_0_pwm_config[1]),
	.filt_mot_over_curr(gantry_mot_if_0_pwm_0_filt_mot_over_curr),
	.N_1686(N_1686),
	.N_1690(N_1690),
	.N_1691(N_1691),
	.GNT_PWM_PHA_HI_c(GNT_PWM_PHA_HI_c),
	.GNT_PWM_PHA_LO_c(GNT_PWM_PHA_LO_c),
	.GNT_PWM_PHB_HI_c(GNT_PWM_PHB_HI_c),
	.GNT_PWM_PHB_LO_c(GNT_PWM_PHB_LO_c),
	.GNT_PWM_PHC_HI_c(GNT_PWM_PHC_HI_c),
	.GNT_PWM_PHC_LO_c(GNT_PWM_PHC_LO_c),
	.gnt_mot_pwr_override(gnt_mot_pwr_override),
	.GANTRY_MOT_IF_RE(GANTRY_MOT_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_MOT_DRV_c(OC_V_GNT_MOT_DRV_c)
);
// @25:831
  cmn_pwm_wrapper_6 gantry_brk1_if_0 (
	.pwm_config_0_0(gantry_mot_if_0_pwm_config[1]),
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[0]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.pwm_config_0_d0(gantry_brk1_if_0_pwm_config[0]),
	.gnt_mot_pwr_override(gnt_mot_pwr_override),
	.gnt_mot_pwr_en_1(gnt_mot_pwr_en_1),
	.filt_mot_over_curr(gantry_mot_if_0_pwm_0_filt_mot_over_curr),
	.GNT_MOT_PWR_EN_c(GNT_MOT_PWR_EN_c),
	.filt_brk_over_curr(gantry_brk1_if_0_pwm_0_filt_brk_over_curr),
	.N_1686(N_1686),
	.N_1711(N_1711),
	.GNT_BRK1_PWM_LO_c(GNT_BRK1_PWM_LO_c),
	.GNT_BRK1_PWM_HI_c(GNT_BRK1_PWM_HI_c),
	.GANTRY_BRK1_IF_RE(GANTRY_BRK1_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:852
  cmn_pwm_wrapper_5 gantry_brk2_if_0 (
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2[1]),
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[1]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.N_1690(N_1690),
	.N_1691(N_1691),
	.N_1714(N_1714),
	.GNT_BRK2_PWM_LO_c(GNT_BRK2_PWM_LO_c),
	.GNT_BRK2_PWM_HI_c(GNT_BRK2_PWM_HI_c),
	.GANTRY_BRK2_IF_RE(GANTRY_BRK2_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:873
  cmn_pwm_wrapper_4 gantry_brk3_if_0 (
	.gnt_brk_pwr_override({gnt_brk_pwr_override[5:3], N_14710, gnt_brk_pwr_override[1:0]}),
	.pwm_config_1_0(gantry_brk2_ret_if_0_pwm_config[0]),
	.gnt_brk_pwr_en_2_2(gnt_brk_pwr_en_2[3]),
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2[1]),
	.gnt_brk_pwr_en_2_4(gnt_brk_pwr_en_2[5]),
	.pwm_config_0_0(gantry_brk1_if_0_pwm_config[0]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.GNT_BRK_PWR_EN_c(GNT_BRK_PWR_EN_c),
	.gnt_brk_pwr_en_1(gnt_brk_pwr_en_1),
	.filt_brk_over_curr_0(gantry_brk2_ret_if_0_pwm_0_filt_brk_over_curr),
	.filt_brk_over_curr(gantry_brk1_if_0_pwm_0_filt_brk_over_curr),
	.N_1574(N_1574),
	.GANTRY_BRK3_IF_WE(GANTRY_BRK3_IF_WE),
	.N_1712(N_1712),
	.GNT_BRK3_PWM_LO_c(GNT_BRK3_PWM_LO_c),
	.GNT_BRK3_PWM_HI_c(GNT_BRK3_PWM_HI_c),
	.GANTRY_BRK3_IF_RE(GANTRY_BRK3_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:894
  cmn_pwm_wrapper_3 gantry_brk1_ret_if_0 (
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2[3]),
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[3]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.N_1690(N_1690),
	.N_1691(N_1691),
	.N_1705(N_1705),
	.GNT_BRK1_RET_PWM_LO_c(GNT_BRK1_RET_PWM_LO_c),
	.GNT_BRK1_RET_PWM_HI_c(GNT_BRK1_RET_PWM_HI_c),
	.GANTRY_BRK1_RET_IF_RE(GANTRY_BRK1_RET_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:915
  cmn_pwm_wrapper_2 gantry_brk2_ret_if_0 (
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[4]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.pwm_config_0(gantry_brk2_ret_if_0_pwm_config[0]),
	.filt_brk_over_curr(gantry_brk2_ret_if_0_pwm_0_filt_brk_over_curr),
	.N_1705(N_1705),
	.N_1711(N_1711),
	.GNT_BRK2_RET_PWM_LO_c(GNT_BRK2_RET_PWM_LO_c),
	.GNT_BRK2_RET_PWM_HI_c(GNT_BRK2_RET_PWM_HI_c),
	.GANTRY_BRK2_RET_IF_RE(GANTRY_BRK2_RET_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:936
  cmn_pwm_wrapper_1 gantry_brk3_ret_if_0 (
	.gnt_brk_pwr_en_2_0(gnt_brk_pwr_en_2[5]),
	.gnt_brk_pwr_override_0(gnt_brk_pwr_override[5]),
	.OPB_ADDR({gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.N_1576(N_1576),
	.N_1690(N_1690),
	.N_1691(N_1691),
	.GNT_BRK3_RET_PWM_LO_c(GNT_BRK3_RET_PWM_LO_c),
	.GNT_BRK3_RET_PWM_HI_c(GNT_BRK3_RET_PWM_HI_c),
	.GANTRY_BRK3_RET_IF_RE(GANTRY_BRK3_RET_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_GNT_BRK_DRV_c(OC_V_GNT_BRK_DRV_c)
);
// @25:957
  cmn_pwm_wrapper_0 lift_mot_if_0 (
	.OPB_ADDR_1(OPB_ADDR[1]),
	.OPB_ADDR_0(OPB_ADDR[0]),
	.OPB_ADDR_3(gantry_mot_if_0_OPB_ADDR[3]),
	.OPB_ADDR_16(OPB_ADDR[16]),
	.OPB_ADDR_12(OPB_ADDR[12]),
	.OPB_ADDR_2(gantry_mot_if_0_OPB_ADDR[2]),
	.OPB_ADDR_19(OPB_ADDR[19]),
	.LIFT_MOT_IN(LIFT_MOT_IN[31:0]),
	.OPB_DO(OPB_DO[31:0]),
	.pwm_config_0(lift_mot_if_0_pwm_config[1]),
	.filt_mot_over_curr(lift_mot_if_0_pwm_0_filt_mot_over_curr),
	.N_1693(N_1693),
	.N_1683(N_1683),
	.LFT_PWM_PHA_HI_c(LFT_PWM_PHA_HI_c),
	.LFT_PWM_PHA_LO_c(LFT_PWM_PHA_LO_c),
	.LFT_PWM_PHB_HI_c(LFT_PWM_PHB_HI_c),
	.LFT_PWM_PHB_LO_c(LFT_PWM_PHB_LO_c),
	.LFT_PWM_PHC_HI_c(LFT_PWM_PHC_HI_c),
	.LFT_PWM_PHC_LO_c(LFT_PWM_PHC_LO_c),
	.lft_mot_pwr_override(lft_mot_pwr_override),
	.N_191(N_191),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.LIFT_MOT_IF_RE(LIFT_MOT_IF_RE),
	.FPGA_100M_CLK(NN_1),
	.RESET_N_arst(RESET_N_arst),
	.OC_V_LFT_MOT_DRV_c(OC_V_LFT_MOT_DRV_c)
);
  cmd_server cmd_server_0 (
	.OPB_DO(OPB_DO[31:0]),
	.OPB_ADDR({OPB_ADDR[31:4], gantry_mot_if_0_OPB_ADDR[3:2], OPB_ADDR[1:0]}),
	.GPIO_IN(GPIO_IN[23:8]),
	.un1_OSC_CT_IN(adder_decode_0_un1_OSC_CT_IN[7:0]),
	.SP_IN_23(SP_IN[31]),
	.SP_IN_19(SP_IN[27]),
	.SP_IN_22(SP_IN[30]),
	.SP_IN_21(SP_IN[29]),
	.SP_IN_18(SP_IN[26]),
	.SP_IN_16(SP_IN[24]),
	.SP_IN_20(SP_IN[28]),
	.SP_IN_17(SP_IN[25]),
	.SP_IN_7(SP_IN[15]),
	.SP_IN_2(SP_IN[10]),
	.SP_IN_4(SP_IN[12]),
	.SP_IN_3(SP_IN[11]),
	.SP_IN_6(SP_IN[14]),
	.SP_IN_1(SP_IN[9]),
	.SP_IN_0(SP_IN[8]),
	.SP_IN_5(SP_IN[13]),
	.GANTRY_MOT_IN(GANTRY_MOT_IN[31:8]),
	.SP_IN_m(adder_decode_0_SP_IN_m[23:16]),
	.GANTRY_BRK1_IN(GANTRY_BRK1_IN[31:8]),
	.GANTRY_BRK2_RET_IN(GANTRY_BRK2_RET_IN[31:8]),
	.GANTRY_BRK3_IN(GANTRY_BRK3_IN[31:8]),
	.GANTRY_BRK3_RET_IN(GANTRY_BRK3_RET_IN[31:8]),
	.LIFT_MOT_IN(LIFT_MOT_IN[31:8]),
	.MSSB_SRV_IN(MSSB_SRV_IN[31:8]),
	.MSSB_STN_IN(MSSB_STN_IN[31:8]),
	.GANTRY_BRK1_RET_IN(GANTRY_BRK1_RET_IN[31:8]),
	.GANTRY_BRK2_IN(GANTRY_BRK2_IN[31:8]),
	.ADC_IN_7(ADC_IN[15]),
	.ADC_IN_2(ADC_IN[10]),
	.ADC_IN_4(ADC_IN[12]),
	.ADC_IN_3(ADC_IN[11]),
	.ADC_IN_6(ADC_IN[14]),
	.ADC_IN_1(ADC_IN[9]),
	.ADC_IN_0(ADC_IN[8]),
	.ADC_IN_5(ADC_IN[13]),
	.ADC_IN_23(ADC_IN[31]),
	.EEP_IN_0(EEP_IN[31]),
	.OSC_CT_IN(OSC_CT_IN[15:8]),
	.ILIM_DAC_IN(ILIM_DAC_IN[23:8]),
	.DBUG_HEADER4_c(DBUG_HEADER4_c),
	.DBUG_HEADER2_c(DBUG_HEADER2_c),
	.RESET_N_c(RESET_N_c),
	.OPB_RE(OPB_RE),
	.N_94_1(cmd_server_0_opb_emu_target_inst_N_94_1),
	.OPB_WE(cmd_server_0_opb_emu_target_inst_msg_write_inst_OPB_WE),
	.DBUG_HEADER6_c(DBUG_HEADER6_c),
	.un47_DEC_DO(adder_decode_0_un47_DEC_DO),
	.un1_SP1_RE_d1(adder_decode_0_un1_SP1_RE_d1),
	.EEP_RE_d1(adder_decode_0_EEP_RE_d1),
	.ADC_RE_d1(adder_decode_0_ADC_RE_d1),
	.COUNTER_RE_d1(adder_decode_0_COUNTER_RE_d1),
	.GANTRY_BRK1_IF_RE_d1(adder_decode_0_GANTRY_BRK1_IF_RE_d1),
	.ILIM_DAC_RE_d1(adder_decode_0_ILIM_DAC_RE_d1),
	.GANTRY_BRK2_IF_RE_d1(adder_decode_0_GANTRY_BRK2_IF_RE_d1),
	.GANTRY_BRK1_RET_IF_RE_d1(adder_decode_0_GANTRY_BRK1_RET_IF_RE_d1),
	.GANTRY_BRK3_IF_RE_d1(adder_decode_0_GANTRY_BRK3_IF_RE_d1),
	.GANTRY_BRK2_RET_IF_RE_d1(adder_decode_0_GANTRY_BRK2_RET_IF_RE_d1),
	.GANTRY_MOT_IF_RE_d1(adder_decode_0_GANTRY_MOT_IF_RE_d1),
	.GANTRY_BRK3_RET_IF_RE_d1(adder_decode_0_GANTRY_BRK3_RET_IF_RE_d1),
	.MSSB_STN_RE_d1(adder_decode_0_MSSB_STN_RE_d1),
	.LIFT_MOT_IF_RE_d1(adder_decode_0_LIFT_MOT_IF_RE_d1),
	.MSSB_SRV_RE_d1(adder_decode_0_MSSB_SRV_RE_d1),
	.RESET_N_arst(RESET_N_arst),
	.FPGA_100M_CLK(NN_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* top */

