###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        76854   # Number of WRITE/WRITEP commands
num_reads_done                 =      2042618   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1706995   # Number of read row buffer hits
num_read_cmds                  =      2042604   # Number of READ/READP commands
num_writes_done                =        76862   # Number of read requests issued
num_write_row_hits             =        52862   # Number of write row buffer hits
num_act_cmds                   =       362883   # Number of ACT commands
num_pre_cmds                   =       362856   # Number of PRE commands
num_ondemand_pres              =       336632   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9620699   # Cyles of rank active rank.0
rank_active_cycles.1           =      9514730   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       379301   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       485270   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1966723   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        71568   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22031   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13947   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11538   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7939   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5291   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3739   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2933   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2383   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11448   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           32   # Write cmd latency (cycles)
write_latency[100-119]         =           63   # Write cmd latency (cycles)
write_latency[120-139]         =           87   # Write cmd latency (cycles)
write_latency[140-159]         =          111   # Write cmd latency (cycles)
write_latency[160-179]         =          117   # Write cmd latency (cycles)
write_latency[180-199]         =          135   # Write cmd latency (cycles)
write_latency[200-]            =        76280   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           20   # Read request latency (cycles)
read_latency[20-39]            =       420264   # Read request latency (cycles)
read_latency[40-59]            =       179865   # Read request latency (cycles)
read_latency[60-79]            =       173034   # Read request latency (cycles)
read_latency[80-99]            =       119309   # Read request latency (cycles)
read_latency[100-119]          =        98336   # Read request latency (cycles)
read_latency[120-139]          =        87096   # Read request latency (cycles)
read_latency[140-159]          =        72730   # Read request latency (cycles)
read_latency[160-179]          =        62132   # Read request latency (cycles)
read_latency[180-199]          =        54468   # Read request latency (cycles)
read_latency[200-]             =       775364   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.83655e+08   # Write energy
read_energy                    =  8.23578e+09   # Read energy
act_energy                     =  9.92848e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.82064e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.3293e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00332e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93719e+09   # Active standby energy rank.1
average_read_latency           =      300.633   # Average read request latency (cycles)
average_interarrival           =        4.718   # Average request interarrival latency (cycles)
total_energy                   =  2.26724e+10   # Total energy (pJ)
average_power                  =      2267.24   # Average power (mW)
average_bandwidth              =      18.0862   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        72860   # Number of WRITE/WRITEP commands
num_reads_done                 =      2031008   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1634685   # Number of read row buffer hits
num_read_cmds                  =      2031001   # Number of READ/READP commands
num_writes_done                =        72874   # Number of read requests issued
num_write_row_hits             =        49563   # Number of write row buffer hits
num_act_cmds                   =       422608   # Number of ACT commands
num_pre_cmds                   =       422578   # Number of PRE commands
num_ondemand_pres              =       396803   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9591600   # Cyles of rank active rank.0
rank_active_cycles.1           =      9573982   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       408400   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       426018   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1953889   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        65318   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22481   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14509   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11874   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8250   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5788   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4082   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3146   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2520   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12073   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           38   # Write cmd latency (cycles)
write_latency[100-119]         =           65   # Write cmd latency (cycles)
write_latency[120-139]         =          109   # Write cmd latency (cycles)
write_latency[140-159]         =          138   # Write cmd latency (cycles)
write_latency[160-179]         =          179   # Write cmd latency (cycles)
write_latency[180-199]         =          230   # Write cmd latency (cycles)
write_latency[200-]            =        72054   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       404865   # Read request latency (cycles)
read_latency[40-59]            =       178343   # Read request latency (cycles)
read_latency[60-79]            =       192741   # Read request latency (cycles)
read_latency[80-99]            =       134605   # Read request latency (cycles)
read_latency[100-119]          =       112362   # Read request latency (cycles)
read_latency[120-139]          =       101892   # Read request latency (cycles)
read_latency[140-159]          =        82321   # Read request latency (cycles)
read_latency[160-179]          =        69745   # Read request latency (cycles)
read_latency[180-199]          =        59970   # Read request latency (cycles)
read_latency[200-]             =       694154   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.63717e+08   # Write energy
read_energy                    =    8.189e+09   # Read energy
act_energy                     =  1.15626e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.96032e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.04489e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98516e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97416e+09   # Active standby energy rank.1
average_read_latency           =      250.453   # Average read request latency (cycles)
average_interarrival           =      4.75301   # Average request interarrival latency (cycles)
total_energy                   =  2.27735e+10   # Total energy (pJ)
average_power                  =      2277.35   # Average power (mW)
average_bandwidth              =      17.9531   # Average bandwidth
