// Seed: 2457751924
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_5 - id_5;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1 == id_1;
  module_0(
      id_3, id_3, id_1, id_1, id_3
  );
  assign id_1 = 1'b0;
  wire id_4;
endmodule
module module_2;
  wire id_1;
endmodule
