<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MSP430GenAsmMatcher.inc source code [llvm/build/lib/Target/MSP430/MSP430GenAsmMatcher.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/MSP430/MSP430GenAsmMatcher.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>MSP430</a>/<a href='MSP430GenAsmMatcher.inc.html'>MSP430GenAsmMatcher.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Assembly Matcher Source Fragment                                           *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp.html#73" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp.html#73" data-ref="_M/GET_ASSEMBLER_HEADER">GET_ASSEMBLER_HEADER</a></u></td></tr>
<tr><th id="12">12</th><td>  <i>// This should be included into the middle of the declaration of</i></td></tr>
<tr><th id="13">13</th><td><i>  // your subclasses implementation of MCTargetAsmParser.</i></td></tr>
<tr><th id="14">14</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="decl fn" href="MSP430GenAsmMatcher.inc.html#_ZNK12_GLOBAL__N_115MSP430AsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" title='(anonymous namespace)::MSP430AsmParser::ComputeAvailableFeatures' data-ref="_ZNK12_GLOBAL__N_115MSP430AsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" data-ref-filename="_ZNK12_GLOBAL__N_115MSP430AsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE" id="_ZNK12_GLOBAL__N_115MSP430AsmParser24ComputeAvailableFeaturesERKN4llvm13FeatureBitsetE">ComputeAvailableFeatures</a>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col2 decl" id="62FB" title='FB' data-type='const llvm::FeatureBitset &amp;' data-ref="62FB" data-ref-filename="62FB">FB</dfn>) <em>const</em>;</td></tr>
<tr><th id="15">15</th><td>  <em>void</em> <a class="decl fn" href="MSP430GenAsmMatcher.inc.html#_ZN12_GLOBAL__N_115MSP430AsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" title='(anonymous namespace)::MSP430AsmParser::convertToMCInst' data-ref="_ZN12_GLOBAL__N_115MSP430AsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" data-ref-filename="_ZN12_GLOBAL__N_115MSP430AsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE" id="_ZN12_GLOBAL__N_115MSP430AsmParser15convertToMCInstEjRN4llvm6MCInstEjRKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE">convertToMCInst</a>(<em>unsigned</em> <dfn class="local col3 decl" id="63Kind" title='Kind' data-type='unsigned int' data-ref="63Kind" data-ref-filename="63Kind">Kind</dfn>, <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="64Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="64Inst" data-ref-filename="64Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="65Opcode" title='Opcode' data-type='unsigned int' data-ref="65Opcode" data-ref-filename="65Opcode">Opcode</dfn>,</td></tr>
<tr><th id="16">16</th><td>                       <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col6 decl" id="66Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="66Operands" data-ref-filename="66Operands">Operands</dfn>);</td></tr>
<tr><th id="17">17</th><td>  <em>void</em> <a class="virtual decl fn" href="MSP430GenAsmMatcher.inc.html#_ZN12_GLOBAL__N_115MSP430AsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" title='(anonymous namespace)::MSP430AsmParser::convertToMapAndConstraints' data-ref="_ZN12_GLOBAL__N_115MSP430AsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" data-ref-filename="_ZN12_GLOBAL__N_115MSP430AsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE" id="_ZN12_GLOBAL__N_115MSP430AsmParser26convertToMapAndConstraintsEjRKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE">convertToMapAndConstraints</a>(<em>unsigned</em> <dfn class="local col7 decl" id="67Kind" title='Kind' data-type='unsigned int' data-ref="67Kind" data-ref-filename="67Kind">Kind</dfn>,</td></tr>
<tr><th id="18">18</th><td>                           <em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col8 decl" id="68Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="68Operands" data-ref-filename="68Operands">Operands</dfn>) override;</td></tr>
<tr><th id="19">19</th><td>  <em>unsigned</em> <a class="decl fn" href="MSP430GenAsmMatcher.inc.html#_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEER14678875" title='(anonymous namespace)::MSP430AsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEER14678875" data-ref-filename="_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEER14678875" id="_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEER14678875">MatchInstructionImpl</a>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col9 decl" id="69Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="69Operands" data-ref-filename="69Operands">Operands</dfn>,</td></tr>
<tr><th id="20">20</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="70Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="70Inst" data-ref-filename="70Inst">Inst</dfn>,</td></tr>
<tr><th id="21">21</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col1 decl" id="71ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="71ErrorInfo" data-ref-filename="71ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="22">22</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col2 decl" id="72MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset &amp;' data-ref="72MissingFeatures" data-ref-filename="72MissingFeatures">MissingFeatures</dfn>,</td></tr>
<tr><th id="23">23</th><td>                                <em>bool</em> <dfn class="local col3 decl" id="73matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="73matchingInlineAsm" data-ref-filename="73matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="24">24</th><td>                                <em>unsigned</em> <dfn class="local col4 decl" id="74VariantID" title='VariantID' data-type='unsigned int' data-ref="74VariantID" data-ref-filename="74VariantID">VariantID</dfn> = <var>0</var>);</td></tr>
<tr><th id="25">25</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" title='(anonymous namespace)::MSP430AsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj" data-ref-filename="_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEERNS1_6MCInstERmbj">MatchInstructionImpl</dfn>(<em>const</em> <a class="typedef" href="../../../../llvm/include/llvm/MC/MCParser/MCTargetAsmParser.h.html#llvm::OperandVector" title='llvm::OperandVector' data-type='SmallVectorImpl&lt;std::unique_ptr&lt;MCParsedAsmOperand&gt; &gt;' data-ref="llvm::OperandVector" data-ref-filename="llvm..OperandVector">OperandVector</a> &amp;<dfn class="local col5 decl" id="75Operands" title='Operands' data-type='const llvm::OperandVector &amp;' data-ref="75Operands" data-ref-filename="75Operands">Operands</dfn>,</td></tr>
<tr><th id="26">26</th><td>                                <a class="type" href="../../../../llvm/include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="76Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="76Inst" data-ref-filename="76Inst">Inst</dfn>,</td></tr>
<tr><th id="27">27</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col7 decl" id="77ErrorInfo" title='ErrorInfo' data-type='uint64_t &amp;' data-ref="77ErrorInfo" data-ref-filename="77ErrorInfo">ErrorInfo</dfn>,</td></tr>
<tr><th id="28">28</th><td>                                <em>bool</em> <dfn class="local col8 decl" id="78matchingInlineAsm" title='matchingInlineAsm' data-type='bool' data-ref="78matchingInlineAsm" data-ref-filename="78matchingInlineAsm">matchingInlineAsm</dfn>,</td></tr>
<tr><th id="29">29</th><td>                                <em>unsigned</em> <dfn class="local col9 decl" id="79VariantID" title='VariantID' data-type='unsigned int' data-ref="79VariantID" data-ref-filename="79VariantID">VariantID</dfn> = <var>0</var>) {</td></tr>
<tr><th id="30">30</th><td>    <a class="type" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/MC/SubtargetFeature.h.html#_ZN4llvm13FeatureBitsetC1Ev" title='llvm::FeatureBitset::FeatureBitset' data-ref="_ZN4llvm13FeatureBitsetC1Ev" data-ref-filename="_ZN4llvm13FeatureBitsetC1Ev"></a><dfn class="local col0 decl" id="80MissingFeatures" title='MissingFeatures' data-type='llvm::FeatureBitset' data-ref="80MissingFeatures" data-ref-filename="80MissingFeatures">MissingFeatures</dfn>;</td></tr>
<tr><th id="31">31</th><td>    <b>return</b> <a class="member fn" href="MSP430GenAsmMatcher.inc.html#_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEER14678875" title='(anonymous namespace)::MSP430AsmParser::MatchInstructionImpl' data-ref="_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEER14678875" data-ref-filename="_ZN12_GLOBAL__N_115MSP430AsmParser20MatchInstructionImplERKN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEER14678875">MatchInstructionImpl</a>(<a class="local col5 ref" href="#75Operands" title='Operands' data-ref="75Operands" data-ref-filename="75Operands">Operands</a>, <span class='refarg'><a class="local col6 ref" href="#76Inst" title='Inst' data-ref="76Inst" data-ref-filename="76Inst">Inst</a></span>, <span class='refarg'><a class="local col7 ref" href="#77ErrorInfo" title='ErrorInfo' data-ref="77ErrorInfo" data-ref-filename="77ErrorInfo">ErrorInfo</a></span>, <span class='refarg'><a class="local col0 ref" href="#80MissingFeatures" title='MissingFeatures' data-ref="80MissingFeatures" data-ref-filename="80MissingFeatures">MissingFeatures</a></span>,</td></tr>
<tr><th id="32">32</th><td>                                <a class="local col8 ref" href="#78matchingInlineAsm" title='matchingInlineAsm' data-ref="78matchingInlineAsm" data-ref-filename="78matchingInlineAsm">matchingInlineAsm</a>, <a class="local col9 ref" href="#79VariantID" title='VariantID' data-ref="79VariantID" data-ref-filename="79VariantID">VariantID</a>);</td></tr>
<tr><th id="33">33</th><td>  }</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="10">endif</span> // GET_ASSEMBLER_HEADER_INFO</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifdef</span> <span class="macro" data-ref="_M/GET_OPERAND_DIAGNOSTIC_TYPES">GET_OPERAND_DIAGNOSTIC_TYPES</span></u></td></tr>
<tr><th id="39">39</th><td><u>#undef GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="38">endif</span> // GET_OPERAND_DIAGNOSTIC_TYPES</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#<span data-ppcond="44">ifdef</span> <span class="macro" data-ref="_M/GET_REGISTER_MATCHER">GET_REGISTER_MATCHER</span></u></td></tr>
<tr><th id="45">45</th><td><u>#undef GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="48">48</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="49">49</th><td>};</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>static</em> <em>unsigned</em> MatchRegisterName(StringRef Name) {</td></tr>
<tr><th id="52">52</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="53">53</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="54">54</th><td>  <b>case</b> <var>2</var>:	 <i>// 20 strings to match.</i></td></tr>
<tr><th id="55">55</th><td>    <b>if</b> (Name[<var>0</var>] != <kbd>'r'</kbd>)</td></tr>
<tr><th id="56">56</th><td>      <b>break</b>;</td></tr>
<tr><th id="57">57</th><td>    <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="58">58</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="59">59</th><td>    <b>case</b> <kbd>'0'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="60">60</th><td>      <b>return</b> <var>3</var>;	 <i>// "r0"</i></td></tr>
<tr><th id="61">61</th><td>    <b>case</b> <kbd>'1'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="62">62</th><td>      <b>return</b> <var>5</var>;	 <i>// "r1"</i></td></tr>
<tr><th id="63">63</th><td>    <b>case</b> <kbd>'2'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="64">64</th><td>      <b>return</b> <var>7</var>;	 <i>// "r2"</i></td></tr>
<tr><th id="65">65</th><td>    <b>case</b> <kbd>'3'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="66">66</th><td>      <b>return</b> <var>1</var>;	 <i>// "r3"</i></td></tr>
<tr><th id="67">67</th><td>    <b>case</b> <kbd>'4'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="68">68</th><td>      <b>return</b> <var>9</var>;	 <i>// "r4"</i></td></tr>
<tr><th id="69">69</th><td>    <b>case</b> <kbd>'5'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="70">70</th><td>      <b>return</b> <var>10</var>;	 <i>// "r5"</i></td></tr>
<tr><th id="71">71</th><td>    <b>case</b> <kbd>'6'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="72">72</th><td>      <b>return</b> <var>11</var>;	 <i>// "r6"</i></td></tr>
<tr><th id="73">73</th><td>    <b>case</b> <kbd>'7'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="74">74</th><td>      <b>return</b> <var>12</var>;	 <i>// "r7"</i></td></tr>
<tr><th id="75">75</th><td>    <b>case</b> <kbd>'8'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="76">76</th><td>      <b>return</b> <var>13</var>;	 <i>// "r8"</i></td></tr>
<tr><th id="77">77</th><td>    <b>case</b> <kbd>'9'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="78">78</th><td>      <b>return</b> <var>14</var>;	 <i>// "r9"</i></td></tr>
<tr><th id="79">79</th><td>    }</td></tr>
<tr><th id="80">80</th><td>    <b>break</b>;</td></tr>
<tr><th id="81">81</th><td>  <b>case</b> <var>3</var>:	 <i>// 12 strings to match.</i></td></tr>
<tr><th id="82">82</th><td>    <b>if</b> (memcmp(Name.data()+<var>0</var>, <q>"r1"</q>, <var>2</var>) != <var>0</var>)</td></tr>
<tr><th id="83">83</th><td>      <b>break</b>;</td></tr>
<tr><th id="84">84</th><td>    <b>switch</b> (Name[<var>2</var>]) {</td></tr>
<tr><th id="85">85</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="86">86</th><td>    <b>case</b> <kbd>'0'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="87">87</th><td>      <b>return</b> <var>15</var>;	 <i>// "r10"</i></td></tr>
<tr><th id="88">88</th><td>    <b>case</b> <kbd>'1'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="89">89</th><td>      <b>return</b> <var>16</var>;	 <i>// "r11"</i></td></tr>
<tr><th id="90">90</th><td>    <b>case</b> <kbd>'2'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="91">91</th><td>      <b>return</b> <var>17</var>;	 <i>// "r12"</i></td></tr>
<tr><th id="92">92</th><td>    <b>case</b> <kbd>'3'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="93">93</th><td>      <b>return</b> <var>18</var>;	 <i>// "r13"</i></td></tr>
<tr><th id="94">94</th><td>    <b>case</b> <kbd>'4'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="95">95</th><td>      <b>return</b> <var>19</var>;	 <i>// "r14"</i></td></tr>
<tr><th id="96">96</th><td>    <b>case</b> <kbd>'5'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="97">97</th><td>      <b>return</b> <var>20</var>;	 <i>// "r15"</i></td></tr>
<tr><th id="98">98</th><td>    }</td></tr>
<tr><th id="99">99</th><td>    <b>break</b>;</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><em>static</em> <em>unsigned</em> MatchRegisterAltName(StringRef Name) {</td></tr>
<tr><th id="105">105</th><td>  <b>switch</b> (Name.size()) {</td></tr>
<tr><th id="106">106</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> <var>2</var>:	 <i>// 10 strings to match.</i></td></tr>
<tr><th id="108">108</th><td>    <b>switch</b> (Name[<var>0</var>]) {</td></tr>
<tr><th id="109">109</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="110">110</th><td>    <b>case</b> <kbd>'c'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="111">111</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'g'</kbd>)</td></tr>
<tr><th id="112">112</th><td>        <b>break</b>;</td></tr>
<tr><th id="113">113</th><td>      <b>return</b> <var>1</var>;	 <i>// "cg"</i></td></tr>
<tr><th id="114">114</th><td>    <b>case</b> <kbd>'f'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="115">115</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'p'</kbd>)</td></tr>
<tr><th id="116">116</th><td>        <b>break</b>;</td></tr>
<tr><th id="117">117</th><td>      <b>return</b> <var>9</var>;	 <i>// "fp"</i></td></tr>
<tr><th id="118">118</th><td>    <b>case</b> <kbd>'p'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="119">119</th><td>      <b>if</b> (Name[<var>1</var>] != <kbd>'c'</kbd>)</td></tr>
<tr><th id="120">120</th><td>        <b>break</b>;</td></tr>
<tr><th id="121">121</th><td>      <b>return</b> <var>3</var>;	 <i>// "pc"</i></td></tr>
<tr><th id="122">122</th><td>    <b>case</b> <kbd>'s'</kbd>:	 <i>// 4 strings to match.</i></td></tr>
<tr><th id="123">123</th><td>      <b>switch</b> (Name[<var>1</var>]) {</td></tr>
<tr><th id="124">124</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="125">125</th><td>      <b>case</b> <kbd>'p'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="126">126</th><td>        <b>return</b> <var>5</var>;	 <i>// "sp"</i></td></tr>
<tr><th id="127">127</th><td>      <b>case</b> <kbd>'r'</kbd>:	 <i>// 2 strings to match.</i></td></tr>
<tr><th id="128">128</th><td>        <b>return</b> <var>7</var>;	 <i>// "sr"</i></td></tr>
<tr><th id="129">129</th><td>      }</td></tr>
<tr><th id="130">130</th><td>      <b>break</b>;</td></tr>
<tr><th id="131">131</th><td>    }</td></tr>
<tr><th id="132">132</th><td>    <b>break</b>;</td></tr>
<tr><th id="133">133</th><td>  }</td></tr>
<tr><th id="134">134</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#<span data-ppcond="44">endif</span> // GET_REGISTER_MATCHER</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#<span data-ppcond="140">ifdef</span> <span class="macro" data-ref="_M/GET_SUBTARGET_FEATURE_NAME">GET_SUBTARGET_FEATURE_NAME</span></u></td></tr>
<tr><th id="141">141</th><td><u>#undef GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>// User-level names for subtarget features that participate in</i></td></tr>
<tr><th id="144">144</th><td><i>// instruction matching.</i></td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>const</em> <em>char</em> *getSubtargetFeatureName(uint64_t Val) {</td></tr>
<tr><th id="146">146</th><td>  <b>return</b> <q>"(unknown)"</q>;</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#<span data-ppcond="140">endif</span> // GET_SUBTARGET_FEATURE_NAME</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#<span data-ppcond="152">ifdef</span> <span class="macro" data-ref="_M/GET_MATCHER_IMPLEMENTATION">GET_MATCHER_IMPLEMENTATION</span></u></td></tr>
<tr><th id="153">153</th><td><u>#undef GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>enum</b> {</td></tr>
<tr><th id="156">156</th><td>  Tie0_1_1,</td></tr>
<tr><th id="157">157</th><td>  Tie1_1_1,</td></tr>
<tr><th id="158">158</th><td>};</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>static</em> <em>const</em> uint8_t TiedAsmOperandTable[][<var>3</var>] = {</td></tr>
<tr><th id="161">161</th><td>  <i>/* Tie0_1_1 */</i> { <var>0</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="162">162</th><td>  <i>/* Tie1_1_1 */</i> { <var>1</var>, <var>1</var>, <var>1</var> },</td></tr>
<tr><th id="163">163</th><td>};</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><b>namespace</b> {</td></tr>
<tr><th id="166">166</th><td><b>enum</b> OperatorConversionKind {</td></tr>
<tr><th id="167">167</th><td>  CVT_Done,</td></tr>
<tr><th id="168">168</th><td>  CVT_Reg,</td></tr>
<tr><th id="169">169</th><td>  CVT_Tied,</td></tr>
<tr><th id="170">170</th><td>  CVT_95_Reg,</td></tr>
<tr><th id="171">171</th><td>  CVT_imm_95_0,</td></tr>
<tr><th id="172">172</th><td>  CVT_95_addMemOperands,</td></tr>
<tr><th id="173">173</th><td>  CVT_95_addImmOperands,</td></tr>
<tr><th id="174">174</th><td>  CVT_95_addRegOperands,</td></tr>
<tr><th id="175">175</th><td>  CVT_regSR,</td></tr>
<tr><th id="176">176</th><td>  CVT_imm_95_1,</td></tr>
<tr><th id="177">177</th><td>  CVT_imm_95_4,</td></tr>
<tr><th id="178">178</th><td>  CVT_imm_95_2,</td></tr>
<tr><th id="179">179</th><td>  CVT_imm_95_8,</td></tr>
<tr><th id="180">180</th><td>  CVT_imm_95__MINUS_1,</td></tr>
<tr><th id="181">181</th><td>  CVT_regCG,</td></tr>
<tr><th id="182">182</th><td>  CVT_NUM_CONVERTERS</td></tr>
<tr><th id="183">183</th><td>};</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><b>enum</b> InstructionConversionKind {</td></tr>
<tr><th id="186">186</th><td>  Convert__Reg1_0__Tie0_1_1__imm_95_0,</td></tr>
<tr><th id="187">187</th><td>  Convert__Mem2_0__imm_95_0,</td></tr>
<tr><th id="188">188</th><td>  Convert__Reg1_1__Tie0_1_1__Reg1_0,</td></tr>
<tr><th id="189">189</th><td>  Convert__Mem2_1__Reg1_0,</td></tr>
<tr><th id="190">190</th><td>  Convert__Reg1_1__Tie0_1_1__CGImm1_0,</td></tr>
<tr><th id="191">191</th><td>  Convert__Mem2_1__CGImm1_0,</td></tr>
<tr><th id="192">192</th><td>  Convert__Reg1_1__Tie0_1_1__Imm1_0,</td></tr>
<tr><th id="193">193</th><td>  Convert__Mem2_1__Imm1_0,</td></tr>
<tr><th id="194">194</th><td>  Convert__Reg1_1__Tie0_1_1__IndReg1_0,</td></tr>
<tr><th id="195">195</th><td>  Convert__Mem2_1__IndReg1_0,</td></tr>
<tr><th id="196">196</th><td>  Convert__Reg1_1__Tie0_1_1__Mem2_0,</td></tr>
<tr><th id="197">197</th><td>  Convert__Mem2_1__Mem2_0,</td></tr>
<tr><th id="198">198</th><td>  Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1,</td></tr>
<tr><th id="199">199</th><td>  Convert__Mem2_1__PostIndReg1_0,</td></tr>
<tr><th id="200">200</th><td>  Convert__Reg1_1__Reg1_0,</td></tr>
<tr><th id="201">201</th><td>  Convert__Reg1_1__CGImm1_0,</td></tr>
<tr><th id="202">202</th><td>  Convert__Reg1_1__Imm1_0,</td></tr>
<tr><th id="203">203</th><td>  Convert__Reg1_1__IndReg1_0,</td></tr>
<tr><th id="204">204</th><td>  Convert__Reg1_1__Mem2_0,</td></tr>
<tr><th id="205">205</th><td>  Convert__Reg1_1__PostIndReg1_0,</td></tr>
<tr><th id="206">206</th><td>  Convert__Reg1_0,</td></tr>
<tr><th id="207">207</th><td>  Convert__Imm1_0,</td></tr>
<tr><th id="208">208</th><td>  Convert__Mem2_0,</td></tr>
<tr><th id="209">209</th><td>  Convert__IndReg1_0,</td></tr>
<tr><th id="210">210</th><td>  Convert__PostIndReg1_0,</td></tr>
<tr><th id="211">211</th><td>  Convert__Reg1_0__imm_95_0,</td></tr>
<tr><th id="212">212</th><td>  Convert__regSR__Tie0_1_1__imm_95_1,</td></tr>
<tr><th id="213">213</th><td>  Convert__regSR__Tie0_1_1__imm_95_4,</td></tr>
<tr><th id="214">214</th><td>  Convert__regSR__Tie0_1_1__imm_95_2,</td></tr>
<tr><th id="215">215</th><td>  Convert__Reg1_0__Tie0_1_1__imm_95_1,</td></tr>
<tr><th id="216">216</th><td>  Convert__Mem2_0__imm_95_1,</td></tr>
<tr><th id="217">217</th><td>  Convert__Reg1_0__Tie0_1_1__imm_95_2,</td></tr>
<tr><th id="218">218</th><td>  Convert__Mem2_0__imm_95_2,</td></tr>
<tr><th id="219">219</th><td>  Convert__regSR__Tie0_1_1__imm_95_8,</td></tr>
<tr><th id="220">220</th><td>  Convert__Reg1_0__Tie0_1_1__imm_95__MINUS_1,</td></tr>
<tr><th id="221">221</th><td>  Convert__Mem2_0__imm_95__MINUS_1,</td></tr>
<tr><th id="222">222</th><td>  Convert__Imm1_1__Imm1_0,</td></tr>
<tr><th id="223">223</th><td>  Convert__Reg1_1__PostIndReg1_0__Tie1_1_1,</td></tr>
<tr><th id="224">224</th><td>  Convert__regCG__imm_95_0,</td></tr>
<tr><th id="225">225</th><td>  Convert__CGImm1_0,</td></tr>
<tr><th id="226">226</th><td>  Convert_NoOperands,</td></tr>
<tr><th id="227">227</th><td>  Convert__Reg1_0__Tie0_1_1__Reg1_0,</td></tr>
<tr><th id="228">228</th><td>  Convert__Mem2_0__Mem2_0,</td></tr>
<tr><th id="229">229</th><td>  Convert__Reg1_0__Tie0_1_1,</td></tr>
<tr><th id="230">230</th><td>  CVT_NUM_SIGNATURES</td></tr>
<tr><th id="231">231</th><td>};</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>static</em> <em>const</em> uint8_t ConversionTable[CVT_NUM_SIGNATURES][<var>9</var>] = {</td></tr>
<tr><th id="236">236</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__imm_95_0</i></td></tr>
<tr><th id="237">237</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="238">238</th><td>  <i>// Convert__Mem2_0__imm_95_0</i></td></tr>
<tr><th id="239">239</th><td>  { CVT_95_addMemOperands, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="240">240</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Reg1_0</i></td></tr>
<tr><th id="241">241</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="242">242</th><td>  <i>// Convert__Mem2_1__Reg1_0</i></td></tr>
<tr><th id="243">243</th><td>  { CVT_95_addMemOperands, <var>2</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="244">244</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__CGImm1_0</i></td></tr>
<tr><th id="245">245</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="246">246</th><td>  <i>// Convert__Mem2_1__CGImm1_0</i></td></tr>
<tr><th id="247">247</th><td>  { CVT_95_addMemOperands, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="248">248</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Imm1_0</i></td></tr>
<tr><th id="249">249</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="250">250</th><td>  <i>// Convert__Mem2_1__Imm1_0</i></td></tr>
<tr><th id="251">251</th><td>  { CVT_95_addMemOperands, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="252">252</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__IndReg1_0</i></td></tr>
<tr><th id="253">253</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="254">254</th><td>  <i>// Convert__Mem2_1__IndReg1_0</i></td></tr>
<tr><th id="255">255</th><td>  { CVT_95_addMemOperands, <var>2</var>, CVT_95_addRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="256">256</th><td>  <i>// Convert__Reg1_1__Tie0_1_1__Mem2_0</i></td></tr>
<tr><th id="257">257</th><td>  { CVT_95_Reg, <var>2</var>, CVT_Tied, Tie0_1_1, CVT_95_addMemOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="258">258</th><td>  <i>// Convert__Mem2_1__Mem2_0</i></td></tr>
<tr><th id="259">259</th><td>  { CVT_95_addMemOperands, <var>2</var>, CVT_95_addMemOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="260">260</th><td>  <i>// Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1</i></td></tr>
<tr><th id="261">261</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addRegOperands, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_Tied, Tie1_1_1, CVT_Done },</td></tr>
<tr><th id="262">262</th><td>  <i>// Convert__Mem2_1__PostIndReg1_0</i></td></tr>
<tr><th id="263">263</th><td>  { CVT_95_addMemOperands, <var>2</var>, CVT_95_addRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="264">264</th><td>  <i>// Convert__Reg1_1__Reg1_0</i></td></tr>
<tr><th id="265">265</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="266">266</th><td>  <i>// Convert__Reg1_1__CGImm1_0</i></td></tr>
<tr><th id="267">267</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="268">268</th><td>  <i>// Convert__Reg1_1__Imm1_0</i></td></tr>
<tr><th id="269">269</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="270">270</th><td>  <i>// Convert__Reg1_1__IndReg1_0</i></td></tr>
<tr><th id="271">271</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="272">272</th><td>  <i>// Convert__Reg1_1__Mem2_0</i></td></tr>
<tr><th id="273">273</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addMemOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="274">274</th><td>  <i>// Convert__Reg1_1__PostIndReg1_0</i></td></tr>
<tr><th id="275">275</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="276">276</th><td>  <i>// Convert__Reg1_0</i></td></tr>
<tr><th id="277">277</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="278">278</th><td>  <i>// Convert__Imm1_0</i></td></tr>
<tr><th id="279">279</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="280">280</th><td>  <i>// Convert__Mem2_0</i></td></tr>
<tr><th id="281">281</th><td>  { CVT_95_addMemOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="282">282</th><td>  <i>// Convert__IndReg1_0</i></td></tr>
<tr><th id="283">283</th><td>  { CVT_95_addRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="284">284</th><td>  <i>// Convert__PostIndReg1_0</i></td></tr>
<tr><th id="285">285</th><td>  { CVT_95_addRegOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="286">286</th><td>  <i>// Convert__Reg1_0__imm_95_0</i></td></tr>
<tr><th id="287">287</th><td>  { CVT_95_Reg, <var>1</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="288">288</th><td>  <i>// Convert__regSR__Tie0_1_1__imm_95_1</i></td></tr>
<tr><th id="289">289</th><td>  { CVT_regSR, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="290">290</th><td>  <i>// Convert__regSR__Tie0_1_1__imm_95_4</i></td></tr>
<tr><th id="291">291</th><td>  { CVT_regSR, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_imm_95_4, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="292">292</th><td>  <i>// Convert__regSR__Tie0_1_1__imm_95_2</i></td></tr>
<tr><th id="293">293</th><td>  { CVT_regSR, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="294">294</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__imm_95_1</i></td></tr>
<tr><th id="295">295</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="296">296</th><td>  <i>// Convert__Mem2_0__imm_95_1</i></td></tr>
<tr><th id="297">297</th><td>  { CVT_95_addMemOperands, <var>1</var>, CVT_imm_95_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="298">298</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__imm_95_2</i></td></tr>
<tr><th id="299">299</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="300">300</th><td>  <i>// Convert__Mem2_0__imm_95_2</i></td></tr>
<tr><th id="301">301</th><td>  { CVT_95_addMemOperands, <var>1</var>, CVT_imm_95_2, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="302">302</th><td>  <i>// Convert__regSR__Tie0_1_1__imm_95_8</i></td></tr>
<tr><th id="303">303</th><td>  { CVT_regSR, <var>0</var>, CVT_Tied, Tie0_1_1, CVT_imm_95_8, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="304">304</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__imm_95__MINUS_1</i></td></tr>
<tr><th id="305">305</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_imm_95__MINUS_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="306">306</th><td>  <i>// Convert__Mem2_0__imm_95__MINUS_1</i></td></tr>
<tr><th id="307">307</th><td>  { CVT_95_addMemOperands, <var>1</var>, CVT_imm_95__MINUS_1, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="308">308</th><td>  <i>// Convert__Imm1_1__Imm1_0</i></td></tr>
<tr><th id="309">309</th><td>  { CVT_95_addImmOperands, <var>2</var>, CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="310">310</th><td>  <i>// Convert__Reg1_1__PostIndReg1_0__Tie1_1_1</i></td></tr>
<tr><th id="311">311</th><td>  { CVT_95_Reg, <var>2</var>, CVT_95_addRegOperands, <var>1</var>, CVT_Tied, Tie1_1_1, CVT_Done },</td></tr>
<tr><th id="312">312</th><td>  <i>// Convert__regCG__imm_95_0</i></td></tr>
<tr><th id="313">313</th><td>  { CVT_regCG, <var>0</var>, CVT_imm_95_0, <var>0</var>, CVT_Done },</td></tr>
<tr><th id="314">314</th><td>  <i>// Convert__CGImm1_0</i></td></tr>
<tr><th id="315">315</th><td>  { CVT_95_addImmOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="316">316</th><td>  <i>// Convert_NoOperands</i></td></tr>
<tr><th id="317">317</th><td>  { CVT_Done },</td></tr>
<tr><th id="318">318</th><td>  <i>// Convert__Reg1_0__Tie0_1_1__Reg1_0</i></td></tr>
<tr><th id="319">319</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_95_Reg, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="320">320</th><td>  <i>// Convert__Mem2_0__Mem2_0</i></td></tr>
<tr><th id="321">321</th><td>  { CVT_95_addMemOperands, <var>1</var>, CVT_95_addMemOperands, <var>1</var>, CVT_Done },</td></tr>
<tr><th id="322">322</th><td>  <i>// Convert__Reg1_0__Tie0_1_1</i></td></tr>
<tr><th id="323">323</th><td>  { CVT_95_Reg, <var>1</var>, CVT_Tied, Tie0_1_1, CVT_Done },</td></tr>
<tr><th id="324">324</th><td>};</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><em>void</em> MSP430AsmParser::</td></tr>
<tr><th id="327">327</th><td>convertToMCInst(<em>unsigned</em> Kind, MCInst &amp;Inst, <em>unsigned</em> Opcode,</td></tr>
<tr><th id="328">328</th><td>                <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="329">329</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="330">330</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="331">331</th><td>  <em>unsigned</em> OpIdx;</td></tr>
<tr><th id="332">332</th><td>  Inst.setOpcode(Opcode);</td></tr>
<tr><th id="333">333</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="334">334</th><td>    OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="335">335</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="336">336</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="337">337</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="338">338</th><td>      <b>static_cast</b>&lt;MSP430Operand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="339">339</th><td>      <b>break</b>;</td></tr>
<tr><th id="340">340</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="341">341</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="342">342</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="343">343</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="344">344</th><td>      <em>unsigned</em> TiedResOpnd = TiedAsmOperandTable[OpIdx][<var>0</var>];</td></tr>
<tr><th id="345">345</th><td>      <b>if</b> (TiedResOpnd != (uint8_t)-<var>1</var>)</td></tr>
<tr><th id="346">346</th><td>        Inst.addOperand(Inst.getOperand(TiedResOpnd));</td></tr>
<tr><th id="347">347</th><td>      <b>break</b>;</td></tr>
<tr><th id="348">348</th><td>    }</td></tr>
<tr><th id="349">349</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="350">350</th><td>      <b>static_cast</b>&lt;MSP430Operand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="351">351</th><td>      <b>break</b>;</td></tr>
<tr><th id="352">352</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="353">353</th><td>      Inst.addOperand(MCOperand::createImm(<var>0</var>));</td></tr>
<tr><th id="354">354</th><td>      <b>break</b>;</td></tr>
<tr><th id="355">355</th><td>    <b>case</b> CVT_95_addMemOperands:</td></tr>
<tr><th id="356">356</th><td>      <b>static_cast</b>&lt;MSP430Operand &amp;&gt;(*Operands[OpIdx]).addMemOperands(Inst, <var>2</var>);</td></tr>
<tr><th id="357">357</th><td>      <b>break</b>;</td></tr>
<tr><th id="358">358</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="359">359</th><td>      <b>static_cast</b>&lt;MSP430Operand &amp;&gt;(*Operands[OpIdx]).addImmOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="360">360</th><td>      <b>break</b>;</td></tr>
<tr><th id="361">361</th><td>    <b>case</b> CVT_95_addRegOperands:</td></tr>
<tr><th id="362">362</th><td>      <b>static_cast</b>&lt;MSP430Operand &amp;&gt;(*Operands[OpIdx]).addRegOperands(Inst, <var>1</var>);</td></tr>
<tr><th id="363">363</th><td>      <b>break</b>;</td></tr>
<tr><th id="364">364</th><td>    <b>case</b> CVT_regSR:</td></tr>
<tr><th id="365">365</th><td>      Inst.addOperand(MCOperand::createReg(MSP430::SR));</td></tr>
<tr><th id="366">366</th><td>      <b>break</b>;</td></tr>
<tr><th id="367">367</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="368">368</th><td>      Inst.addOperand(MCOperand::createImm(<var>1</var>));</td></tr>
<tr><th id="369">369</th><td>      <b>break</b>;</td></tr>
<tr><th id="370">370</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="371">371</th><td>      Inst.addOperand(MCOperand::createImm(<var>4</var>));</td></tr>
<tr><th id="372">372</th><td>      <b>break</b>;</td></tr>
<tr><th id="373">373</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="374">374</th><td>      Inst.addOperand(MCOperand::createImm(<var>2</var>));</td></tr>
<tr><th id="375">375</th><td>      <b>break</b>;</td></tr>
<tr><th id="376">376</th><td>    <b>case</b> CVT_imm_95_8:</td></tr>
<tr><th id="377">377</th><td>      Inst.addOperand(MCOperand::createImm(<var>8</var>));</td></tr>
<tr><th id="378">378</th><td>      <b>break</b>;</td></tr>
<tr><th id="379">379</th><td>    <b>case</b> CVT_imm_95__MINUS_1:</td></tr>
<tr><th id="380">380</th><td>      Inst.addOperand(MCOperand::createImm(-<var>1</var>));</td></tr>
<tr><th id="381">381</th><td>      <b>break</b>;</td></tr>
<tr><th id="382">382</th><td>    <b>case</b> CVT_regCG:</td></tr>
<tr><th id="383">383</th><td>      Inst.addOperand(MCOperand::createReg(MSP430::CG));</td></tr>
<tr><th id="384">384</th><td>      <b>break</b>;</td></tr>
<tr><th id="385">385</th><td>    }</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><em>void</em> MSP430AsmParser::</td></tr>
<tr><th id="390">390</th><td>convertToMapAndConstraints(<em>unsigned</em> Kind,</td></tr>
<tr><th id="391">391</th><td>                           <em>const</em> OperandVector &amp;Operands) {</td></tr>
<tr><th id="392">392</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="393">393</th><td>  <em>unsigned</em> NumMCOperands = <var>0</var>;</td></tr>
<tr><th id="394">394</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="395">395</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="396">396</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="397">397</th><td>    <b>default</b>: llvm_unreachable(<q>"invalid conversion entry!"</q>);</td></tr>
<tr><th id="398">398</th><td>    <b>case</b> CVT_Reg:</td></tr>
<tr><th id="399">399</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="400">400</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="401">401</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="402">402</th><td>      <b>break</b>;</td></tr>
<tr><th id="403">403</th><td>    <b>case</b> CVT_Tied:</td></tr>
<tr><th id="404">404</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="405">405</th><td>      <b>break</b>;</td></tr>
<tr><th id="406">406</th><td>    <b>case</b> CVT_95_Reg:</td></tr>
<tr><th id="407">407</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="408">408</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"r"</q>);</td></tr>
<tr><th id="409">409</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="410">410</th><td>      <b>break</b>;</td></tr>
<tr><th id="411">411</th><td>    <b>case</b> CVT_imm_95_0:</td></tr>
<tr><th id="412">412</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="413">413</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="414">414</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="415">415</th><td>      <b>break</b>;</td></tr>
<tr><th id="416">416</th><td>    <b>case</b> CVT_95_addMemOperands:</td></tr>
<tr><th id="417">417</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="418">418</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="419">419</th><td>      NumMCOperands += <var>2</var>;</td></tr>
<tr><th id="420">420</th><td>      <b>break</b>;</td></tr>
<tr><th id="421">421</th><td>    <b>case</b> CVT_95_addImmOperands:</td></tr>
<tr><th id="422">422</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="423">423</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="424">424</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="425">425</th><td>      <b>break</b>;</td></tr>
<tr><th id="426">426</th><td>    <b>case</b> CVT_95_addRegOperands:</td></tr>
<tr><th id="427">427</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="428">428</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="429">429</th><td>      NumMCOperands += <var>1</var>;</td></tr>
<tr><th id="430">430</th><td>      <b>break</b>;</td></tr>
<tr><th id="431">431</th><td>    <b>case</b> CVT_regSR:</td></tr>
<tr><th id="432">432</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="433">433</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="434">434</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="435">435</th><td>      <b>break</b>;</td></tr>
<tr><th id="436">436</th><td>    <b>case</b> CVT_imm_95_1:</td></tr>
<tr><th id="437">437</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="438">438</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="439">439</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="440">440</th><td>      <b>break</b>;</td></tr>
<tr><th id="441">441</th><td>    <b>case</b> CVT_imm_95_4:</td></tr>
<tr><th id="442">442</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="443">443</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="444">444</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="445">445</th><td>      <b>break</b>;</td></tr>
<tr><th id="446">446</th><td>    <b>case</b> CVT_imm_95_2:</td></tr>
<tr><th id="447">447</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="448">448</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="449">449</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="450">450</th><td>      <b>break</b>;</td></tr>
<tr><th id="451">451</th><td>    <b>case</b> CVT_imm_95_8:</td></tr>
<tr><th id="452">452</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="453">453</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="454">454</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="455">455</th><td>      <b>break</b>;</td></tr>
<tr><th id="456">456</th><td>    <b>case</b> CVT_imm_95__MINUS_1:</td></tr>
<tr><th id="457">457</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="458">458</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>""</q>);</td></tr>
<tr><th id="459">459</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="460">460</th><td>      <b>break</b>;</td></tr>
<tr><th id="461">461</th><td>    <b>case</b> CVT_regCG:</td></tr>
<tr><th id="462">462</th><td>      Operands[*(p + <var>1</var>)]-&gt;setMCOperandNum(NumMCOperands);</td></tr>
<tr><th id="463">463</th><td>      Operands[*(p + <var>1</var>)]-&gt;setConstraint(<q>"m"</q>);</td></tr>
<tr><th id="464">464</th><td>      ++NumMCOperands;</td></tr>
<tr><th id="465">465</th><td>      <b>break</b>;</td></tr>
<tr><th id="466">466</th><td>    }</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td>}</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><b>namespace</b> {</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><i class="doc">/// MatchClassKind - The kinds of classes which participate in</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">/// instruction matching.</i></td></tr>
<tr><th id="474">474</th><td><b>enum</b> MatchClassKind {</td></tr>
<tr><th id="475">475</th><td>  InvalidMatchClass = <var>0</var>,</td></tr>
<tr><th id="476">476</th><td>  OptionalMatchClass = <var>1</var>,</td></tr>
<tr><th id="477">477</th><td>  MCK_LAST_TOKEN = OptionalMatchClass,</td></tr>
<tr><th id="478">478</th><td>  MCK_GR16, <i>// register class 'GR16'</i></td></tr>
<tr><th id="479">479</th><td>  MCK_GR8, <i>// register class 'GR8'</i></td></tr>
<tr><th id="480">480</th><td>  MCK_LAST_REGISTER = MCK_GR8,</td></tr>
<tr><th id="481">481</th><td>  MCK_CGImm, <i>// user defined class 'CGImmAsmOperand'</i></td></tr>
<tr><th id="482">482</th><td>  MCK_Imm, <i>// user defined class 'ImmAsmOperand'</i></td></tr>
<tr><th id="483">483</th><td>  MCK_IndReg, <i>// user defined class 'IndRegAsmOperand'</i></td></tr>
<tr><th id="484">484</th><td>  MCK_Mem, <i>// user defined class 'MemAsmOperand'</i></td></tr>
<tr><th id="485">485</th><td>  MCK_PostIndReg, <i>// user defined class 'PostIndRegAsmOperand'</i></td></tr>
<tr><th id="486">486</th><td>  NumMatchClassKinds</td></tr>
<tr><th id="487">487</th><td>};</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><em>static</em> <em>unsigned</em> getDiagKindFromRegisterClass(MatchClassKind RegisterClass) {</td></tr>
<tr><th id="492">492</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="493">493</th><td>}</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><em>static</em> MatchClassKind matchTokenString(StringRef Name) {</td></tr>
<tr><th id="496">496</th><td>  <b>return</b> InvalidMatchClass;</td></tr>
<tr><th id="497">497</th><td>}</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><i class="doc">/// isSubclass - Compute whether<span class="command"> \p</span> <span class="arg">A</span> is a subclass of<span class="command"> \p</span> <span class="arg">B.</span></i></td></tr>
<tr><th id="500">500</th><td><em>static</em> <em>bool</em> isSubclass(MatchClassKind A, MatchClassKind B) {</td></tr>
<tr><th id="501">501</th><td>  <b>if</b> (A == B)</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="505">505</th><td>}</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><em>static</em> <em>unsigned</em> validateOperandClass(MCParsedAsmOperand &amp;GOp, MatchClassKind Kind) {</td></tr>
<tr><th id="508">508</th><td>  MSP430Operand &amp;Operand = (MSP430Operand &amp;)GOp;</td></tr>
<tr><th id="509">509</th><td>  <b>if</b> (Kind == InvalidMatchClass)</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (Operand.isToken() &amp;&amp; Kind &lt;= MCK_LAST_TOKEN)</td></tr>
<tr><th id="513">513</th><td>    <b>return</b> isSubclass(matchTokenString(Operand.getToken()), Kind) ?</td></tr>
<tr><th id="514">514</th><td>             MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="515">515</th><td>             MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="518">518</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="519">519</th><td>  <i>// 'CGImm' class</i></td></tr>
<tr><th id="520">520</th><td>  <b>case</b> MCK_CGImm: {</td></tr>
<tr><th id="521">521</th><td>    DiagnosticPredicate DP(Operand.isCGImm());</td></tr>
<tr><th id="522">522</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="523">523</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="524">524</th><td>    <b>break</b>;</td></tr>
<tr><th id="525">525</th><td>    }</td></tr>
<tr><th id="526">526</th><td>  <i>// 'Imm' class</i></td></tr>
<tr><th id="527">527</th><td>  <b>case</b> MCK_Imm: {</td></tr>
<tr><th id="528">528</th><td>    DiagnosticPredicate DP(Operand.isImm());</td></tr>
<tr><th id="529">529</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="530">530</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="531">531</th><td>    <b>break</b>;</td></tr>
<tr><th id="532">532</th><td>    }</td></tr>
<tr><th id="533">533</th><td>  <i>// 'IndReg' class</i></td></tr>
<tr><th id="534">534</th><td>  <b>case</b> MCK_IndReg: {</td></tr>
<tr><th id="535">535</th><td>    DiagnosticPredicate DP(Operand.isIndReg());</td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="537">537</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="538">538</th><td>    <b>break</b>;</td></tr>
<tr><th id="539">539</th><td>    }</td></tr>
<tr><th id="540">540</th><td>  <i>// 'Mem' class</i></td></tr>
<tr><th id="541">541</th><td>  <b>case</b> MCK_Mem: {</td></tr>
<tr><th id="542">542</th><td>    DiagnosticPredicate DP(Operand.isMem());</td></tr>
<tr><th id="543">543</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="544">544</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="545">545</th><td>    <b>break</b>;</td></tr>
<tr><th id="546">546</th><td>    }</td></tr>
<tr><th id="547">547</th><td>  <i>// 'PostIndReg' class</i></td></tr>
<tr><th id="548">548</th><td>  <b>case</b> MCK_PostIndReg: {</td></tr>
<tr><th id="549">549</th><td>    DiagnosticPredicate DP(Operand.isPostIndReg());</td></tr>
<tr><th id="550">550</th><td>    <b>if</b> (DP.isMatch())</td></tr>
<tr><th id="551">551</th><td>      <b>return</b> MCTargetAsmParser::Match_Success;</td></tr>
<tr><th id="552">552</th><td>    <b>break</b>;</td></tr>
<tr><th id="553">553</th><td>    }</td></tr>
<tr><th id="554">554</th><td>  } <i>// end switch (Kind)</i></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <b>if</b> (Operand.isReg()) {</td></tr>
<tr><th id="557">557</th><td>    MatchClassKind OpKind;</td></tr>
<tr><th id="558">558</th><td>    <b>switch</b> (Operand.getReg()) {</td></tr>
<tr><th id="559">559</th><td>    <b>default</b>: OpKind = InvalidMatchClass; <b>break</b>;</td></tr>
<tr><th id="560">560</th><td>    <b>case</b> MSP430::PCB: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="561">561</th><td>    <b>case</b> MSP430::SPB: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="562">562</th><td>    <b>case</b> MSP430::SRB: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="563">563</th><td>    <b>case</b> MSP430::CGB: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>    <b>case</b> MSP430::R4B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="565">565</th><td>    <b>case</b> MSP430::R5B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>    <b>case</b> MSP430::R6B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="567">567</th><td>    <b>case</b> MSP430::R7B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="568">568</th><td>    <b>case</b> MSP430::R8B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="569">569</th><td>    <b>case</b> MSP430::R9B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="570">570</th><td>    <b>case</b> MSP430::R10B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="571">571</th><td>    <b>case</b> MSP430::R11B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="572">572</th><td>    <b>case</b> MSP430::R12B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="573">573</th><td>    <b>case</b> MSP430::R13B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="574">574</th><td>    <b>case</b> MSP430::R14B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="575">575</th><td>    <b>case</b> MSP430::R15B: OpKind = MCK_GR8; <b>break</b>;</td></tr>
<tr><th id="576">576</th><td>    <b>case</b> MSP430::PC: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="577">577</th><td>    <b>case</b> MSP430::SP: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="578">578</th><td>    <b>case</b> MSP430::SR: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="579">579</th><td>    <b>case</b> MSP430::CG: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="580">580</th><td>    <b>case</b> MSP430::R4: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="581">581</th><td>    <b>case</b> MSP430::R5: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="582">582</th><td>    <b>case</b> MSP430::R6: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="583">583</th><td>    <b>case</b> MSP430::R7: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="584">584</th><td>    <b>case</b> MSP430::R8: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="585">585</th><td>    <b>case</b> MSP430::R9: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="586">586</th><td>    <b>case</b> MSP430::R10: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="587">587</th><td>    <b>case</b> MSP430::R11: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="588">588</th><td>    <b>case</b> MSP430::R12: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="589">589</th><td>    <b>case</b> MSP430::R13: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="590">590</th><td>    <b>case</b> MSP430::R14: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="591">591</th><td>    <b>case</b> MSP430::R15: OpKind = MCK_GR16; <b>break</b>;</td></tr>
<tr><th id="592">592</th><td>    }</td></tr>
<tr><th id="593">593</th><td>    <b>return</b> isSubclass(OpKind, Kind) ? (<em>unsigned</em>)MCTargetAsmParser::Match_Success :</td></tr>
<tr><th id="594">594</th><td>                                      getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <b>if</b> (Kind &gt; MCK_LAST_TOKEN &amp;&amp; Kind &lt;= MCK_LAST_REGISTER)</td></tr>
<tr><th id="598">598</th><td>    <b>return</b> getDiagKindFromRegisterClass(Kind);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <b>return</b> MCTargetAsmParser::Match_InvalidOperand;</td></tr>
<tr><th id="601">601</th><td>}</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#ifndef NDEBUG</u></td></tr>
<tr><th id="604">604</th><td><em>const</em> <em>char</em> *getMatchClassName(MatchClassKind Kind) {</td></tr>
<tr><th id="605">605</th><td>  <b>switch</b> (Kind) {</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> InvalidMatchClass: <b>return</b> <q>"InvalidMatchClass"</q>;</td></tr>
<tr><th id="607">607</th><td>  <b>case</b> OptionalMatchClass: <b>return</b> <q>"OptionalMatchClass"</q>;</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> MCK_GR16: <b>return</b> <q>"MCK_GR16"</q>;</td></tr>
<tr><th id="609">609</th><td>  <b>case</b> MCK_GR8: <b>return</b> <q>"MCK_GR8"</q>;</td></tr>
<tr><th id="610">610</th><td>  <b>case</b> MCK_CGImm: <b>return</b> <q>"MCK_CGImm"</q>;</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> MCK_Imm: <b>return</b> <q>"MCK_Imm"</q>;</td></tr>
<tr><th id="612">612</th><td>  <b>case</b> MCK_IndReg: <b>return</b> <q>"MCK_IndReg"</q>;</td></tr>
<tr><th id="613">613</th><td>  <b>case</b> MCK_Mem: <b>return</b> <q>"MCK_Mem"</q>;</td></tr>
<tr><th id="614">614</th><td>  <b>case</b> MCK_PostIndReg: <b>return</b> <q>"MCK_PostIndReg"</q>;</td></tr>
<tr><th id="615">615</th><td>  <b>case</b> NumMatchClassKinds: <b>return</b> <q>"NumMatchClassKinds"</q>;</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td>  llvm_unreachable(<q>"unhandled MatchClassKind!"</q>);</td></tr>
<tr><th id="618">618</th><td>}</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><u>#endif // NDEBUG</u></td></tr>
<tr><th id="621">621</th><td>FeatureBitset MSP430AsmParser::</td></tr>
<tr><th id="622">622</th><td>ComputeAvailableFeatures(<em>const</em> FeatureBitset &amp;FB) <em>const</em> {</td></tr>
<tr><th id="623">623</th><td>  FeatureBitset Features;</td></tr>
<tr><th id="624">624</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="625">625</th><td>}</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><em>static</em> <em>bool</em> checkAsmTiedOperandConstraints(<em>const</em> MSP430AsmParser&amp;AsmParser,</td></tr>
<tr><th id="628">628</th><td>                               <em>unsigned</em> Kind,</td></tr>
<tr><th id="629">629</th><td>                               <em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="630">630</th><td>                               uint64_t &amp;ErrorInfo) {</td></tr>
<tr><th id="631">631</th><td>  assert(Kind &lt; CVT_NUM_SIGNATURES &amp;&amp; <q>"Invalid signature!"</q>);</td></tr>
<tr><th id="632">632</th><td>  <em>const</em> uint8_t *Converter = ConversionTable[Kind];</td></tr>
<tr><th id="633">633</th><td>  <b>for</b> (<em>const</em> uint8_t *p = Converter; *p; p += <var>2</var>) {</td></tr>
<tr><th id="634">634</th><td>    <b>switch</b> (*p) {</td></tr>
<tr><th id="635">635</th><td>    <b>case</b> CVT_Tied: {</td></tr>
<tr><th id="636">636</th><td>      <em>unsigned</em> OpIdx = *(p + <var>1</var>);</td></tr>
<tr><th id="637">637</th><td>      assert(OpIdx &lt; (size_t)(std::end(TiedAsmOperandTable) -</td></tr>
<tr><th id="638">638</th><td>                              std::begin(TiedAsmOperandTable)) &amp;&amp;</td></tr>
<tr><th id="639">639</th><td>             <q>"Tied operand not found"</q>);</td></tr>
<tr><th id="640">640</th><td>      <em>unsigned</em> OpndNum1 = TiedAsmOperandTable[OpIdx][<var>1</var>];</td></tr>
<tr><th id="641">641</th><td>      <em>unsigned</em> OpndNum2 = TiedAsmOperandTable[OpIdx][<var>2</var>];</td></tr>
<tr><th id="642">642</th><td>      <b>if</b> (OpndNum1 != OpndNum2) {</td></tr>
<tr><th id="643">643</th><td>        <em>auto</em> &amp;SrcOp1 = Operands[OpndNum1];</td></tr>
<tr><th id="644">644</th><td>        <em>auto</em> &amp;SrcOp2 = Operands[OpndNum2];</td></tr>
<tr><th id="645">645</th><td>        <b>if</b> (SrcOp1-&gt;isReg() &amp;&amp; SrcOp2-&gt;isReg()) {</td></tr>
<tr><th id="646">646</th><td>          <b>if</b> (!AsmParser.regsEqual(*SrcOp1, *SrcOp2)) {</td></tr>
<tr><th id="647">647</th><td>            ErrorInfo = OpndNum2;</td></tr>
<tr><th id="648">648</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="649">649</th><td>          }</td></tr>
<tr><th id="650">650</th><td>        }</td></tr>
<tr><th id="651">651</th><td>      }</td></tr>
<tr><th id="652">652</th><td>      <b>break</b>;</td></tr>
<tr><th id="653">653</th><td>    }</td></tr>
<tr><th id="654">654</th><td>    <b>default</b>:</td></tr>
<tr><th id="655">655</th><td>      <b>break</b>;</td></tr>
<tr><th id="656">656</th><td>    }</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="659">659</th><td>}</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> MnemonicTable =</td></tr>
<tr><th id="662">662</th><td>    <q>"\003adc\005adc.b\003add\005add.b\004addc\006addc.b\003and\005and.b\003b"</q></td></tr>
<tr><th id="663">663</th><td>    <q>"ic\005bic.b\003bis\005bis.b\003bit\005bit.b\002br\004call\003clr\005clr"</q></td></tr>
<tr><th id="664">664</th><td>    <q>".b\004clrc\004clrn\004clrz\003cmp\005cmp.b\004dadc\006dadc.b\004dadd\006"</q></td></tr>
<tr><th id="665">665</th><td>    <q>"dadd.b\003dec\005dec.b\004decd\006decd.b\004dint\004eint\003inc\005inc."</q></td></tr>
<tr><th id="666">666</th><td>    <q>"b\004incd\006incd.b\003inv\005inv.b\001j\003jmp\003mov\005mov.b\003nop\003"</q></td></tr>
<tr><th id="667">667</th><td>    <q>"pop\004push\006push.b\003ret\004reti\003rla\005rla.b\003rlc\005rlc.b\003"</q></td></tr>
<tr><th id="668">668</th><td>    <q>"rra\005rra.b\003rrc\005rrc.b\003sbc\005sbc.b\004setc\004setn\004setz\003"</q></td></tr>
<tr><th id="669">669</th><td>    <q>"sub\005sub.b\004subc\006subc.b\004swpb\003sxt\003tst\005tst.b\003xor\005"</q></td></tr>
<tr><th id="670">670</th><td>    <q>"xor.b"</q>;</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="673">673</th><td><b>enum</b> : uint8_t {</td></tr>
<tr><th id="674">674</th><td>  AMFBS_None,</td></tr>
<tr><th id="675">675</th><td>};</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><em>static</em> <b>constexpr</b> FeatureBitset FeatureBitsets[] = {</td></tr>
<tr><th id="678">678</th><td>  {}, <i>// AMFBS_None</i></td></tr>
<tr><th id="679">679</th><td>};</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><b>namespace</b> {</td></tr>
<tr><th id="682">682</th><td>  <b>struct</b> MatchEntry {</td></tr>
<tr><th id="683">683</th><td>    uint16_t Mnemonic;</td></tr>
<tr><th id="684">684</th><td>    uint16_t Opcode;</td></tr>
<tr><th id="685">685</th><td>    uint8_t ConvertFn;</td></tr>
<tr><th id="686">686</th><td>    uint8_t RequiredFeaturesIdx;</td></tr>
<tr><th id="687">687</th><td>    uint8_t Classes[<var>2</var>];</td></tr>
<tr><th id="688">688</th><td>    StringRef getMnemonic() <em>const</em> {</td></tr>
<tr><th id="689">689</th><td>      <b>return</b> StringRef(MnemonicTable + Mnemonic + <var>1</var>,</td></tr>
<tr><th id="690">690</th><td>                       MnemonicTable[Mnemonic]);</td></tr>
<tr><th id="691">691</th><td>    }</td></tr>
<tr><th id="692">692</th><td>  };</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <i>// Predicate for searching for an opcode.</i></td></tr>
<tr><th id="695">695</th><td>  <b>struct</b> LessOpcode {</td></tr>
<tr><th id="696">696</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, StringRef RHS) {</td></tr>
<tr><th id="697">697</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS;</td></tr>
<tr><th id="698">698</th><td>    }</td></tr>
<tr><th id="699">699</th><td>    <em>bool</em> <b>operator</b>()(StringRef LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="700">700</th><td>      <b>return</b> LHS &lt; RHS.getMnemonic();</td></tr>
<tr><th id="701">701</th><td>    }</td></tr>
<tr><th id="702">702</th><td>    <em>bool</em> <b>operator</b>()(<em>const</em> MatchEntry &amp;LHS, <em>const</em> MatchEntry &amp;RHS) {</td></tr>
<tr><th id="703">703</th><td>      <b>return</b> LHS.getMnemonic() &lt; RHS.getMnemonic();</td></tr>
<tr><th id="704">704</th><td>    }</td></tr>
<tr><th id="705">705</th><td>  };</td></tr>
<tr><th id="706">706</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><em>static</em> <em>const</em> MatchEntry MatchTable0[] = {</td></tr>
<tr><th id="709">709</th><td>  { <var>0</var> <i>/* adc */</i>, MSP430::ADDC16rc, Convert__Reg1_0__Tie0_1_1__imm_95_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="710">710</th><td>  { <var>0</var> <i>/* adc */</i>, MSP430::ADDC16mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="711">711</th><td>  { <var>4</var> <i>/* adc.b */</i>, MSP430::ADDC8rc, Convert__Reg1_0__Tie0_1_1__imm_95_0, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="712">712</th><td>  { <var>4</var> <i>/* adc.b */</i>, MSP430::ADDC8mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="713">713</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="714">714</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="715">715</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="716">716</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="717">717</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="718">718</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="719">719</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="720">720</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="721">721</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="722">722</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="723">723</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="724">724</th><td>  { <var>10</var> <i>/* add */</i>, MSP430::ADD16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="725">725</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="726">726</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="727">727</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="728">728</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="729">729</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="730">730</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="731">731</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="732">732</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="733">733</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="734">734</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="735">735</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="736">736</th><td>  { <var>14</var> <i>/* add.b */</i>, MSP430::ADD8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="737">737</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="738">738</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="739">739</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="740">740</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="741">741</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="742">742</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="743">743</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="744">744</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="745">745</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="746">746</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="747">747</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="748">748</th><td>  { <var>20</var> <i>/* addc */</i>, MSP430::ADDC16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="749">749</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="750">750</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="751">751</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="752">752</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="753">753</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="754">754</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="755">755</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="756">756</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="757">757</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="758">758</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="759">759</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="760">760</th><td>  { <var>25</var> <i>/* addc.b */</i>, MSP430::ADDC8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="761">761</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="762">762</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="763">763</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="764">764</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="765">765</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="766">766</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="767">767</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="768">768</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="769">769</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="770">770</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="771">771</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="772">772</th><td>  { <var>32</var> <i>/* and */</i>, MSP430::AND16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="773">773</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="774">774</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="775">775</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="776">776</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="777">777</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="778">778</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="779">779</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="780">780</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="781">781</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="782">782</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="783">783</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="784">784</th><td>  { <var>36</var> <i>/* and.b */</i>, MSP430::AND8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="785">785</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="786">786</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="787">787</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="788">788</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="789">789</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="790">790</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="791">791</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="792">792</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="793">793</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="794">794</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="795">795</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="796">796</th><td>  { <var>42</var> <i>/* bic */</i>, MSP430::BIC16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="797">797</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="798">798</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="799">799</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="800">800</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="801">801</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="802">802</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="803">803</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="804">804</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="805">805</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="806">806</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="807">807</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="808">808</th><td>  { <var>46</var> <i>/* bic.b */</i>, MSP430::BIC8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="809">809</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="810">810</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="811">811</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="812">812</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="813">813</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="814">814</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="815">815</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="816">816</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="817">817</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="818">818</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="819">819</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="820">820</th><td>  { <var>52</var> <i>/* bis */</i>, MSP430::BIS16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="821">821</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="822">822</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="823">823</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="824">824</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="825">825</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="826">826</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="827">827</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="828">828</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="829">829</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="830">830</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="831">831</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="832">832</th><td>  { <var>56</var> <i>/* bis.b */</i>, MSP430::BIS8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="833">833</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16rr, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="834">834</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="835">835</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16rc, Convert__Reg1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="836">836</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="837">837</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16ri, Convert__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="838">838</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="839">839</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16rn, Convert__Reg1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="840">840</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="841">841</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16rm, Convert__Reg1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="842">842</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="843">843</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16rp, Convert__Reg1_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="844">844</th><td>  { <var>62</var> <i>/* bit */</i>, MSP430::BIT16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="845">845</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8rr, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="846">846</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="847">847</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8rc, Convert__Reg1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="848">848</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="849">849</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8ri, Convert__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="850">850</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="851">851</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8rn, Convert__Reg1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="852">852</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="853">853</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8rm, Convert__Reg1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="854">854</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="855">855</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8rp, Convert__Reg1_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="856">856</th><td>  { <var>66</var> <i>/* bit.b */</i>, MSP430::BIT8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="857">857</th><td>  { <var>72</var> <i>/* br */</i>, MSP430::Br, Convert__Reg1_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="858">858</th><td>  { <var>72</var> <i>/* br */</i>, MSP430::Bi, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="859">859</th><td>  { <var>72</var> <i>/* br */</i>, MSP430::Bm, Convert__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="860">860</th><td>  { <var>75</var> <i>/* call */</i>, MSP430::CALLr, Convert__Reg1_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="861">861</th><td>  { <var>75</var> <i>/* call */</i>, MSP430::CALLi, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="862">862</th><td>  { <var>75</var> <i>/* call */</i>, MSP430::CALLn, Convert__IndReg1_0, AMFBS_None, { MCK_IndReg }, },</td></tr>
<tr><th id="863">863</th><td>  { <var>75</var> <i>/* call */</i>, MSP430::CALLm, Convert__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="864">864</th><td>  { <var>75</var> <i>/* call */</i>, MSP430::CALLp, Convert__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg }, },</td></tr>
<tr><th id="865">865</th><td>  { <var>80</var> <i>/* clr */</i>, MSP430::MOV16rc, Convert__Reg1_0__imm_95_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="866">866</th><td>  { <var>80</var> <i>/* clr */</i>, MSP430::MOV16mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="867">867</th><td>  { <var>84</var> <i>/* clr.b */</i>, MSP430::MOV8rc, Convert__Reg1_0__imm_95_0, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="868">868</th><td>  { <var>84</var> <i>/* clr.b */</i>, MSP430::MOV8mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="869">869</th><td>  { <var>90</var> <i>/* clrc */</i>, MSP430::BIC16rc, Convert__regSR__Tie0_1_1__imm_95_1, AMFBS_None, {  }, },</td></tr>
<tr><th id="870">870</th><td>  { <var>95</var> <i>/* clrn */</i>, MSP430::BIC16rc, Convert__regSR__Tie0_1_1__imm_95_4, AMFBS_None, {  }, },</td></tr>
<tr><th id="871">871</th><td>  { <var>100</var> <i>/* clrz */</i>, MSP430::BIC16rc, Convert__regSR__Tie0_1_1__imm_95_2, AMFBS_None, {  }, },</td></tr>
<tr><th id="872">872</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16rr, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="873">873</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="874">874</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16rc, Convert__Reg1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="875">875</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="876">876</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16ri, Convert__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="877">877</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="878">878</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16rn, Convert__Reg1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="879">879</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="880">880</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16rm, Convert__Reg1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="881">881</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="882">882</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16rp, Convert__Reg1_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="883">883</th><td>  { <var>105</var> <i>/* cmp */</i>, MSP430::CMP16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="884">884</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8rr, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="885">885</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="886">886</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8rc, Convert__Reg1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="887">887</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="888">888</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8ri, Convert__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="889">889</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="890">890</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8rn, Convert__Reg1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="891">891</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="892">892</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8rm, Convert__Reg1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="893">893</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="894">894</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8rp, Convert__Reg1_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="895">895</th><td>  { <var>109</var> <i>/* cmp.b */</i>, MSP430::CMP8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="896">896</th><td>  { <var>115</var> <i>/* dadc */</i>, MSP430::DADD16rc, Convert__Reg1_0__Tie0_1_1__imm_95_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="897">897</th><td>  { <var>115</var> <i>/* dadc */</i>, MSP430::DADD16mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="898">898</th><td>  { <var>120</var> <i>/* dadc.b */</i>, MSP430::DADD8rc, Convert__Reg1_0__Tie0_1_1__imm_95_0, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="899">899</th><td>  { <var>120</var> <i>/* dadc.b */</i>, MSP430::DADD8mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="900">900</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="901">901</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="902">902</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="903">903</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="904">904</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="905">905</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="906">906</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="907">907</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="908">908</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="909">909</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="910">910</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="911">911</th><td>  { <var>127</var> <i>/* dadd */</i>, MSP430::DADD16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="912">912</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="913">913</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="914">914</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="915">915</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="916">916</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="917">917</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="918">918</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="919">919</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="920">920</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="921">921</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="922">922</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="923">923</th><td>  { <var>132</var> <i>/* dadd.b */</i>, MSP430::DADD8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="924">924</th><td>  { <var>139</var> <i>/* dec */</i>, MSP430::SUB16rc, Convert__Reg1_0__Tie0_1_1__imm_95_1, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="925">925</th><td>  { <var>139</var> <i>/* dec */</i>, MSP430::SUB16mc, Convert__Mem2_0__imm_95_1, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="926">926</th><td>  { <var>143</var> <i>/* dec.b */</i>, MSP430::SUB8rc, Convert__Reg1_0__Tie0_1_1__imm_95_1, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="927">927</th><td>  { <var>143</var> <i>/* dec.b */</i>, MSP430::SUB8mc, Convert__Mem2_0__imm_95_1, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="928">928</th><td>  { <var>149</var> <i>/* decd */</i>, MSP430::SUB16rc, Convert__Reg1_0__Tie0_1_1__imm_95_2, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="929">929</th><td>  { <var>149</var> <i>/* decd */</i>, MSP430::SUB16mc, Convert__Mem2_0__imm_95_2, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="930">930</th><td>  { <var>154</var> <i>/* decd.b */</i>, MSP430::SUB8rc, Convert__Reg1_0__Tie0_1_1__imm_95_2, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="931">931</th><td>  { <var>154</var> <i>/* decd.b */</i>, MSP430::SUB8mc, Convert__Mem2_0__imm_95_2, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="932">932</th><td>  { <var>161</var> <i>/* dint */</i>, MSP430::BIC16rc, Convert__regSR__Tie0_1_1__imm_95_8, AMFBS_None, {  }, },</td></tr>
<tr><th id="933">933</th><td>  { <var>166</var> <i>/* eint */</i>, MSP430::BIS16rc, Convert__regSR__Tie0_1_1__imm_95_8, AMFBS_None, {  }, },</td></tr>
<tr><th id="934">934</th><td>  { <var>171</var> <i>/* inc */</i>, MSP430::ADD16rc, Convert__Reg1_0__Tie0_1_1__imm_95_1, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="935">935</th><td>  { <var>171</var> <i>/* inc */</i>, MSP430::ADD16mc, Convert__Mem2_0__imm_95_1, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="936">936</th><td>  { <var>175</var> <i>/* inc.b */</i>, MSP430::ADD8rc, Convert__Reg1_0__Tie0_1_1__imm_95_1, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="937">937</th><td>  { <var>175</var> <i>/* inc.b */</i>, MSP430::ADD8mc, Convert__Mem2_0__imm_95_1, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="938">938</th><td>  { <var>181</var> <i>/* incd */</i>, MSP430::ADD16rc, Convert__Reg1_0__Tie0_1_1__imm_95_2, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="939">939</th><td>  { <var>181</var> <i>/* incd */</i>, MSP430::ADD16mc, Convert__Mem2_0__imm_95_2, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="940">940</th><td>  { <var>186</var> <i>/* incd.b */</i>, MSP430::ADD8rc, Convert__Reg1_0__Tie0_1_1__imm_95_2, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="941">941</th><td>  { <var>186</var> <i>/* incd.b */</i>, MSP430::ADD8mc, Convert__Mem2_0__imm_95_2, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="942">942</th><td>  { <var>193</var> <i>/* inv */</i>, MSP430::XOR16rc, Convert__Reg1_0__Tie0_1_1__imm_95__MINUS_1, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="943">943</th><td>  { <var>193</var> <i>/* inv */</i>, MSP430::XOR16mc, Convert__Mem2_0__imm_95__MINUS_1, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="944">944</th><td>  { <var>197</var> <i>/* inv.b */</i>, MSP430::XOR8rc, Convert__Reg1_0__Tie0_1_1__imm_95__MINUS_1, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="945">945</th><td>  { <var>197</var> <i>/* inv.b */</i>, MSP430::XOR8mc, Convert__Mem2_0__imm_95__MINUS_1, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="946">946</th><td>  { <var>203</var> <i>/* j */</i>, MSP430::JCC, Convert__Imm1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Imm }, },</td></tr>
<tr><th id="947">947</th><td>  { <var>205</var> <i>/* jmp */</i>, MSP430::JMP, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="948">948</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16rr, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="949">949</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="950">950</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16rc, Convert__Reg1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="951">951</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="952">952</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16ri, Convert__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="953">953</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="954">954</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16rn, Convert__Reg1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="955">955</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="956">956</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16rm, Convert__Reg1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="957">957</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="958">958</th><td>  { <var>209</var> <i>/* mov */</i>, MSP430::MOV16rp, Convert__Reg1_1__PostIndReg1_0__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="959">959</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8rr, Convert__Reg1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="960">960</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="961">961</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8rc, Convert__Reg1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="962">962</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="963">963</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8ri, Convert__Reg1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="964">964</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="965">965</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8rn, Convert__Reg1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="966">966</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="967">967</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8rm, Convert__Reg1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="968">968</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="969">969</th><td>  { <var>213</var> <i>/* mov.b */</i>, MSP430::MOV8rp, Convert__Reg1_1__PostIndReg1_0__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="970">970</th><td>  { <var>219</var> <i>/* nop */</i>, MSP430::MOV16rc, Convert__regCG__imm_95_0, AMFBS_None, {  }, },</td></tr>
<tr><th id="971">971</th><td>  { <var>223</var> <i>/* pop */</i>, MSP430::POP16r, Convert__Reg1_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="972">972</th><td>  { <var>227</var> <i>/* push */</i>, MSP430::PUSH16r, Convert__Reg1_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="973">973</th><td>  { <var>227</var> <i>/* push */</i>, MSP430::PUSH16c, Convert__CGImm1_0, AMFBS_None, { MCK_CGImm }, },</td></tr>
<tr><th id="974">974</th><td>  { <var>227</var> <i>/* push */</i>, MSP430::PUSH16i, Convert__Imm1_0, AMFBS_None, { MCK_Imm }, },</td></tr>
<tr><th id="975">975</th><td>  { <var>232</var> <i>/* push.b */</i>, MSP430::PUSH8r, Convert__Reg1_0, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="976">976</th><td>  { <var>239</var> <i>/* ret */</i>, MSP430::RET, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="977">977</th><td>  { <var>243</var> <i>/* reti */</i>, MSP430::RETI, Convert_NoOperands, AMFBS_None, {  }, },</td></tr>
<tr><th id="978">978</th><td>  { <var>248</var> <i>/* rla */</i>, MSP430::ADD16rr, Convert__Reg1_0__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="979">979</th><td>  { <var>248</var> <i>/* rla */</i>, MSP430::ADD16mm, Convert__Mem2_0__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="980">980</th><td>  { <var>252</var> <i>/* rla.b */</i>, MSP430::ADD8rr, Convert__Reg1_0__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="981">981</th><td>  { <var>252</var> <i>/* rla.b */</i>, MSP430::ADD8mm, Convert__Mem2_0__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="982">982</th><td>  { <var>258</var> <i>/* rlc */</i>, MSP430::ADDC16rr, Convert__Reg1_0__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="983">983</th><td>  { <var>258</var> <i>/* rlc */</i>, MSP430::ADDC16mm, Convert__Mem2_0__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="984">984</th><td>  { <var>262</var> <i>/* rlc.b */</i>, MSP430::ADDC8rr, Convert__Reg1_0__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="985">985</th><td>  { <var>262</var> <i>/* rlc.b */</i>, MSP430::ADDC8mm, Convert__Mem2_0__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="986">986</th><td>  { <var>268</var> <i>/* rra */</i>, MSP430::RRA16r, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="987">987</th><td>  { <var>268</var> <i>/* rra */</i>, MSP430::RRA16n, Convert__IndReg1_0, AMFBS_None, { MCK_IndReg }, },</td></tr>
<tr><th id="988">988</th><td>  { <var>268</var> <i>/* rra */</i>, MSP430::RRA16m, Convert__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="989">989</th><td>  { <var>268</var> <i>/* rra */</i>, MSP430::RRA16p, Convert__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg }, },</td></tr>
<tr><th id="990">990</th><td>  { <var>272</var> <i>/* rra.b */</i>, MSP430::RRA8r, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="991">991</th><td>  { <var>272</var> <i>/* rra.b */</i>, MSP430::RRA8n, Convert__IndReg1_0, AMFBS_None, { MCK_IndReg }, },</td></tr>
<tr><th id="992">992</th><td>  { <var>272</var> <i>/* rra.b */</i>, MSP430::RRA8m, Convert__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="993">993</th><td>  { <var>272</var> <i>/* rra.b */</i>, MSP430::RRA8p, Convert__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg }, },</td></tr>
<tr><th id="994">994</th><td>  { <var>278</var> <i>/* rrc */</i>, MSP430::RRC16r, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="995">995</th><td>  { <var>278</var> <i>/* rrc */</i>, MSP430::RRC16n, Convert__IndReg1_0, AMFBS_None, { MCK_IndReg }, },</td></tr>
<tr><th id="996">996</th><td>  { <var>278</var> <i>/* rrc */</i>, MSP430::RRC16m, Convert__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="997">997</th><td>  { <var>278</var> <i>/* rrc */</i>, MSP430::RRC16p, Convert__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg }, },</td></tr>
<tr><th id="998">998</th><td>  { <var>282</var> <i>/* rrc.b */</i>, MSP430::RRC8r, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="999">999</th><td>  { <var>282</var> <i>/* rrc.b */</i>, MSP430::RRC8n, Convert__IndReg1_0, AMFBS_None, { MCK_IndReg }, },</td></tr>
<tr><th id="1000">1000</th><td>  { <var>282</var> <i>/* rrc.b */</i>, MSP430::RRC8m, Convert__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="1001">1001</th><td>  { <var>282</var> <i>/* rrc.b */</i>, MSP430::RRC8p, Convert__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg }, },</td></tr>
<tr><th id="1002">1002</th><td>  { <var>288</var> <i>/* sbc */</i>, MSP430::SUBC16rc, Convert__Reg1_0__Tie0_1_1__imm_95_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="1003">1003</th><td>  { <var>288</var> <i>/* sbc */</i>, MSP430::SUBC16mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="1004">1004</th><td>  { <var>292</var> <i>/* sbc.b */</i>, MSP430::SUBC8rc, Convert__Reg1_0__Tie0_1_1__imm_95_0, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="1005">1005</th><td>  { <var>292</var> <i>/* sbc.b */</i>, MSP430::SUBC8mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="1006">1006</th><td>  { <var>298</var> <i>/* setc */</i>, MSP430::BIS16rc, Convert__regSR__Tie0_1_1__imm_95_1, AMFBS_None, {  }, },</td></tr>
<tr><th id="1007">1007</th><td>  { <var>303</var> <i>/* setn */</i>, MSP430::BIS16rc, Convert__regSR__Tie0_1_1__imm_95_4, AMFBS_None, {  }, },</td></tr>
<tr><th id="1008">1008</th><td>  { <var>308</var> <i>/* setz */</i>, MSP430::BIS16rc, Convert__regSR__Tie0_1_1__imm_95_2, AMFBS_None, {  }, },</td></tr>
<tr><th id="1009">1009</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="1010">1010</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="1011">1011</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="1012">1012</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="1013">1013</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="1014">1014</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="1015">1015</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="1016">1016</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="1017">1017</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="1018">1018</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="1019">1019</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="1020">1020</th><td>  { <var>313</var> <i>/* sub */</i>, MSP430::SUB16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="1021">1021</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="1022">1022</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="1023">1023</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="1024">1024</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="1025">1025</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="1026">1026</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="1027">1027</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="1028">1028</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="1029">1029</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="1030">1030</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="1031">1031</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="1032">1032</th><td>  { <var>317</var> <i>/* sub.b */</i>, MSP430::SUB8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="1033">1033</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="1034">1034</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="1035">1035</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="1036">1036</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="1037">1037</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="1038">1038</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="1039">1039</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="1040">1040</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="1041">1041</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="1042">1042</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="1043">1043</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="1044">1044</th><td>  { <var>323</var> <i>/* subc */</i>, MSP430::SUBC16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="1045">1045</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="1046">1046</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="1047">1047</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="1048">1048</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="1049">1049</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="1050">1050</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="1051">1051</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="1052">1052</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="1053">1053</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="1054">1054</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="1055">1055</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="1056">1056</th><td>  { <var>328</var> <i>/* subc.b */</i>, MSP430::SUBC8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="1057">1057</th><td>  { <var>335</var> <i>/* swpb */</i>, MSP430::SWPB16r, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="1058">1058</th><td>  { <var>335</var> <i>/* swpb */</i>, MSP430::SWPB16n, Convert__IndReg1_0, AMFBS_None, { MCK_IndReg }, },</td></tr>
<tr><th id="1059">1059</th><td>  { <var>335</var> <i>/* swpb */</i>, MSP430::SWPB16m, Convert__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="1060">1060</th><td>  { <var>335</var> <i>/* swpb */</i>, MSP430::SWPB16p, Convert__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg }, },</td></tr>
<tr><th id="1061">1061</th><td>  { <var>340</var> <i>/* sxt */</i>, MSP430::SEXT16r, Convert__Reg1_0__Tie0_1_1, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="1062">1062</th><td>  { <var>340</var> <i>/* sxt */</i>, MSP430::SEXT16n, Convert__IndReg1_0, AMFBS_None, { MCK_IndReg }, },</td></tr>
<tr><th id="1063">1063</th><td>  { <var>340</var> <i>/* sxt */</i>, MSP430::SEXT16m, Convert__Mem2_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="1064">1064</th><td>  { <var>340</var> <i>/* sxt */</i>, MSP430::SEXT16p, Convert__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg }, },</td></tr>
<tr><th id="1065">1065</th><td>  { <var>344</var> <i>/* tst */</i>, MSP430::CMP16rc, Convert__Reg1_0__imm_95_0, AMFBS_None, { MCK_GR16 }, },</td></tr>
<tr><th id="1066">1066</th><td>  { <var>344</var> <i>/* tst */</i>, MSP430::CMP16mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="1067">1067</th><td>  { <var>348</var> <i>/* tst.b */</i>, MSP430::CMP8rc, Convert__Reg1_0__imm_95_0, AMFBS_None, { MCK_GR8 }, },</td></tr>
<tr><th id="1068">1068</th><td>  { <var>348</var> <i>/* tst.b */</i>, MSP430::CMP8mc, Convert__Mem2_0__imm_95_0, AMFBS_None, { MCK_Mem }, },</td></tr>
<tr><th id="1069">1069</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_GR16 }, },</td></tr>
<tr><th id="1070">1070</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR16, MCK_Mem }, },</td></tr>
<tr><th id="1071">1071</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR16 }, },</td></tr>
<tr><th id="1072">1072</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="1073">1073</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR16 }, },</td></tr>
<tr><th id="1074">1074</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="1075">1075</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR16 }, },</td></tr>
<tr><th id="1076">1076</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="1077">1077</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR16 }, },</td></tr>
<tr><th id="1078">1078</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="1079">1079</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR16 }, },</td></tr>
<tr><th id="1080">1080</th><td>  { <var>354</var> <i>/* xor */</i>, MSP430::XOR16mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="1081">1081</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8rr, Convert__Reg1_1__Tie0_1_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_GR8 }, },</td></tr>
<tr><th id="1082">1082</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8mr, Convert__Mem2_1__Reg1_0, AMFBS_None, { MCK_GR8, MCK_Mem }, },</td></tr>
<tr><th id="1083">1083</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8rc, Convert__Reg1_1__Tie0_1_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_GR8 }, },</td></tr>
<tr><th id="1084">1084</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8mc, Convert__Mem2_1__CGImm1_0, AMFBS_None, { MCK_CGImm, MCK_Mem }, },</td></tr>
<tr><th id="1085">1085</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8ri, Convert__Reg1_1__Tie0_1_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_GR8 }, },</td></tr>
<tr><th id="1086">1086</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8mi, Convert__Mem2_1__Imm1_0, AMFBS_None, { MCK_Imm, MCK_Mem }, },</td></tr>
<tr><th id="1087">1087</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8rn, Convert__Reg1_1__Tie0_1_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_GR8 }, },</td></tr>
<tr><th id="1088">1088</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8mn, Convert__Mem2_1__IndReg1_0, AMFBS_None, { MCK_IndReg, MCK_Mem }, },</td></tr>
<tr><th id="1089">1089</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8rm, Convert__Reg1_1__Tie0_1_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_GR8 }, },</td></tr>
<tr><th id="1090">1090</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8mm, Convert__Mem2_1__Mem2_0, AMFBS_None, { MCK_Mem, MCK_Mem }, },</td></tr>
<tr><th id="1091">1091</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8rp, Convert__Reg1_1__PostIndReg1_0__Tie0_1_1__Tie1_1_1, AMFBS_None, { MCK_PostIndReg, MCK_GR8 }, },</td></tr>
<tr><th id="1092">1092</th><td>  { <var>358</var> <i>/* xor.b */</i>, MSP430::XOR8mp, Convert__Mem2_1__PostIndReg1_0, AMFBS_None, { MCK_PostIndReg, MCK_Mem }, },</td></tr>
<tr><th id="1093">1093</th><td>};</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td><u>#include "llvm/Support/Debug.h"</u></td></tr>
<tr><th id="1096">1096</th><td><u>#include "llvm/Support/Format.h"</u></td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td><em>unsigned</em> MSP430AsmParser::</td></tr>
<tr><th id="1099">1099</th><td>MatchInstructionImpl(<em>const</em> OperandVector &amp;Operands,</td></tr>
<tr><th id="1100">1100</th><td>                     MCInst &amp;Inst,</td></tr>
<tr><th id="1101">1101</th><td>                     uint64_t &amp;ErrorInfo,</td></tr>
<tr><th id="1102">1102</th><td>                     FeatureBitset &amp;MissingFeatures,</td></tr>
<tr><th id="1103">1103</th><td>                     <em>bool</em> matchingInlineAsm, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="1104">1104</th><td>  <i>// Eliminate obvious mismatches.</i></td></tr>
<tr><th id="1105">1105</th><td>  <b>if</b> (Operands.size() &gt; <var>3</var>) {</td></tr>
<tr><th id="1106">1106</th><td>    ErrorInfo = <var>3</var>;</td></tr>
<tr><th id="1107">1107</th><td>    <b>return</b> Match_InvalidOperand;</td></tr>
<tr><th id="1108">1108</th><td>  }</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>  <i>// Get the current feature set.</i></td></tr>
<tr><th id="1111">1111</th><td>  <em>const</em> FeatureBitset &amp;AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>  <i>// Get the instruction mnemonic, which is the first token.</i></td></tr>
<tr><th id="1114">1114</th><td>  StringRef Mnemonic = ((MSP430Operand &amp;)*Operands[<var>0</var>]).getToken();</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>  <i>// Some state to try to produce better error messages.</i></td></tr>
<tr><th id="1117">1117</th><td>  <em>bool</em> HadMatchOtherThanFeatures = <b>false</b>;</td></tr>
<tr><th id="1118">1118</th><td>  <em>bool</em> HadMatchOtherThanPredicate = <b>false</b>;</td></tr>
<tr><th id="1119">1119</th><td>  <em>unsigned</em> RetCode = Match_InvalidOperand;</td></tr>
<tr><th id="1120">1120</th><td>  MissingFeatures.set();</td></tr>
<tr><th id="1121">1121</th><td>  <i>// Set ErrorInfo to the operand that mismatches if it is</i></td></tr>
<tr><th id="1122">1122</th><td><i>  // wrong for all instances of the instruction.</i></td></tr>
<tr><th id="1123">1123</th><td>  ErrorInfo = ~<var>0ULL</var>;</td></tr>
<tr><th id="1124">1124</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="1125">1125</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="1126">1126</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="1127">1127</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="1128">1128</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="1129">1129</th><td>  }</td></tr>
<tr><th id="1130">1130</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="1131">1131</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>  DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"AsmMatcher: found "</q> &lt;&lt;</td></tr>
<tr><th id="1134">1134</th><td>  std::distance(MnemonicRange.first, MnemonicRange.second) &lt;&lt;</td></tr>
<tr><th id="1135">1135</th><td>  <q>" encodings with mnemonic '"</q> &lt;&lt; Mnemonic &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>  <i>// Return a more specific error code if no mnemonics match.</i></td></tr>
<tr><th id="1138">1138</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="1139">1139</th><td>    <b>return</b> Match_MnemonicFail;</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="1142">1142</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="1143">1143</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="1144">1144</th><td>    <em>bool</em> HasRequiredFeatures =</td></tr>
<tr><th id="1145">1145</th><td>      (AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures;</td></tr>
<tr><th id="1146">1146</th><td>    DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Trying to match opcode "</q></td></tr>
<tr><th id="1147">1147</th><td>                                          &lt;&lt; MII.getName(it-&gt;Opcode) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1148">1148</th><td>    <i>// equal_range guarantees that instruction mnemonic matches.</i></td></tr>
<tr><th id="1149">1149</th><td>    assert(Mnemonic == it-&gt;getMnemonic());</td></tr>
<tr><th id="1150">1150</th><td>    <em>bool</em> OperandsValid = <b>true</b>;</td></tr>
<tr><th id="1151">1151</th><td>    <b>for</b> (<em>unsigned</em> FormalIdx = <var>0</var>, ActualIdx = <var>1</var>; FormalIdx != <var>2</var>; ++FormalIdx) {</td></tr>
<tr><th id="1152">1152</th><td>      <em>auto</em> Formal = <b>static_cast</b>&lt;MatchClassKind&gt;(it-&gt;Classes[FormalIdx]);</td></tr>
<tr><th id="1153">1153</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="1154">1154</th><td>                      dbgs() &lt;&lt; <q>"  Matching formal operand class "</q> &lt;&lt; getMatchClassName(Formal)</td></tr>
<tr><th id="1155">1155</th><td>                             &lt;&lt; <q>" against actual operand at index "</q> &lt;&lt; ActualIdx);</td></tr>
<tr><th id="1156">1156</th><td>      <b>if</b> (ActualIdx &lt; Operands.size())</td></tr>
<tr><th id="1157">1157</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>" ("</q>;</td></tr>
<tr><th id="1158">1158</th><td>                        Operands[ActualIdx]-&gt;print(dbgs()); dbgs() &lt;&lt; <q>"): "</q>);</td></tr>
<tr><th id="1159">1159</th><td>      <b>else</b></td></tr>
<tr><th id="1160">1160</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>": "</q>);</td></tr>
<tr><th id="1161">1161</th><td>      <b>if</b> (ActualIdx &gt;= Operands.size()) {</td></tr>
<tr><th id="1162">1162</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"actual operand index out of range "</q>);</td></tr>
<tr><th id="1163">1163</th><td>        OperandsValid = (Formal == InvalidMatchClass) || isSubclass(Formal, OptionalMatchClass);</td></tr>
<tr><th id="1164">1164</th><td>        <b>if</b> (!OperandsValid) ErrorInfo = ActualIdx;</td></tr>
<tr><th id="1165">1165</th><td>        <b>break</b>;</td></tr>
<tr><th id="1166">1166</th><td>      }</td></tr>
<tr><th id="1167">1167</th><td>      MCParsedAsmOperand &amp;Actual = *Operands[ActualIdx];</td></tr>
<tr><th id="1168">1168</th><td>      <em>unsigned</em> Diag = validateOperandClass(Actual, Formal);</td></tr>
<tr><th id="1169">1169</th><td>      <b>if</b> (Diag == Match_Success) {</td></tr>
<tr><th id="1170">1170</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="1171">1171</th><td>                        dbgs() &lt;&lt; <q>"match success using generic matcher\n"</q>);</td></tr>
<tr><th id="1172">1172</th><td>        ++ActualIdx;</td></tr>
<tr><th id="1173">1173</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1174">1174</th><td>      }</td></tr>
<tr><th id="1175">1175</th><td>      <i>// If the generic handler indicates an invalid operand</i></td></tr>
<tr><th id="1176">1176</th><td><i>      // failure, check for a special case.</i></td></tr>
<tr><th id="1177">1177</th><td>      <b>if</b> (Diag != Match_Success) {</td></tr>
<tr><th id="1178">1178</th><td>        <em>unsigned</em> TargetDiag = validateTargetOperandClass(Actual, Formal);</td></tr>
<tr><th id="1179">1179</th><td>        <b>if</b> (TargetDiag == Match_Success) {</td></tr>
<tr><th id="1180">1180</th><td>          DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="1181">1181</th><td>                          dbgs() &lt;&lt; <q>"match success using target matcher\n"</q>);</td></tr>
<tr><th id="1182">1182</th><td>          ++ActualIdx;</td></tr>
<tr><th id="1183">1183</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1184">1184</th><td>        }</td></tr>
<tr><th id="1185">1185</th><td>        <i>// If the target matcher returned a specific error code use</i></td></tr>
<tr><th id="1186">1186</th><td><i>        // that, else use the one from the generic matcher.</i></td></tr>
<tr><th id="1187">1187</th><td>        <b>if</b> (TargetDiag != Match_InvalidOperand &amp;&amp; HasRequiredFeatures)</td></tr>
<tr><th id="1188">1188</th><td>          Diag = TargetDiag;</td></tr>
<tr><th id="1189">1189</th><td>      }</td></tr>
<tr><th id="1190">1190</th><td>      <i>// If current formal operand wasn't matched and it is optional</i></td></tr>
<tr><th id="1191">1191</th><td><i>      // then try to match next formal operand</i></td></tr>
<tr><th id="1192">1192</th><td>      <b>if</b> (Diag == Match_InvalidOperand &amp;&amp; isSubclass(Formal, OptionalMatchClass)) {</td></tr>
<tr><th id="1193">1193</th><td>        DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"ignoring optional operand\n"</q>);</td></tr>
<tr><th id="1194">1194</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1195">1195</th><td>      }</td></tr>
<tr><th id="1196">1196</th><td>      <i>// If this operand is broken for all of the instances of this</i></td></tr>
<tr><th id="1197">1197</th><td><i>      // mnemonic, keep track of it so we can report loc info.</i></td></tr>
<tr><th id="1198">1198</th><td><i>      // If we already had a match that only failed due to a</i></td></tr>
<tr><th id="1199">1199</th><td><i>      // target predicate, that diagnostic is preferred.</i></td></tr>
<tr><th id="1200">1200</th><td>      <b>if</b> (!HadMatchOtherThanPredicate &amp;&amp;</td></tr>
<tr><th id="1201">1201</th><td>          (it == MnemonicRange.first || ErrorInfo &lt;= ActualIdx)) {</td></tr>
<tr><th id="1202">1202</th><td>        <b>if</b> (HasRequiredFeatures &amp;&amp; (ErrorInfo != ActualIdx || Diag != Match_InvalidOperand))</td></tr>
<tr><th id="1203">1203</th><td>          RetCode = Diag;</td></tr>
<tr><th id="1204">1204</th><td>        ErrorInfo = ActualIdx;</td></tr>
<tr><th id="1205">1205</th><td>      }</td></tr>
<tr><th id="1206">1206</th><td>      <i>// Otherwise, just reject this instance of the mnemonic.</i></td></tr>
<tr><th id="1207">1207</th><td>      OperandsValid = <b>false</b>;</td></tr>
<tr><th id="1208">1208</th><td>      <b>break</b>;</td></tr>
<tr><th id="1209">1209</th><td>    }</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>    <b>if</b> (!OperandsValid) {</td></tr>
<tr><th id="1212">1212</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Opcode result: multiple "</q></td></tr>
<tr><th id="1213">1213</th><td>                                               <q>"operand mismatches, ignoring "</q></td></tr>
<tr><th id="1214">1214</th><td>                                               <q>"this opcode\n"</q>);</td></tr>
<tr><th id="1215">1215</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1216">1216</th><td>    }</td></tr>
<tr><th id="1217">1217</th><td>    <b>if</b> (!HasRequiredFeatures) {</td></tr>
<tr><th id="1218">1218</th><td>      HadMatchOtherThanFeatures = <b>true</b>;</td></tr>
<tr><th id="1219">1219</th><td>      FeatureBitset NewMissingFeatures = RequiredFeatures &amp; ~AvailableFeatures;</td></tr>
<tr><th id="1220">1220</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>, dbgs() &lt;&lt; <q>"Missing target features:"</q>;</td></tr>
<tr><th id="1221">1221</th><td>                      <b>for</b> (<em>unsigned</em> I = <var>0</var>, E = NewMissingFeatures.size(); I != E; ++I)</td></tr>
<tr><th id="1222">1222</th><td>                        <b>if</b> (NewMissingFeatures[I])</td></tr>
<tr><th id="1223">1223</th><td>                          dbgs() &lt;&lt; <kbd>' '</kbd> &lt;&lt; I;</td></tr>
<tr><th id="1224">1224</th><td>                      dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1225">1225</th><td>      <b>if</b> (NewMissingFeatures.count() &lt;=</td></tr>
<tr><th id="1226">1226</th><td>          MissingFeatures.count())</td></tr>
<tr><th id="1227">1227</th><td>        MissingFeatures = NewMissingFeatures;</td></tr>
<tr><th id="1228">1228</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1229">1229</th><td>    }</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>    Inst.clear();</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>    Inst.setOpcode(it-&gt;Opcode);</td></tr>
<tr><th id="1234">1234</th><td>    <i>// We have a potential match but have not rendered the operands.</i></td></tr>
<tr><th id="1235">1235</th><td><i>    // Check the target predicate to handle any context sensitive</i></td></tr>
<tr><th id="1236">1236</th><td><i>    // constraints.</i></td></tr>
<tr><th id="1237">1237</th><td><i>    // For example, Ties that are referenced multiple times must be</i></td></tr>
<tr><th id="1238">1238</th><td><i>    // checked here to ensure the input is the same for each match</i></td></tr>
<tr><th id="1239">1239</th><td><i>    // constraints. If we leave it any later the ties will have been</i></td></tr>
<tr><th id="1240">1240</th><td><i>    // canonicalized</i></td></tr>
<tr><th id="1241">1241</th><td>    <em>unsigned</em> MatchResult;</td></tr>
<tr><th id="1242">1242</th><td>    <b>if</b> ((MatchResult = checkEarlyTargetMatchPredicate(Inst, Operands)) != Match_Success) {</td></tr>
<tr><th id="1243">1243</th><td>      Inst.clear();</td></tr>
<tr><th id="1244">1244</th><td>      DEBUG_WITH_TYPE(</td></tr>
<tr><th id="1245">1245</th><td>          <q>"asm-matcher"</q>,</td></tr>
<tr><th id="1246">1246</th><td>          dbgs() &lt;&lt; <q>"Early target match predicate failed with diag code "</q></td></tr>
<tr><th id="1247">1247</th><td>                 &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1248">1248</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="1249">1249</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="1250">1250</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1251">1251</th><td>    }</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>    <b>if</b> (matchingInlineAsm) {</td></tr>
<tr><th id="1254">1254</th><td>      convertToMapAndConstraints(it-&gt;ConvertFn, Operands);</td></tr>
<tr><th id="1255">1255</th><td>      <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="1256">1256</th><td>        <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>      <b>return</b> Match_Success;</td></tr>
<tr><th id="1259">1259</th><td>    }</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>    <i>// We have selected a definite instruction, convert the parsed</i></td></tr>
<tr><th id="1262">1262</th><td><i>    // operands into the appropriate MCInst.</i></td></tr>
<tr><th id="1263">1263</th><td>    convertToMCInst(it-&gt;ConvertFn, Inst, it-&gt;Opcode, Operands);</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td>    <i>// We have a potential match. Check the target predicate to</i></td></tr>
<tr><th id="1266">1266</th><td><i>    // handle any context sensitive constraints.</i></td></tr>
<tr><th id="1267">1267</th><td>    <b>if</b> ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {</td></tr>
<tr><th id="1268">1268</th><td>      DEBUG_WITH_TYPE(<q>"asm-matcher"</q>,</td></tr>
<tr><th id="1269">1269</th><td>                      dbgs() &lt;&lt; <q>"Target match predicate failed with diag code "</q></td></tr>
<tr><th id="1270">1270</th><td>                             &lt;&lt; MatchResult &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1271">1271</th><td>      Inst.clear();</td></tr>
<tr><th id="1272">1272</th><td>      RetCode = MatchResult;</td></tr>
<tr><th id="1273">1273</th><td>      HadMatchOtherThanPredicate = <b>true</b>;</td></tr>
<tr><th id="1274">1274</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1275">1275</th><td>    }</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>    <b>if</b> (!checkAsmTiedOperandConstraints(*<b>this</b>, it-&gt;ConvertFn, Operands, ErrorInfo))</td></tr>
<tr><th id="1278">1278</th><td>      <b>return</b> Match_InvalidTiedOperand;</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>    DEBUG_WITH_TYPE(</td></tr>
<tr><th id="1281">1281</th><td>        <q>"asm-matcher"</q>,</td></tr>
<tr><th id="1282">1282</th><td>        dbgs() &lt;&lt; <q>"Opcode result: complete match, selecting this opcode\n"</q>);</td></tr>
<tr><th id="1283">1283</th><td>    <b>return</b> Match_Success;</td></tr>
<tr><th id="1284">1284</th><td>  }</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <i>// Okay, we had no match.  Try to return a useful error code.</i></td></tr>
<tr><th id="1287">1287</th><td>  <b>if</b> (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)</td></tr>
<tr><th id="1288">1288</th><td>    <b>return</b> RetCode;</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  ErrorInfo = <var>0</var>;</td></tr>
<tr><th id="1291">1291</th><td>  <b>return</b> Match_MissingFeature;</td></tr>
<tr><th id="1292">1292</th><td>}</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td><u>#<span data-ppcond="152">endif</span> // GET_MATCHER_IMPLEMENTATION</u></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td><u>#<span data-ppcond="1297">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_SPELL_CHECKER">GET_MNEMONIC_SPELL_CHECKER</span></u></td></tr>
<tr><th id="1298">1298</th><td><u>#undef GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td><em>static</em> std::string MSP430MnemonicSpellCheck(StringRef S, <em>const</em> FeatureBitset &amp;FBS, <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="1301">1301</th><td>  <em>const</em> <em>unsigned</em> MaxEditDist = <var>2</var>;</td></tr>
<tr><th id="1302">1302</th><td>  std::vector&lt;StringRef&gt; Candidates;</td></tr>
<tr><th id="1303">1303</th><td>  StringRef Prev = <q>""</q>;</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="1306">1306</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="1307">1307</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="1308">1308</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="1309">1309</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="1310">1310</th><td>  }</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td>  <b>for</b> (<em>auto</em> I = Start; I &lt; End; I++) {</td></tr>
<tr><th id="1313">1313</th><td>    <i>// Ignore unsupported instructions.</i></td></tr>
<tr><th id="1314">1314</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures = FeatureBitsets[I-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="1315">1315</th><td>    <b>if</b> ((FBS &amp; RequiredFeatures) != RequiredFeatures)</td></tr>
<tr><th id="1316">1316</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>    StringRef T = I-&gt;getMnemonic();</td></tr>
<tr><th id="1319">1319</th><td>    <i>// Avoid recomputing the edit distance for the same string.</i></td></tr>
<tr><th id="1320">1320</th><td>    <b>if</b> (T.equals(Prev))</td></tr>
<tr><th id="1321">1321</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>    Prev = T;</td></tr>
<tr><th id="1324">1324</th><td>    <em>unsigned</em> Dist = S.edit_distance(T, <b>false</b>, MaxEditDist);</td></tr>
<tr><th id="1325">1325</th><td>    <b>if</b> (Dist &lt;= MaxEditDist)</td></tr>
<tr><th id="1326">1326</th><td>      Candidates.push_back(T);</td></tr>
<tr><th id="1327">1327</th><td>  }</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>  <b>if</b> (Candidates.empty())</td></tr>
<tr><th id="1330">1330</th><td>    <b>return</b> <q>""</q>;</td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td>  std::string Res = <q>", did you mean: "</q>;</td></tr>
<tr><th id="1333">1333</th><td>  <em>unsigned</em> i = <var>0</var>;</td></tr>
<tr><th id="1334">1334</th><td>  <b>for</b> (; i &lt; Candidates.size() - <var>1</var>; i++)</td></tr>
<tr><th id="1335">1335</th><td>    Res += Candidates[i].str() + <q>", "</q>;</td></tr>
<tr><th id="1336">1336</th><td>  <b>return</b> Res + Candidates[i].str() + <q>"?"</q>;</td></tr>
<tr><th id="1337">1337</th><td>}</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><u>#<span data-ppcond="1297">endif</span> // GET_MNEMONIC_SPELL_CHECKER</u></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td><u>#<span data-ppcond="1342">ifdef</span> <span class="macro" data-ref="_M/GET_MNEMONIC_CHECKER">GET_MNEMONIC_CHECKER</span></u></td></tr>
<tr><th id="1343">1343</th><td><u>#undef GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td><em>static</em> <em>bool</em> MSP430CheckMnemonic(StringRef Mnemonic,</td></tr>
<tr><th id="1346">1346</th><td>                                <em>const</em> FeatureBitset &amp;AvailableFeatures,</td></tr>
<tr><th id="1347">1347</th><td>                                <em>unsigned</em> VariantID) {</td></tr>
<tr><th id="1348">1348</th><td>  <i>// Find the appropriate table for this asm variant.</i></td></tr>
<tr><th id="1349">1349</th><td>  <em>const</em> MatchEntry *Start, *End;</td></tr>
<tr><th id="1350">1350</th><td>  <b>switch</b> (VariantID) {</td></tr>
<tr><th id="1351">1351</th><td>  <b>default</b>: llvm_unreachable(<q>"invalid variant!"</q>);</td></tr>
<tr><th id="1352">1352</th><td>  <b>case</b> <var>0</var>: Start = std::begin(MatchTable0); End = std::end(MatchTable0); <b>break</b>;</td></tr>
<tr><th id="1353">1353</th><td>  }</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>  <i>// Search the table.</i></td></tr>
<tr><th id="1356">1356</th><td>  <em>auto</em> MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>  <b>if</b> (MnemonicRange.first == MnemonicRange.second)</td></tr>
<tr><th id="1359">1359</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>  <b>for</b> (<em>const</em> MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;</td></tr>
<tr><th id="1362">1362</th><td>       it != ie; ++it) {</td></tr>
<tr><th id="1363">1363</th><td>    <em>const</em> FeatureBitset &amp;RequiredFeatures =</td></tr>
<tr><th id="1364">1364</th><td>      FeatureBitsets[it-&gt;RequiredFeaturesIdx];</td></tr>
<tr><th id="1365">1365</th><td>    <b>if</b> ((AvailableFeatures &amp; RequiredFeatures) == RequiredFeatures)</td></tr>
<tr><th id="1366">1366</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1367">1367</th><td>  }</td></tr>
<tr><th id="1368">1368</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1369">1369</th><td>}</td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td><u>#<span data-ppcond="1342">endif</span> // GET_MNEMONIC_CHECKER</u></td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp.html'>llvm/llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>