<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2022.2.0.10</text>
<text>Microsemi Corporation - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Tue Oct 25 16:09:33 2022 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>top_level</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          191</cell>
 <cell>            7</cell>
 <cell>          198</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           87</cell>
 <cell>           87</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           17</cell>
 <cell>           17</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          191</cell>
 <cell>          111</cell>
 <cell>          302</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          191</cell>
 <cell>            7</cell>
 <cell>          198</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           87</cell>
 <cell>           87</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           17</cell>
 <cell>           17</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          191</cell>
 <cell>          111</cell>
 <cell>          302</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>clk_main</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          191</cell>
 <cell>            7</cell>
 <cell>          198</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           87</cell>
 <cell>           87</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           17</cell>
 <cell>           17</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          191</cell>
 <cell>          111</cell>
 <cell>          302</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          191</cell>
 <cell>            7</cell>
 <cell>          198</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           87</cell>
 <cell>           87</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           17</cell>
 <cell>           17</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          191</cell>
 <cell>          111</cell>
 <cell>          302</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>button1</item>
 <item>rstn</item>
 <item>rx</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>button1</item>
 <item>rstn</item>
 <item>rx</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>LED1</item>
 <item>LED2</item>
 <item>LED3</item>
 <item>data_out[0]</item>
 <item>data_out[1]</item>
 <item>data_out[2]</item>
 <item>data_out[3]</item>
 <item>data_out[4]</item>
 <item>data_out[5]</item>
 <item>data_out[6]</item>
 <item>data_out[7]</item>
 <item>framing_err_out</item>
 <item>overflow_err_out</item>
 <item>parity_err_out</item>
 <item>rxrdy_out</item>
 <item>tx</item>
 <item>txrdy_out</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>LED1</item>
 <item>LED2</item>
 <item>LED3</item>
 <item>data_out[0]</item>
 <item>data_out[1]</item>
 <item>data_out[2]</item>
 <item>data_out[3]</item>
 <item>data_out[4]</item>
 <item>data_out[5]</item>
 <item>data_out[6]</item>
 <item>data_out[7]</item>
 <item>framing_err_out</item>
 <item>overflow_err_out</item>
 <item>parity_err_out</item>
 <item>rxrdy_out</item>
 <item>tx</item>
 <item>txrdy_out</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>uart_i/COREUART_C0_0/make_RX/samples[2]:D</item>
 <item>uart_reader_i/LED1:SLn</item>
 <item>uart_reader_i/LED2:SLn</item>
 <item>uart_reader_i/LED3:SLn</item>
 <item>uart_reader_i/OEN:SLn</item>
 <item>uart_reader_i/uart_wr_state[0]:EN</item>
 <item>uart_reader_i/uart_wr_state[1]:EN</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_clock:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/framing_error_i:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/framing_error_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/overflow_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_count[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_count[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_count[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_count[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_full_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_parity_calc:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[7]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[8]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_state[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_state[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/samples[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/samples[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/samples[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/stop_strobe_i:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[7]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_parity:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_xhdl2:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/txrdy_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/rxrdy_xhdl4:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[7]:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>uart_i/COREUART_C0_0/make_RX/samples[2]:D</item>
 <item>uart_reader_i/LED1:SLn</item>
 <item>uart_reader_i/LED2:SLn</item>
 <item>uart_reader_i/LED3:SLn</item>
 <item>uart_reader_i/OEN:SLn</item>
 <item>uart_reader_i/uart_wr_state[0]:EN</item>
 <item>uart_reader_i/uart_wr_state[1]:EN</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_clock:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/framing_error_i:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/framing_error_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/overflow_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_count[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_count[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_count[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_count[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/receive_full_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_parity_calc:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[7]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_shift[8]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_state[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/rx_state[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/samples[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/samples[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/samples[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_RX/stop_strobe_i:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_byte[7]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_parity:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/tx_xhdl2:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/txrdy_int:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/make_TX/xmit_state[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/rxrdy_xhdl4:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[0]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[1]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[2]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[3]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[4]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[5]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[6]:ALn</item>
 <item>uart_i/COREUART_C0_0/tx_hold_reg[7]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
