`default_nettype none
`timescale 1 ns / 1 ps

module user_project_wrapper (
    input  wire        wb_clk_i,
    input  wire        wb_rst_i,
    input  wire        wbs_stb_i,
    input  wire        wbs_cyc_i,
    input  wire        wbs_we_i,
    input  wire [3:0]  wbs_sel_i,
    input  wire [31:0] wbs_dat_i,
    input  wire [31:0] wbs_adr_i,
    output wire        wbs_ack_o,
    output wire [31:0] wbs_dat_o,

    input  wire [127:0] la_data_in,
    output wire [127:0] la_data_out,
    input  wire [127:0] la_oenb,

    input  wire [37:0] io_in,
    output wire [37:0] io_out,
    output wire [37:0] io_oeb,

    input  wire        user_clock2
);

    assign wbs_ack_o   = 1'b0;
    assign wbs_dat_o   = 32'h00000000;
    assign la_data_out = 128'h0;
    assign io_oeb      = 38'h0;

    // Route sync handshake pin 37 from firmware/LA to output
    assign io_out[37]    = la_data_in[37];
    assign io_out[36:32] = 5'b0;

    my_core u_my_core (
        .clk      (wb_clk_i),
        .reset    (wb_rst_i),
        .data_in  (la_data_in[31:0]),
        .data_out (io_out[31:0])
    );

endmodule
`default_nettype wire
