# Reading F:/shteudFPGA/modelsim_ase/tcl/vsim/pref.tcl
# do sha256_spi_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/shteudFPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/altera/8\ round {C:/workspace/sha256-core/src/altera/8 round/sha256_core_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:44 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/altera/8 round" C:/workspace/sha256-core/src/altera/8 round/sha256_core_clk.v 
# -- Compiling module sha256_core
# -- Compiling module sha256_digester_comb
# 
# Top level modules:
# 	sha256_core
# End time: 21:08:44 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/altera/8\ round {C:/workspace/sha256-core/src/altera/8 round/sha256_coefs_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:44 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/altera/8 round" C:/workspace/sha256-core/src/altera/8 round/sha256_coefs_clk.v 
# -- Compiling module sha256_coefs_clk
# 
# Top level modules:
# 	sha256_coefs_clk
# End time: 21:08:44 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/sha/Vanilla {C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:45 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/sha/Vanilla" C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v 
# -- Compiling module ch
# -- Compiling module maj
# -- Compiling module sum0
# -- Compiling module sum1
# -- Compiling module sigm0
# -- Compiling module sigm1
# 
# Top level modules:
# 	ch
# 	maj
# 	sum0
# 	sum1
# 	sigm0
# 	sigm1
# End time: 21:08:45 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/spi {C:/workspace/sha256-core/src/spi/spi_slave.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:45 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/spi" C:/workspace/sha256-core/src/spi/spi_slave.v 
# -- Compiling module spi_slave
# 
# Top level modules:
# 	spi_slave
# End time: 21:08:45 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/src/top {C:/workspace/sha256-core/src/top/sha256_spi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:45 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/src/top" C:/workspace/sha256-core/src/top/sha256_spi.v 
# -- Compiling module sha256_spi
# 
# Top level modules:
# 	sha256_spi
# End time: 21:08:45 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/projects/quartus {C:/workspace/sha256-core/projects/quartus/par_add_6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:45 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/projects/quartus" C:/workspace/sha256-core/projects/quartus/par_add_6.v 
# -- Compiling module par_add_6
# 
# Top level modules:
# 	par_add_6
# End time: 21:08:46 on Mar 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/projects/quartus {C:/workspace/sha256-core/projects/quartus/par_add_7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:46 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/projects/quartus" C:/workspace/sha256-core/projects/quartus/par_add_7.v 
# -- Compiling module par_add_7
# 
# Top level modules:
# 	par_add_7
# End time: 21:08:46 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/workspace/sha256-core/projects/quartus {C:/workspace/sha256-core/projects/quartus/par_add_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:46 on Mar 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/workspace/sha256-core/projects/quartus" C:/workspace/sha256-core/projects/quartus/par_add_4.v 
# -- Compiling module par_add_4
# 
# Top level modules:
# 	par_add_4
# End time: 21:08:46 on Mar 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# reading F:/shteudFPGA/modelsim_ase/win32aloem/../modelsim.ini
# Loading project sha-256
