{"vcs1":{"timestamp_begin":1677552973.093819499, "rt":0.31, "ut":0.12, "st":0.08}}
{"vcselab":{"timestamp_begin":1677552973.460985419, "rt":0.41, "ut":0.25, "st":0.08}}
{"link":{"timestamp_begin":1677552973.920708464, "rt":0.19, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677552972.856228299}
{"VCS_COMP_START_TIME": 1677552972.856228299}
{"VCS_COMP_END_TIME": 1677552974.172904726}
{"VCS_USER_OPTIONS": "-sverilog FSM.sv library.sv"}
{"vcs1": {"peak_mem": 336868}}
{"stitch_vcselab": {"peak_mem": 222596}}
