============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Mar 20 2025  10:36:59 am
  Module:                 single_port_ram
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

    Instance    Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
---------------------------------------------------------------------------------
single_port_ram                278   3469.630     0.000     3469.630 <none> (D)  
  (D) = wireload is default in technology library
