
---------- Begin Simulation Statistics ----------
final_tick                                63435180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89497                       # Simulator instruction rate (inst/s)
host_mem_usage                                 837064                       # Number of bytes of host memory used
host_op_rate                                    92652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.17                       # Real time elapsed on the host
host_tick_rate                             5677100303                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1035271                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063435                       # Number of seconds simulated
sim_ticks                                 63435180000                       # Number of ticks simulated
system.cpu.Branches                             89516                       # Number of branches fetched
system.cpu.committedInsts                     1000001                       # Number of hello instructions committed
system.cpu.committedOps                       1035271                       # Number of ops (including micro ops) committed
system.cpu.corrpredreg                              0                       # Number of register values predicted correctly
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        126870360                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  126870360                       # Number of busy cycles
system.cpu.num_cc_register_reads                56202                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               55743                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        27739                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                       61206                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1019512                       # Number of integer alu accesses
system.cpu.num_int_insts                      1019512                       # number of integer instructions
system.cpu.num_int_register_reads             1617738                       # number of times the integer registers were read
system.cpu.num_int_register_writes             858056                       # number of times the integer registers were written
system.cpu.num_load_insts                      160708                       # Number of load instructions
system.cpu.num_mem_refs                        298385                       # number of memory refs
system.cpu.num_store_insts                     137677                       # Number of store instructions
system.cpu.num_vec_alu_accesses                  1073                       # Number of vector alu accesses
system.cpu.num_vec_insts                         1073                       # number of vector instructions
system.cpu.num_vec_register_reads                1303                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                562                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    35      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    521711     50.21%     50.21% # Class of executed instruction
system.cpu.op_class::IntMult                   158234     15.23%     65.44% # Class of executed instruction
system.cpu.op_class::IntDiv                     60255      5.80%     71.24% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     71.24% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.24% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.24% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.24% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.24% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.24% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.24% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.24% # Class of executed instruction
system.cpu.op_class::SimdAdd                       83      0.01%     71.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                      138      0.01%     71.26% # Class of executed instruction
system.cpu.op_class::SimdCmp                      140      0.01%     71.27% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.27% # Class of executed instruction
system.cpu.op_class::SimdMisc                     103      0.01%     71.28% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::MemRead                   160708     15.47%     86.75% # Class of executed instruction
system.cpu.op_class::MemWrite                  137677     13.25%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1039084                       # Class of executed instruction
system.cpu.totalpredreg                             0                       # Number of register values totally predicted
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq             1164353                       # Transaction distribution
system.membus.trans_dist::ReadResp            1164494                       # Transaction distribution
system.membus.trans_dist::WriteReq             133769                       # Transaction distribution
system.membus.trans_dist::WriteResp            133769                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                55                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               55                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq           142                       # Transaction distribution
system.membus.trans_dist::StoreCondReq            142                       # Transaction distribution
system.membus.trans_dist::StoreCondResp           142                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      2007629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       589292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2596921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      4015256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1710083                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5725339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1298461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1298461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1298461                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1432393000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2278143000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy          501664250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63435180000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst        4015256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         906650                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4921906                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4015256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4015256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data       803433                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          803433                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1003814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          160735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1164549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data         133911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             133911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63296991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          14292542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              77589533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63296991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63296991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         12665417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12665417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63296991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         26957959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             90254950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples   1003815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    175621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001967114750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          960                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2477010                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14404                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1164550                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     133911                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1164550                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   133911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    500                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                118525                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            320782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            148377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            361098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            282257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              938                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3550829000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5820250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             25376766500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3050.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                21800.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1058808                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12792                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                   443                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   107                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2               1100225                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 62502                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                  1273                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                 7685                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                30126                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 8423                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                87670                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    7                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1164025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       107810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    700.138392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   508.438820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.117668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10340      9.59%      9.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13969     12.96%     22.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9554      8.86%     31.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2521      2.34%     33.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4962      4.60%     38.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1848      1.71%     40.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4211      3.91%     43.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3215      2.98%     46.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57190     53.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       107810                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1211.967708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1195.527967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    454.424820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             5      0.52%      0.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      0.62%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          945     98.44%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           960                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.064550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              959     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           960                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               74499200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   32000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  983168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4921910                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               803433                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1174.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     77.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63435103000                       # Total gap between requests
system.mem_ctrls.avgGap                      48854.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4015260                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       903845                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data        77891                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 63297053.779937259853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 14248324.037229815498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 1227883.329092784319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1003815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       160735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data       133911                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  21719871750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3656894750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1562358992250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21637.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22751.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  11667144.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            136559640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             72579375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           313817280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           40293180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5007472080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21691776360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6092350080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33354847995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.809937                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15633227250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2118220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45683732750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            633218040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            336559575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7997499720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           39896460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5007472080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28717562730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        175898400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42908107005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        676.408690                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    221310500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2118220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61095649500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  63435180000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63435180000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63435180000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63435180000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63435180000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  63435180000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
