#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 25 23:35:35 2024
# Process ID: 20520
# Current directory: E:/GitHub Projects/216BProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18872 E:\GitHub Projects\216BProject\ECE216BNew.xpr
# Log file: E:/GitHub Projects/216BProject/vivado.log
# Journal file: E:/GitHub Projects/216BProject\vivado.jou
# Running On: Vicky-089f, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16495 MB
#-----------------------------------------------------------
start_gui
open_project {E:/GitHub Projects/216BProject/ECE216BNew.xpr}
update_compile_order -fileset sources_1
close [ open {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v} w ]
add_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v}}
update_compile_order -fileset sources_1
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEM_Design/MEM_Design.bd}
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
delete_bd_objs [get_bd_nets CADA_MEMControl_1_MEMout] [get_bd_nets mem_to_array_0_out] [get_bd_cells mem_to_array_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mem_to_array_1 mem_to_array_1_0
set_property location {2 627 142} [get_bd_cells mem_to_array_1_0]
connect_bd_net [get_bd_pins CADA_MEMControl_1/MEMout] [get_bd_pins mem_to_array_1_0/from_mem]
connect_bd_net [get_bd_pins mem_to_array_1_0/to_array] [get_bd_pins ArrayTop_0/dataIn]
regenerate_bd_layout
undo
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets CADA_MEMControl_1_MEMout] [get_bd_nets mem_to_array_1_0_to_array] [get_bd_cells mem_to_array_1_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mem_to_array_1 mem_to_array_1_0
connect_bd_net [get_bd_pins mem_to_array_1_0/from_mem] [get_bd_pins CADA_MEMControl_1/MEMout]
connect_bd_net [get_bd_pins mem_to_array_1_0/to_array] [get_bd_pins ArrayTop_0/dataIn]
regenerate_bd_layout
make_wrapper -files [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -fileset [get_filesets sources_1] -inst_template
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v} w ]
add_files -fileset sim_1 {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sim_1/new/tb2.v}}
