// Seed: 1293664630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  assign id_7 = 1;
  assign id_3 = 1'b0;
  wire id_10 = id_8;
  initial
    $display(1, id_4, 1, {1, 1'b0, 1, id_4, id_6, 1 & 1 < id_6, id_5}, id_2, id_10, (1) == id_4);
endmodule
module module_1;
  assign id_1 = 1 < 1 ==? id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
