// Seed: 2620274561
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  assign id_3 = 1;
  wire id_4;
  assign id_4 = id_4;
  wire id_5 = id_4;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  tri1  id_4
);
  wire id_6;
  assign id_0 = 1;
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3
);
  wire id_5;
endmodule
