INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQcode/PL/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_loop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQcode/PL/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_loopback_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQcode/PL/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_recv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_recv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQcode/PL/uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_send
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQcode/PL/uart_loopback_top/uart_loopback_top.srcs/sim_1/new/tb_uart_loopback_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_loopback_top
