Info: constrained 'led' to bel 'X13/Y9/io1'
Info: constrained 'clk' to bel 'X0/Y8/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       34 LCs used as LUT4 only
Info:       31 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        2 LCs used as DFF only
Info: Packing carries..
Info:       32 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 33)
Info: promoting count_SB_DFFSR_Q_R [reset] (fanout 32)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0xe2644c73

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x009a9ec6

Info: Device utilisation:
Info: 	         ICESTORM_LC:   103/ 1280     8%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     2/  112     1%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 2 cells based on constraints.
Info: Creating initial placement for remaining 105 cells.
Info:   initial placement placed 105/105 cells
Info: Initial placement time 0.01s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 31, wirelen = 1213
Info:   at iteration #5: temp = 0.405000, timing cost = 32, wirelen = 1056
Info:   at iteration #10: temp = 0.265720, timing cost = 35, wirelen = 1108
Info:   at iteration #15: temp = 0.194248, timing cost = 34, wirelen = 1119
Info:   at iteration #20: temp = 0.184536, timing cost = 33, wirelen = 944
Info:   at iteration #25: temp = 0.158216, timing cost = 27, wirelen = 945
Info:   at iteration #30: temp = 0.142790, timing cost = 28, wirelen = 923
Info:   at iteration #35: temp = 0.128868, timing cost = 25, wirelen = 754
Info:   at iteration #40: temp = 0.110488, timing cost = 30, wirelen = 807
Info:   at iteration #45: temp = 0.104964, timing cost = 29, wirelen = 727
Info:   at iteration #50: temp = 0.094730, timing cost = 26, wirelen = 716
Info:   at iteration #55: temp = 0.089994, timing cost = 26, wirelen = 701
Info:   at iteration #60: temp = 0.073300, timing cost = 28, wirelen = 634
Info:   at iteration #65: temp = 0.069635, timing cost = 33, wirelen = 567
Info:   at iteration #70: temp = 0.059704, timing cost = 22, wirelen = 556
Info:   at iteration #75: temp = 0.048629, timing cost = 27, wirelen = 590
Info:   at iteration #80: temp = 0.041693, timing cost = 26, wirelen = 504
Info:   at iteration #85: temp = 0.037628, timing cost = 27, wirelen = 493
Info:   at iteration #90: temp = 0.030648, timing cost = 29, wirelen = 512
Info: Legalising relative constraints...
Info:     moved 21 cells, 1 unplaced (after legalising chains)
Info:        average distance 0.761905
Info:        maximum distance 1.000000
Info:     moved 22 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 0.772727
Info:        maximum distance 1.000000
Info:   at iteration #95: temp = 0.024894, timing cost = 29, wirelen = 413
Info:   at iteration #100: temp = 0.017240, timing cost = 27, wirelen = 457
Info:   at iteration #105: temp = 0.014042, timing cost = 29, wirelen = 440
Info:   at iteration #110: temp = 0.012673, timing cost = 30, wirelen = 437
Info:   at iteration #115: temp = 0.010322, timing cost = 29, wirelen = 410
Info:   at iteration #120: temp = 0.009316, timing cost = 27, wirelen = 354
Info:   at iteration #125: temp = 0.008408, timing cost = 24, wirelen = 355
Info:   at iteration #130: temp = 0.008408, timing cost = 22, wirelen = 315
Info:   at iteration #135: temp = 0.007588, timing cost = 26, wirelen = 260
Info:   at iteration #140: temp = 0.006180, timing cost = 20, wirelen = 243
Info:   at iteration #145: temp = 0.006180, timing cost = 22, wirelen = 207
Info:   at iteration #150: temp = 0.005578, timing cost = 19, wirelen = 222
Info:   at iteration #155: temp = 0.005578, timing cost = 16, wirelen = 165
Info:   at iteration #160: temp = 0.004462, timing cost = 18, wirelen = 174
Info:   at iteration #165: temp = 0.003391, timing cost = 18, wirelen = 155
Info:   at iteration #170: temp = 0.003391, timing cost = 14, wirelen = 119
Info:   at iteration #175: temp = 0.002713, timing cost = 13, wirelen = 119
Info:   at iteration #180: temp = 0.002713, timing cost = 14, wirelen = 101
Info:   at iteration #185: temp = 0.002170, timing cost = 14, wirelen = 95
Info:   at iteration #190: temp = 0.001736, timing cost = 14, wirelen = 88
Info:   at iteration #195: temp = 0.000569, timing cost = 14, wirelen = 88
Info:   at iteration #200: temp = 0.000186, timing cost = 14, wirelen = 88
Info:   at iteration #205: temp = 0.000061, timing cost = 14, wirelen = 88
Info:   at iteration #210: temp = 0.000020, timing cost = 14, wirelen = 88
Info:   at iteration #215: temp = 0.000007, timing cost = 14, wirelen = 88
Info:   at iteration #220: temp = 0.000002, timing cost = 14, wirelen = 88
Info:   at iteration #225: temp = 0.000001, timing cost = 14, wirelen = 88
Info:   at iteration #230: temp = 0.000000, timing cost = 14, wirelen = 88
Info:   at iteration #234: temp = 0.000000, timing cost = 14, wirelen = 88 
Info: SA placement time 0.27s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 86.72 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>: 2.03 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 71801,  72305) |******************************** 
Info: [ 72305,  72809) | 
Info: [ 72809,  73313) | 
Info: [ 73313,  73817) | 
Info: [ 73817,  74321) |* 
Info: [ 74321,  74825) | 
Info: [ 74825,  75329) | 
Info: [ 75329,  75833) | 
Info: [ 75833,  76337) | 
Info: [ 76337,  76841) |* 
Info: [ 76841,  77345) |**** 
Info: [ 77345,  77849) |*** 
Info: [ 77849,  78353) |*** 
Info: [ 78353,  78857) |**** 
Info: [ 78857,  79361) |** 
Info: [ 79361,  79865) |**** 
Info: [ 79865,  80369) |*** 
Info: [ 80369,  80873) |***** 
Info: [ 80873,  81377) |**** 
Info: [ 81377,  81881) |******************************** 
Info: Checksum: 0x57b82ed6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 220 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        220 |        0        220 |    0   220 |         0|       0.03       0.03|
Info: Routing complete.
Info: Router1 time 0.03s
Info: Checksum: 0xe7ece023

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source count_SB_DFFSR_Q_31_DFFLC.O
Info:  0.6  1.1    Net count[0] budget 0.000000 ns (7,8) -> (7,8)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_LUT4_O_LC.I3
Info:  0.3  1.4  Source count_SB_DFFSR_Q_31_D_SB_LUT4_O_LC.O
Info:  0.6  2.0    Net count_SB_DFFSR_Q_31_D budget 0.000000 ns (7,8) -> (8,9)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:  0.3  2.3  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0  2.3    Net $nextpnr_ICESTORM_LC_1$O budget 0.000000 ns (8,9) -> (8,9)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI$CARRY.CIN
Info:  0.1  2.4  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI$CARRY.COUT
Info:  0.0  2.4    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[2] budget 0.000000 ns (8,9) -> (8,9)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1  2.5  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  2.5    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[3] budget 0.000000 ns (8,9) -> (8,9)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_6$CARRY.CIN
Info:  0.1  2.7  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  2.7    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[4] budget 0.000000 ns (8,9) -> (8,9)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_5$CARRY.CIN
Info:  0.1  2.8  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  2.8    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[5] budget 0.000000 ns (8,9) -> (8,9)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_4$CARRY.CIN
Info:  0.1  2.9  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  2.9    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[6] budget 0.000000 ns (8,9) -> (8,9)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_3$CARRY.CIN
Info:  0.1  3.0  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  3.0    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[7] budget 0.000000 ns (8,9) -> (8,9)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_2$CARRY.CIN
Info:  0.1  3.2  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_2$CARRY.COUT
Info:  0.2  3.4    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[8] budget 0.190000 ns (8,9) -> (8,10)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_1$CARRY.CIN
Info:  0.1  3.5  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  3.5    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[9] budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO$CARRY.CIN
Info:  0.1  3.6  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO$CARRY.COUT
Info:  0.0  3.6    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[10] budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_28$CARRY.CIN
Info:  0.1  3.7  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0  3.7    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[11] budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_27$CARRY.CIN
Info:  0.1  3.9  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0  3.9    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[12] budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_26$CARRY.CIN
Info:  0.1  4.0  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0  4.0    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[13] budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_25$CARRY.CIN
Info:  0.1  4.1  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0  4.1    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[14] budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_24$CARRY.CIN
Info:  0.1  4.2  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_24$CARRY.COUT
Info:  0.0  4.2    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[15] budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.1  4.4  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.2  4.6    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[16] budget 0.190000 ns (8,10) -> (8,11)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1  4.7  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0  4.7    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[17] budget 0.000000 ns (8,11) -> (8,11)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1  4.8  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0  4.8    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[18] budget 0.000000 ns (8,11) -> (8,11)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1  4.9  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0  4.9    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[19] budget 0.000000 ns (8,11) -> (8,11)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1  5.1  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0  5.1    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[20] budget 0.000000 ns (8,11) -> (8,11)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1  5.2  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0  5.2    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[21] budget 0.000000 ns (8,11) -> (8,11)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1  5.3  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0  5.3    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[22] budget 0.000000 ns (8,11) -> (8,11)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_16$CARRY.CIN
Info:  0.1  5.5  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0  5.5    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[23] budget 0.000000 ns (8,11) -> (8,11)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1  5.6  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.2  5.8    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[24] budget 0.190000 ns (8,11) -> (8,12)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1  5.9  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  5.9    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[25] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1  6.0  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0  6.0    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[26] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1  6.2  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0  6.2    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[27] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1  6.3  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0  6.3    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[28] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1  6.4  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0  6.4    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[29] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1  6.5  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0  6.5    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[30] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1  6.7  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  6.7    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO[31] budget 0.000000 ns (8,12) -> (8,12)
Info:                Sink count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY.CIN
Info:  0.1  6.8  Source count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY.COUT
Info:  0.5  7.2    Net count_SB_DFFSR_Q_31_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO budget 0.560000 ns (8,12) -> (8,13)
Info:                Sink count_SB_DFFSR_Q_R_SB_LUT4_O_LC.I3
Info:  0.3  7.6  Source count_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.0  8.6    Net count_SB_DFFSR_Q_R budget 32.235001 ns (8,13) -> (13,9)
Info:                Sink $gbuf_count_SB_DFFSR_Q_R_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.6  9.2  Source $gbuf_count_SB_DFFSR_Q_R_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.5  9.6    Net count_SB_DFFSR_Q_R_$glb_sr budget 32.234001 ns (13,9) -> (6,12)
Info:                Sink count_SB_DFFSR_Q_D_SB_LUT4_O_10_LC.SR
Info:  0.1  9.7  Setup count_SB_DFFSR_Q_D_SB_LUT4_O_10_LC.SR
Info: 6.1 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source LEDstatus_SB_DFFE_D_DFFLC.O
Info:  0.6  1.1    Net LEDstatus_SB_LUT4_O_I3 budget 40.521000 ns (12,10) -> (12,10)
Info:                Sink LEDstatus_SB_LUT4_O_LC.I3
Info:  0.3  1.4  Source LEDstatus_SB_LUT4_O_LC.O
Info:  0.6  2.0    Net led$SB_IO_OUT budget 40.555000 ns (12,10) -> (13,9)
Info:                Sink led$sb_io.D_OUT_0
Info: 0.9 ns logic, 1.2 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 102.59 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>: 2.03 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 73585,  74000) |******************************** 
Info: [ 74000,  74415) |* 
Info: [ 74415,  74830) | 
Info: [ 74830,  75245) | 
Info: [ 75245,  75660) | 
Info: [ 75660,  76075) | 
Info: [ 76075,  76490) | 
Info: [ 76490,  76905) | 
Info: [ 76905,  77320) |*** 
Info: [ 77320,  77735) |*** 
Info: [ 77735,  78150) |** 
Info: [ 78150,  78565) |*** 
Info: [ 78565,  78980) |***** 
Info: [ 78980,  79395) |* 
Info: [ 79395,  79810) |*** 
Info: [ 79810,  80225) |**** 
Info: [ 80225,  80640) |* 
Info: [ 80640,  81055) |***** 
Info: [ 81055,  81470) |*** 
Info: [ 81470,  81885) |******************************** 
