Loading plugins phase: Elapsed time ==> 0s.123ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\7seg_multiplexado_hardware.cyprj -d CY8C5888LTI-LP097 -s C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.904ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.035ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  7seg_multiplexado_hardware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\7seg_multiplexado_hardware.cyprj -dcpsoc3 7seg_multiplexado_hardware.v -verilog
======================================================================

======================================================================
Compiling:  7seg_multiplexado_hardware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\7seg_multiplexado_hardware.cyprj -dcpsoc3 7seg_multiplexado_hardware.v -verilog
======================================================================

======================================================================
Compiling:  7seg_multiplexado_hardware.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\7seg_multiplexado_hardware.cyprj -dcpsoc3 -verilog 7seg_multiplexado_hardware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 12 02:34:16 2023


======================================================================
Compiling:  7seg_multiplexado_hardware.v
Program  :   vpp
Options  :    -yv2 -q10 7seg_multiplexado_hardware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 12 02:34:16 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '7seg_multiplexado_hardware.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  7seg_multiplexado_hardware.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\7seg_multiplexado_hardware.cyprj -dcpsoc3 -verilog 7seg_multiplexado_hardware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 12 02:34:16 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\codegentemp\7seg_multiplexado_hardware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\codegentemp\7seg_multiplexado_hardware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  7seg_multiplexado_hardware.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\7seg_multiplexado_hardware.cyprj -dcpsoc3 -verilog 7seg_multiplexado_hardware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 12 02:34:16 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\codegentemp\7seg_multiplexado_hardware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\codegentemp\7seg_multiplexado_hardware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Mux_Counter:MODULE_1:b_31\
	\Mux_Counter:MODULE_1:b_30\
	\Mux_Counter:MODULE_1:b_29\
	\Mux_Counter:MODULE_1:b_28\
	\Mux_Counter:MODULE_1:b_27\
	\Mux_Counter:MODULE_1:b_26\
	\Mux_Counter:MODULE_1:b_25\
	\Mux_Counter:MODULE_1:b_24\
	\Mux_Counter:MODULE_1:b_23\
	\Mux_Counter:MODULE_1:b_22\
	\Mux_Counter:MODULE_1:b_21\
	\Mux_Counter:MODULE_1:b_20\
	\Mux_Counter:MODULE_1:b_19\
	\Mux_Counter:MODULE_1:b_18\
	\Mux_Counter:MODULE_1:b_17\
	\Mux_Counter:MODULE_1:b_16\
	\Mux_Counter:MODULE_1:b_15\
	\Mux_Counter:MODULE_1:b_14\
	\Mux_Counter:MODULE_1:b_13\
	\Mux_Counter:MODULE_1:b_12\
	\Mux_Counter:MODULE_1:b_11\
	\Mux_Counter:MODULE_1:b_10\
	\Mux_Counter:MODULE_1:b_9\
	\Mux_Counter:MODULE_1:b_8\
	\Mux_Counter:MODULE_1:b_7\
	\Mux_Counter:MODULE_1:b_6\
	\Mux_Counter:MODULE_1:b_5\
	\Mux_Counter:MODULE_1:b_4\
	\Mux_Counter:MODULE_1:b_3\
	\Mux_Counter:MODULE_1:b_2\
	\Mux_Counter:MODULE_1:b_1\
	\Mux_Counter:MODULE_1:b_0\
	\Mux_Counter:MODULE_1:g2:a0:a_31\
	\Mux_Counter:MODULE_1:g2:a0:a_30\
	\Mux_Counter:MODULE_1:g2:a0:a_29\
	\Mux_Counter:MODULE_1:g2:a0:a_28\
	\Mux_Counter:MODULE_1:g2:a0:a_27\
	\Mux_Counter:MODULE_1:g2:a0:a_26\
	\Mux_Counter:MODULE_1:g2:a0:a_25\
	\Mux_Counter:MODULE_1:g2:a0:a_24\
	\Mux_Counter:MODULE_1:g2:a0:b_31\
	\Mux_Counter:MODULE_1:g2:a0:b_30\
	\Mux_Counter:MODULE_1:g2:a0:b_29\
	\Mux_Counter:MODULE_1:g2:a0:b_28\
	\Mux_Counter:MODULE_1:g2:a0:b_27\
	\Mux_Counter:MODULE_1:g2:a0:b_26\
	\Mux_Counter:MODULE_1:g2:a0:b_25\
	\Mux_Counter:MODULE_1:g2:a0:b_24\
	\Mux_Counter:MODULE_1:g2:a0:b_23\
	\Mux_Counter:MODULE_1:g2:a0:b_22\
	\Mux_Counter:MODULE_1:g2:a0:b_21\
	\Mux_Counter:MODULE_1:g2:a0:b_20\
	\Mux_Counter:MODULE_1:g2:a0:b_19\
	\Mux_Counter:MODULE_1:g2:a0:b_18\
	\Mux_Counter:MODULE_1:g2:a0:b_17\
	\Mux_Counter:MODULE_1:g2:a0:b_16\
	\Mux_Counter:MODULE_1:g2:a0:b_15\
	\Mux_Counter:MODULE_1:g2:a0:b_14\
	\Mux_Counter:MODULE_1:g2:a0:b_13\
	\Mux_Counter:MODULE_1:g2:a0:b_12\
	\Mux_Counter:MODULE_1:g2:a0:b_11\
	\Mux_Counter:MODULE_1:g2:a0:b_10\
	\Mux_Counter:MODULE_1:g2:a0:b_9\
	\Mux_Counter:MODULE_1:g2:a0:b_8\
	\Mux_Counter:MODULE_1:g2:a0:b_7\
	\Mux_Counter:MODULE_1:g2:a0:b_6\
	\Mux_Counter:MODULE_1:g2:a0:b_5\
	\Mux_Counter:MODULE_1:g2:a0:b_4\
	\Mux_Counter:MODULE_1:g2:a0:b_3\
	\Mux_Counter:MODULE_1:g2:a0:b_2\
	\Mux_Counter:MODULE_1:g2:a0:b_1\
	\Mux_Counter:MODULE_1:g2:a0:b_0\
	\Mux_Counter:MODULE_1:g2:a0:s_31\
	\Mux_Counter:MODULE_1:g2:a0:s_30\
	\Mux_Counter:MODULE_1:g2:a0:s_29\
	\Mux_Counter:MODULE_1:g2:a0:s_28\
	\Mux_Counter:MODULE_1:g2:a0:s_27\
	\Mux_Counter:MODULE_1:g2:a0:s_26\
	\Mux_Counter:MODULE_1:g2:a0:s_25\
	\Mux_Counter:MODULE_1:g2:a0:s_24\
	\Mux_Counter:MODULE_1:g2:a0:s_23\
	\Mux_Counter:MODULE_1:g2:a0:s_22\
	\Mux_Counter:MODULE_1:g2:a0:s_21\
	\Mux_Counter:MODULE_1:g2:a0:s_20\
	\Mux_Counter:MODULE_1:g2:a0:s_19\
	\Mux_Counter:MODULE_1:g2:a0:s_18\
	\Mux_Counter:MODULE_1:g2:a0:s_17\
	\Mux_Counter:MODULE_1:g2:a0:s_16\
	\Mux_Counter:MODULE_1:g2:a0:s_15\
	\Mux_Counter:MODULE_1:g2:a0:s_14\
	\Mux_Counter:MODULE_1:g2:a0:s_13\
	\Mux_Counter:MODULE_1:g2:a0:s_12\
	\Mux_Counter:MODULE_1:g2:a0:s_11\
	\Mux_Counter:MODULE_1:g2:a0:s_10\
	\Mux_Counter:MODULE_1:g2:a0:s_9\
	\Mux_Counter:MODULE_1:g2:a0:s_8\
	\Mux_Counter:MODULE_1:g2:a0:s_7\
	\Mux_Counter:MODULE_1:g2:a0:s_6\
	\Mux_Counter:MODULE_1:g2:a0:s_5\
	\Mux_Counter:MODULE_1:g2:a0:s_4\
	\Mux_Counter:MODULE_1:g2:a0:s_3\
	\Mux_Counter:MODULE_1:g2:a0:s_2\
	\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_287
	Net_288
	Net_289
	Net_290
	Net_307_0
	Net_307_1

    Synthesized names
	\Mux_Counter:add_vi_vv_MODGEN_1_31\
	\Mux_Counter:add_vi_vv_MODGEN_1_30\
	\Mux_Counter:add_vi_vv_MODGEN_1_29\
	\Mux_Counter:add_vi_vv_MODGEN_1_28\
	\Mux_Counter:add_vi_vv_MODGEN_1_27\
	\Mux_Counter:add_vi_vv_MODGEN_1_26\
	\Mux_Counter:add_vi_vv_MODGEN_1_25\
	\Mux_Counter:add_vi_vv_MODGEN_1_24\
	\Mux_Counter:add_vi_vv_MODGEN_1_23\
	\Mux_Counter:add_vi_vv_MODGEN_1_22\
	\Mux_Counter:add_vi_vv_MODGEN_1_21\
	\Mux_Counter:add_vi_vv_MODGEN_1_20\
	\Mux_Counter:add_vi_vv_MODGEN_1_19\
	\Mux_Counter:add_vi_vv_MODGEN_1_18\
	\Mux_Counter:add_vi_vv_MODGEN_1_17\
	\Mux_Counter:add_vi_vv_MODGEN_1_16\
	\Mux_Counter:add_vi_vv_MODGEN_1_15\
	\Mux_Counter:add_vi_vv_MODGEN_1_14\
	\Mux_Counter:add_vi_vv_MODGEN_1_13\
	\Mux_Counter:add_vi_vv_MODGEN_1_12\
	\Mux_Counter:add_vi_vv_MODGEN_1_11\
	\Mux_Counter:add_vi_vv_MODGEN_1_10\
	\Mux_Counter:add_vi_vv_MODGEN_1_9\
	\Mux_Counter:add_vi_vv_MODGEN_1_8\
	\Mux_Counter:add_vi_vv_MODGEN_1_7\
	\Mux_Counter:add_vi_vv_MODGEN_1_6\
	\Mux_Counter:add_vi_vv_MODGEN_1_5\
	\Mux_Counter:add_vi_vv_MODGEN_1_4\
	\Mux_Counter:add_vi_vv_MODGEN_1_3\
	\Mux_Counter:add_vi_vv_MODGEN_1_2\

Deleted 115 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \num_Unidades_Decenas:rst\ to \num_Unidades_Decenas:clk\
Aliasing \num_Centenas_MIllar:clk\ to \num_Unidades_Decenas:clk\
Aliasing \num_Centenas_MIllar:rst\ to \num_Unidades_Decenas:clk\
Aliasing Net_208 to Net_5
Aliasing Net_209 to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_23\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_22\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_21\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_20\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_19\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_18\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_17\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_16\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_15\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_14\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_13\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_12\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_11\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_10\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_9\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_8\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_7\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_6\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_5\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_4\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_3\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:a_2\ to \num_Unidades_Decenas:clk\
Aliasing \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_5
Aliasing tmpOE__Dis1_net_0 to Net_5
Aliasing zero to \num_Unidades_Decenas:clk\
Aliasing one to Net_5
Aliasing tmpOE__Dis2_net_0 to Net_5
Aliasing tmpOE__Dis3_net_0 to Net_5
Aliasing tmpOE__Dis0_net_0 to Net_5
Aliasing tmpOE__Seg_0_net_0 to Net_5
Aliasing tmpOE__Seg_1_net_0 to Net_5
Aliasing tmpOE__Seg_2_net_0 to Net_5
Aliasing tmpOE__Seg_3_net_0 to Net_5
Aliasing tmpOE__Seg_4_net_0 to Net_5
Aliasing tmpOE__Seg_5_net_0 to Net_5
Aliasing tmpOE__Seg_6_net_0 to Net_5
Aliasing tmpOE__Tog_net_0 to Net_5
Aliasing tmpOE__Reset_net_0 to Net_5
Aliasing \Control_ceros:clk\ to \num_Unidades_Decenas:clk\
Aliasing \Control_ceros:rst\ to \num_Unidades_Decenas:clk\
Aliasing Net_306_0D to \num_Unidades_Decenas:clk\
Aliasing Net_304_0D to \num_Unidades_Decenas:clk\
Aliasing Net_306_1D to \num_Unidades_Decenas:clk\
Aliasing Net_304_1D to \num_Unidades_Decenas:clk\
Removing Rhs of wire Net_264[7] = \demux_1:tmp__demux_1_0_reg\[0]
Removing Rhs of wire Net_2[8] = \demux_1:tmp__demux_1_1_reg\[4]
Removing Rhs of wire Net_3[9] = \demux_1:tmp__demux_1_2_reg\[5]
Removing Rhs of wire Net_281[10] = \demux_1:tmp__demux_1_3_reg\[6]
Removing Lhs of wire \BDC_7deg:tmp__BDC_7deg_ins_3\[11] = BCD_code_3[12]
Removing Rhs of wire BCD_code_3[12] = \mux_2:tmp__mux_2_reg_3\[60]
Removing Lhs of wire \BDC_7deg:tmp__BDC_7deg_ins_2\[13] = BCD_code_2[14]
Removing Rhs of wire BCD_code_2[14] = \mux_2:tmp__mux_2_reg_2\[63]
Removing Lhs of wire \BDC_7deg:tmp__BDC_7deg_ins_1\[15] = BCD_code_1[16]
Removing Rhs of wire BCD_code_1[16] = \mux_2:tmp__mux_2_reg_1\[66]
Removing Lhs of wire \BDC_7deg:tmp__BDC_7deg_ins_0\[17] = BCD_code_0[18]
Removing Rhs of wire BCD_code_0[18] = \mux_2:tmp__mux_2_reg_0\[69]
Removing Rhs of wire Net_40[26] = \BDC_7deg:tmp__BDC_7deg_reg_6\[19]
Removing Rhs of wire Net_39[27] = \BDC_7deg:tmp__BDC_7deg_reg_5\[20]
Removing Rhs of wire Net_38[28] = \BDC_7deg:tmp__BDC_7deg_reg_4\[21]
Removing Rhs of wire Net_37[29] = \BDC_7deg:tmp__BDC_7deg_reg_3\[22]
Removing Rhs of wire Net_36[30] = \BDC_7deg:tmp__BDC_7deg_reg_2\[23]
Removing Rhs of wire Net_35[31] = \BDC_7deg:tmp__BDC_7deg_reg_1\[24]
Removing Rhs of wire Net_31[32] = \BDC_7deg:tmp__BDC_7deg_reg_0\[25]
Removing Lhs of wire \num_Unidades_Decenas:rst\[34] = \num_Unidades_Decenas:clk\[33]
Removing Rhs of wire Unidades_0[35] = \num_Unidades_Decenas:control_out_0\[36]
Removing Rhs of wire Unidades_0[35] = \num_Unidades_Decenas:control_0\[59]
Removing Rhs of wire Unidades_1[37] = \num_Unidades_Decenas:control_out_1\[38]
Removing Rhs of wire Unidades_1[37] = \num_Unidades_Decenas:control_1\[58]
Removing Rhs of wire Unidades_2[39] = \num_Unidades_Decenas:control_out_2\[40]
Removing Rhs of wire Unidades_2[39] = \num_Unidades_Decenas:control_2\[57]
Removing Rhs of wire Unidades_3[41] = \num_Unidades_Decenas:control_out_3\[42]
Removing Rhs of wire Unidades_3[41] = \num_Unidades_Decenas:control_3\[56]
Removing Rhs of wire Decenas_0[43] = \num_Unidades_Decenas:control_out_4\[44]
Removing Rhs of wire Decenas_0[43] = \num_Unidades_Decenas:control_4\[55]
Removing Rhs of wire Decenas_1[45] = \num_Unidades_Decenas:control_out_5\[46]
Removing Rhs of wire Decenas_1[45] = \num_Unidades_Decenas:control_5\[54]
Removing Rhs of wire Decenas_2[47] = \num_Unidades_Decenas:control_out_6\[48]
Removing Rhs of wire Decenas_2[47] = \num_Unidades_Decenas:control_6\[53]
Removing Rhs of wire Decenas_3[49] = \num_Unidades_Decenas:control_out_7\[50]
Removing Rhs of wire Decenas_3[49] = \num_Unidades_Decenas:control_7\[52]
Removing Rhs of wire Centenas_3[61] = \num_Centenas_MIllar:control_out_3\[81]
Removing Rhs of wire Centenas_3[61] = \num_Centenas_MIllar:control_3\[91]
Removing Rhs of wire Millar_3[62] = \num_Centenas_MIllar:control_out_7\[85]
Removing Rhs of wire Millar_3[62] = \num_Centenas_MIllar:control_7\[87]
Removing Rhs of wire Centenas_2[64] = \num_Centenas_MIllar:control_out_2\[80]
Removing Rhs of wire Centenas_2[64] = \num_Centenas_MIllar:control_2\[92]
Removing Rhs of wire Millar_2[65] = \num_Centenas_MIllar:control_out_6\[84]
Removing Rhs of wire Millar_2[65] = \num_Centenas_MIllar:control_6\[88]
Removing Rhs of wire Centenas_1[67] = \num_Centenas_MIllar:control_out_1\[79]
Removing Rhs of wire Centenas_1[67] = \num_Centenas_MIllar:control_1\[93]
Removing Rhs of wire Millar_1[68] = \num_Centenas_MIllar:control_out_5\[83]
Removing Rhs of wire Millar_1[68] = \num_Centenas_MIllar:control_5\[89]
Removing Rhs of wire Centenas_0[70] = \num_Centenas_MIllar:control_out_0\[78]
Removing Rhs of wire Centenas_0[70] = \num_Centenas_MIllar:control_0\[94]
Removing Rhs of wire Millar_0[71] = \num_Centenas_MIllar:control_out_4\[82]
Removing Rhs of wire Millar_0[71] = \num_Centenas_MIllar:control_4\[90]
Removing Lhs of wire \num_Centenas_MIllar:clk\[76] = \num_Unidades_Decenas:clk\[33]
Removing Lhs of wire \num_Centenas_MIllar:rst\[77] = \num_Unidades_Decenas:clk\[33]
Removing Lhs of wire Net_208[95] = Net_5[3]
Removing Rhs of wire Net_209[97] = \num_Unidades_Decenas:clk\[33]
Removing Lhs of wire \Mux_Counter:add_vi_vv_MODGEN_1_1\[98] = \Mux_Counter:MODULE_1:g2:a0:s_1\[258]
Removing Lhs of wire \Mux_Counter:add_vi_vv_MODGEN_1_0\[99] = \Mux_Counter:MODULE_1:g2:a0:s_0\[259]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_23\[140] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_22\[141] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_21\[142] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_20\[143] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_19\[144] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_18\[145] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_17\[146] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_16\[147] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_15\[148] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_14\[149] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_13\[150] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_12\[151] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_11\[152] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_10\[153] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_9\[154] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_8\[155] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_7\[156] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_6\[157] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_5\[158] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_4\[159] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_3\[160] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_2\[161] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_1\[162] = \Mux_Counter:MODIN1_1\[163]
Removing Lhs of wire \Mux_Counter:MODIN1_1\[163] = MUX_display_1[1]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:a_0\[164] = \Mux_Counter:MODIN1_0\[165]
Removing Lhs of wire \Mux_Counter:MODIN1_0\[165] = MUX_display_0[2]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[297] = Net_5[3]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[298] = Net_5[3]
Removing Lhs of wire tmpOE__Dis1_net_0[301] = Net_5[3]
Removing Lhs of wire zero[306] = Net_209[97]
Removing Lhs of wire one[307] = Net_5[3]
Removing Lhs of wire tmpOE__Dis2_net_0[310] = Net_5[3]
Removing Lhs of wire tmpOE__Dis3_net_0[317] = Net_5[3]
Removing Lhs of wire tmpOE__Dis0_net_0[324] = Net_5[3]
Removing Lhs of wire tmpOE__Seg_0_net_0[331] = Net_5[3]
Removing Lhs of wire tmpOE__Seg_1_net_0[337] = Net_5[3]
Removing Lhs of wire tmpOE__Seg_2_net_0[343] = Net_5[3]
Removing Lhs of wire tmpOE__Seg_3_net_0[349] = Net_5[3]
Removing Lhs of wire tmpOE__Seg_4_net_0[355] = Net_5[3]
Removing Lhs of wire tmpOE__Seg_5_net_0[361] = Net_5[3]
Removing Lhs of wire tmpOE__Seg_6_net_0[367] = Net_5[3]
Removing Lhs of wire tmpOE__Tog_net_0[373] = Net_5[3]
Removing Lhs of wire tmpOE__Reset_net_0[379] = Net_5[3]
Removing Rhs of wire Net_286[384] = \Control_ceros:control_out_0\[390]
Removing Rhs of wire Net_286[384] = \Control_ceros:control_0\[410]
Removing Rhs of wire Net_283[385] = \Control_ceros:control_out_1\[391]
Removing Rhs of wire Net_283[385] = \Control_ceros:control_1\[409]
Removing Rhs of wire Net_284[386] = \Control_ceros:control_out_2\[392]
Removing Rhs of wire Net_284[386] = \Control_ceros:control_2\[408]
Removing Rhs of wire Net_285[387] = \Control_ceros:control_out_3\[393]
Removing Rhs of wire Net_285[387] = \Control_ceros:control_3\[407]
Removing Lhs of wire \Control_ceros:clk\[388] = Net_209[97]
Removing Lhs of wire \Control_ceros:rst\[389] = Net_209[97]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[429] = inputs_0[374]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[430] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[415]
Removing Lhs of wire Net_306_0D[431] = Net_209[97]
Removing Lhs of wire Net_304_0D[432] = Net_209[97]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\[433] = inputs_1[380]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\[434] = \Debouncer_1:DEBOUNCER[1]:d_sync_0\[420]
Removing Lhs of wire Net_306_1D[435] = Net_209[97]
Removing Lhs of wire Net_304_1D[436] = Net_209[97]

------------------------------------------------------
Aliased 0 equations, 119 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_5' (cost = 0):
Net_5 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_264' (cost = 1):
Net_264 <= ((not MUX_display_1 and not MUX_display_0));

Note:  Expanding virtual equation for 'Net_2' (cost = 1):
Net_2 <= ((not MUX_display_1 and MUX_display_0));

Note:  Expanding virtual equation for 'Net_3' (cost = 1):
Net_3 <= ((not MUX_display_0 and MUX_display_1));

Note:  Expanding virtual equation for 'Net_281' (cost = 1):
Net_281 <= ((MUX_display_1 and MUX_display_0));

Note:  Virtual signal BCD_code_3 with ( cost: 560 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
BCD_code_3 <= ((MUX_display_1 and MUX_display_0 and Millar_3)
	OR (not MUX_display_0 and MUX_display_1 and Centenas_3)
	OR (not MUX_display_1 and MUX_display_0 and Decenas_3)
	OR (not MUX_display_1 and not MUX_display_0 and Unidades_3));

Note:  Virtual signal BCD_code_2 with ( cost: 616 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
BCD_code_2 <= ((MUX_display_1 and MUX_display_0 and Millar_2)
	OR (not MUX_display_0 and MUX_display_1 and Centenas_2)
	OR (not MUX_display_1 and MUX_display_0 and Decenas_2)
	OR (not MUX_display_1 and not MUX_display_0 and Unidades_2));

Note:  Virtual signal BCD_code_1 with ( cost: 100 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
BCD_code_1 <= ((MUX_display_1 and MUX_display_0 and Millar_1)
	OR (not MUX_display_0 and MUX_display_1 and Centenas_1)
	OR (not MUX_display_1 and MUX_display_0 and Decenas_1)
	OR (not MUX_display_1 and not MUX_display_0 and Unidades_1));

Note:  Virtual signal BCD_code_0 with ( cost: 476 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
BCD_code_0 <= ((MUX_display_1 and MUX_display_0 and Millar_0)
	OR (not MUX_display_0 and MUX_display_1 and Centenas_0)
	OR (not MUX_display_1 and MUX_display_0 and Decenas_0)
	OR (not MUX_display_1 and not MUX_display_0 and Unidades_0));

Note:  Expanding virtual equation for 'Net_209' (cost = 0):
Net_209 <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MUX_display_0);

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:s_0\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:s_0\ <= (not MUX_display_0);

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((MUX_display_1 and MUX_display_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:s_1\' (cost = 2):
\Mux_Counter:MODULE_1:g2:a0:s_1\ <= ((not MUX_display_0 and MUX_display_1)
	OR (not MUX_display_1 and MUX_display_0));

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 29 signals.
	Turned 4 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_209
Aliasing \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_209
Aliasing \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_209
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[268] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[278] = Net_209[97]
Removing Lhs of wire \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[288] = Net_209[97]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\7seg_multiplexado_hardware.cyprj -dcpsoc3 7seg_multiplexado_hardware.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.411ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 12 September 2023 02:34:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\7seg_multiplexado_hardware\7seg_multiplexado_hardware.cydsn\7seg_multiplexado_hardware.cyprj -d CY8C5888LTI-LP097 7seg_multiplexado_hardware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_209
    Removed wire end \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_209
    Removed wire end \Mux_Counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_209
    Converted constant MacroCell: Net_306_0 from registered to combinatorial
    Converted constant MacroCell: Net_304_0 from registered to combinatorial
    Converted constant MacroCell: Net_306_1 from registered to combinatorial
    Converted constant MacroCell: Net_304_1 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_299
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_207
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Dis1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dis1(0)__PA ,
            pin_input => Net_273 ,
            pad => Dis1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dis2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dis2(0)__PA ,
            pin_input => Net_269 ,
            pad => Dis2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dis3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dis3(0)__PA ,
            pin_input => Net_266 ,
            pad => Dis3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dis0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dis0(0)__PA ,
            pin_input => Net_280 ,
            pad => Dis0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_0(0)__PA ,
            pin_input => Net_31 ,
            pad => Seg_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_1(0)__PA ,
            pin_input => Net_35 ,
            pad => Seg_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_2(0)__PA ,
            pin_input => Net_36 ,
            pad => Seg_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_3(0)__PA ,
            pin_input => Net_37 ,
            pad => Seg_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_4(0)__PA ,
            pin_input => Net_38 ,
            pad => Seg_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_5(0)__PA ,
            pin_input => Net_39 ,
            pad => Seg_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Seg_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Seg_6(0)__PA ,
            pin_input => Net_40 ,
            pad => Seg_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tog(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tog(0)__PA ,
            fb => inputs_0 ,
            pad => Tog(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Reset(0)__PA ,
            fb => inputs_1 ,
            pad => Reset(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_40, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !BCD_code_3 * !BCD_code_2 * BCD_code_1
            + !BCD_code_3 * BCD_code_2 * !BCD_code_1
            + !BCD_code_3 * BCD_code_1 * !BCD_code_0
            + BCD_code_3 * !BCD_code_2 * !BCD_code_1
            + BCD_code_3 * BCD_code_2 * BCD_code_1 * BCD_code_0
        );
        Output = Net_40 (fanout=1)

    MacroCell: Name=Net_39, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !BCD_code_3 * BCD_code_2 * !BCD_code_1
            + BCD_code_3 * !BCD_code_2 * !BCD_code_1
            + !BCD_code_2 * !BCD_code_1 * !BCD_code_0
            + BCD_code_2 * BCD_code_1 * !BCD_code_0
        );
        Output = Net_39 (fanout=1)

    MacroCell: Name=Net_38, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !BCD_code_3 * BCD_code_1 * !BCD_code_0
            + BCD_code_3 * BCD_code_2 * !BCD_code_1 * BCD_code_0
            + !BCD_code_2 * !BCD_code_1 * !BCD_code_0
        );
        Output = Net_38 (fanout=1)

    MacroCell: Name=Net_37, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !BCD_code_3 * !BCD_code_2 * !BCD_code_1 * BCD_code_0
            + !BCD_code_3 * BCD_code_2 * !BCD_code_1 * !BCD_code_0
            + BCD_code_3 * BCD_code_2 * BCD_code_0
            + BCD_code_3 * BCD_code_1
            + BCD_code_2 * BCD_code_1 * BCD_code_0
        );
        Output = Net_37 (fanout=1)

    MacroCell: Name=Net_36, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              BCD_code_3 * BCD_code_2
            + !BCD_code_2 * BCD_code_1 * !BCD_code_0
        );
        Output = Net_36 (fanout=1)

    MacroCell: Name=Net_35, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !BCD_code_3 * !BCD_code_1 * !BCD_code_0
            + !BCD_code_3 * BCD_code_1 * BCD_code_0
            + !BCD_code_2 * !BCD_code_1
            + !BCD_code_2 * !BCD_code_0
        );
        Output = Net_35 (fanout=1)

    MacroCell: Name=Net_31, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !BCD_code_3 * BCD_code_2 * BCD_code_0
            + !BCD_code_3 * BCD_code_1
            + BCD_code_3 * !BCD_code_2 * !BCD_code_1
            + !BCD_code_2 * !BCD_code_1 * !BCD_code_0
        );
        Output = Net_31 (fanout=1)

    MacroCell: Name=BCD_code_3, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MUX_display_1 * !MUX_display_0 * Unidades_3
            + !MUX_display_1 * MUX_display_0 * Decenas_3
            + MUX_display_1 * !MUX_display_0 * Centenas_3
            + MUX_display_1 * MUX_display_0 * Millar_3
        );
        Output = BCD_code_3 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=BCD_code_2, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MUX_display_1 * !MUX_display_0 * Unidades_2
            + !MUX_display_1 * MUX_display_0 * Decenas_2
            + MUX_display_1 * !MUX_display_0 * Centenas_2
            + MUX_display_1 * MUX_display_0 * Millar_2
        );
        Output = BCD_code_2 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=BCD_code_1, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MUX_display_1 * !MUX_display_0 * Unidades_1
            + !MUX_display_1 * MUX_display_0 * Decenas_1
            + MUX_display_1 * !MUX_display_0 * Centenas_1
            + MUX_display_1 * MUX_display_0 * Millar_1
        );
        Output = BCD_code_1 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=BCD_code_0, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MUX_display_1 * !MUX_display_0 * Unidades_0
            + !MUX_display_1 * MUX_display_0 * Decenas_0
            + MUX_display_1 * !MUX_display_0 * Centenas_0
            + MUX_display_1 * MUX_display_0 * Millar_0
        );
        Output = BCD_code_0 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_266, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MUX_display_1 * !MUX_display_0 * Net_286
        );
        Output = Net_266 (fanout=1)

    MacroCell: Name=Net_269, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MUX_display_1 * MUX_display_0 * Net_283
        );
        Output = Net_269 (fanout=1)

    MacroCell: Name=Net_273, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MUX_display_1 * !MUX_display_0 * Net_284
        );
        Output = Net_273 (fanout=1)

    MacroCell: Name=Net_280, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MUX_display_1 * MUX_display_0 * Net_285
        );
        Output = Net_280 (fanout=1)

    MacroCell: Name=MUX_display_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_207) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MUX_display_0
        );
        Output = MUX_display_1 (fanout=8)

    MacroCell: Name=MUX_display_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_207) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = MUX_display_0 (fanout=9)

    MacroCell: Name=ins_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[1]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[1]:d_sync_1\
        );
        Output = ins_1 (fanout=1)

    MacroCell: Name=ins_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = ins_0 (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_0
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_1
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[1]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_1\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\num_Unidades_Decenas:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Decenas_3 ,
            control_6 => Decenas_2 ,
            control_5 => Decenas_1 ,
            control_4 => Decenas_0 ,
            control_3 => Unidades_3 ,
            control_2 => Unidades_2 ,
            control_1 => Unidades_1 ,
            control_0 => Unidades_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\num_Centenas_MIllar:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Millar_3 ,
            control_6 => Millar_2 ,
            control_5 => Millar_1 ,
            control_4 => Millar_0 ,
            control_3 => Centenas_3 ,
            control_2 => Centenas_2 ,
            control_1 => Centenas_1 ,
            control_0 => Centenas_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_ceros:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_ceros:control_7\ ,
            control_6 => \Control_ceros:control_6\ ,
            control_5 => \Control_ceros:control_5\ ,
            control_4 => \Control_ceros:control_4\ ,
            control_3 => Net_285 ,
            control_2 => Net_284 ,
            control_1 => Net_283 ,
            control_0 => Net_286 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00001111"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => ins_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => ins_0 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   23 :  169 :  192 : 11.98 %
  Unique P-terms              :   48 :  336 :  384 : 12.50 %
  Total P-terms               :   54 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.055ms
Tech Mapping phase: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : Dis0(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Dis1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Dis2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Dis3(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Reset(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Seg_0(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Seg_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Seg_2(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Seg_3(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Seg_4(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Seg_5(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Seg_6(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Tog(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.00
                   Pterms :            4.50
               Macrocells :            1.92
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       9.33 :       3.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=BCD_code_2, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MUX_display_1 * !MUX_display_0 * Unidades_2
            + !MUX_display_1 * MUX_display_0 * Decenas_2
            + MUX_display_1 * !MUX_display_0 * Centenas_2
            + MUX_display_1 * MUX_display_0 * Millar_2
        );
        Output = BCD_code_2 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_38, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !BCD_code_3 * BCD_code_1 * !BCD_code_0
            + BCD_code_3 * BCD_code_2 * !BCD_code_1 * BCD_code_0
            + !BCD_code_2 * !BCD_code_1 * !BCD_code_0
        );
        Output = Net_38 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=ins_0, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = ins_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_37, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !BCD_code_3 * !BCD_code_2 * !BCD_code_1 * BCD_code_0
            + !BCD_code_3 * BCD_code_2 * !BCD_code_1 * !BCD_code_0
            + BCD_code_3 * BCD_code_2 * BCD_code_0
            + BCD_code_3 * BCD_code_1
            + BCD_code_2 * BCD_code_1 * BCD_code_0
        );
        Output = Net_37 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_0
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=BCD_code_0, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MUX_display_1 * !MUX_display_0 * Unidades_0
            + !MUX_display_1 * MUX_display_0 * Decenas_0
            + MUX_display_1 * !MUX_display_0 * Centenas_0
            + MUX_display_1 * MUX_display_0 * Millar_0
        );
        Output = BCD_code_0 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_39, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !BCD_code_3 * BCD_code_2 * !BCD_code_1
            + BCD_code_3 * !BCD_code_2 * !BCD_code_1
            + !BCD_code_2 * !BCD_code_1 * !BCD_code_0
            + BCD_code_2 * BCD_code_1 * !BCD_code_0
        );
        Output = Net_39 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=BCD_code_3, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MUX_display_1 * !MUX_display_0 * Unidades_3
            + !MUX_display_1 * MUX_display_0 * Decenas_3
            + MUX_display_1 * !MUX_display_0 * Centenas_3
            + MUX_display_1 * MUX_display_0 * Millar_3
        );
        Output = BCD_code_3 (fanout=7)
        Properties               : 
        {
            soft = 1
        }
}

controlcell: Name =\num_Unidades_Decenas:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Decenas_3 ,
        control_6 => Decenas_2 ,
        control_5 => Decenas_1 ,
        control_4 => Decenas_0 ,
        control_3 => Unidades_3 ,
        control_2 => Unidades_2 ,
        control_1 => Unidades_1 ,
        control_0 => Unidades_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_35, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !BCD_code_3 * !BCD_code_1 * !BCD_code_0
            + !BCD_code_3 * BCD_code_1 * BCD_code_0
            + !BCD_code_2 * !BCD_code_1
            + !BCD_code_2 * !BCD_code_0
        );
        Output = Net_35 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=BCD_code_1, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MUX_display_1 * !MUX_display_0 * Unidades_1
            + !MUX_display_1 * MUX_display_0 * Decenas_1
            + MUX_display_1 * !MUX_display_0 * Centenas_1
            + MUX_display_1 * MUX_display_0 * Millar_1
        );
        Output = BCD_code_1 (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=MUX_display_1, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_207) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MUX_display_0
        );
        Output = MUX_display_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MUX_display_0, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_207) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = MUX_display_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_36, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              BCD_code_3 * BCD_code_2
            + !BCD_code_2 * BCD_code_1 * !BCD_code_0
        );
        Output = Net_36 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\num_Centenas_MIllar:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Millar_3 ,
        control_6 => Millar_2 ,
        control_5 => Millar_1 ,
        control_4 => Millar_0 ,
        control_3 => Centenas_3 ,
        control_2 => Centenas_2 ,
        control_1 => Centenas_1 ,
        control_0 => Centenas_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_273, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MUX_display_1 * !MUX_display_0 * Net_284
        );
        Output = Net_273 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_266, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MUX_display_1 * !MUX_display_0 * Net_286
        );
        Output = Net_266 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_ceros:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_ceros:control_7\ ,
        control_6 => \Control_ceros:control_6\ ,
        control_5 => \Control_ceros:control_5\ ,
        control_4 => \Control_ceros:control_4\ ,
        control_3 => Net_285 ,
        control_2 => Net_284 ,
        control_1 => Net_283 ,
        control_0 => Net_286 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00001111"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_40, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !BCD_code_3 * !BCD_code_2 * BCD_code_1
            + !BCD_code_3 * BCD_code_2 * !BCD_code_1
            + !BCD_code_3 * BCD_code_1 * !BCD_code_0
            + BCD_code_3 * !BCD_code_2 * !BCD_code_1
            + BCD_code_3 * BCD_code_2 * BCD_code_1 * BCD_code_0
        );
        Output = Net_40 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_280, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              MUX_display_1 * MUX_display_0 * Net_285
        );
        Output = Net_280 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_269, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !MUX_display_1 * MUX_display_0 * Net_283
        );
        Output = Net_269 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_31, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !BCD_code_3 * BCD_code_2 * BCD_code_0
            + !BCD_code_3 * BCD_code_1
            + BCD_code_3 * !BCD_code_2 * !BCD_code_1
            + !BCD_code_2 * !BCD_code_1 * !BCD_code_0
        );
        Output = Net_31 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=ins_1, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[1]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[1]:d_sync_1\
        );
        Output = ins_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[1]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[1]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_299) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              inputs_1
        );
        Output = \Debouncer_1:DEBOUNCER[1]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => ins_0 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => ins_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Seg_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_3(0)__PA ,
        pin_input => Net_37 ,
        pad => Seg_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Seg_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_4(0)__PA ,
        pin_input => Net_38 ,
        pad => Seg_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_5(0)__PA ,
        pin_input => Net_39 ,
        pad => Seg_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_6(0)__PA ,
        pin_input => Net_40 ,
        pad => Seg_6(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Dis3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dis3(0)__PA ,
        pin_input => Net_266 ,
        pad => Dis3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Dis2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dis2(0)__PA ,
        pin_input => Net_269 ,
        pad => Dis2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Dis1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dis1(0)__PA ,
        pin_input => Net_273 ,
        pad => Dis1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Dis0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dis0(0)__PA ,
        pin_input => Net_280 ,
        pad => Dis0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Seg_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_0(0)__PA ,
        pin_input => Net_31 ,
        pad => Seg_0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Seg_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_1(0)__PA ,
        pin_input => Net_35 ,
        pad => Seg_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Seg_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Seg_2(0)__PA ,
        pin_input => Net_36 ,
        pad => Seg_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Reset(0)__PA ,
        fb => inputs_1 ,
        pad => Reset(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tog(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tog(0)__PA ,
        fb => inputs_0 ,
        pad => Tog(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_299 ,
            dclk_0 => Net_299_local ,
            dclk_glb_1 => Net_207 ,
            dclk_1 => Net_207_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+-------------
   1 |   2 |     * |      NONE |         CMOS_OUT | Seg_3(0) | In(Net_37)
     |   4 |     * |      NONE |         CMOS_OUT | Seg_4(0) | In(Net_38)
     |   5 |     * |      NONE |         CMOS_OUT | Seg_5(0) | In(Net_39)
     |   6 |     * |      NONE |         CMOS_OUT | Seg_6(0) | In(Net_40)
-----+-----+-------+-----------+------------------+----------+-------------
   2 |   1 |     * |      NONE |         CMOS_OUT |  Dis3(0) | In(Net_266)
     |   2 |     * |      NONE |         CMOS_OUT |  Dis2(0) | In(Net_269)
     |   3 |     * |      NONE |         CMOS_OUT |  Dis1(0) | In(Net_273)
     |   4 |     * |      NONE |         CMOS_OUT |  Dis0(0) | In(Net_280)
     |   5 |     * |      NONE |         CMOS_OUT | Seg_0(0) | In(Net_31)
     |   6 |     * |      NONE |         CMOS_OUT | Seg_1(0) | In(Net_35)
     |   7 |     * |      NONE |         CMOS_OUT | Seg_2(0) | In(Net_36)
-----+-----+-------+-----------+------------------+----------+-------------
   3 |   0 |     * |      NONE |      RES_PULL_UP | Reset(0) | FB(inputs_1)
     |   1 |     * |      NONE |      RES_PULL_UP |   Tog(0) | FB(inputs_0)
---------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.025ms
Digital Placement phase: Elapsed time ==> 0s.724ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "7seg_multiplexado_hardware_r.vh2" --pcf-path "7seg_multiplexado_hardware.pco" --des-name "7seg_multiplexado_hardware" --dsf-path "7seg_multiplexado_hardware.dsf" --sdc-path "7seg_multiplexado_hardware.sdc" --lib-path "7seg_multiplexado_hardware_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.105ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.119ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 7seg_multiplexado_hardware_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.175ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.689ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.689ms
API generation phase: Elapsed time ==> 1s.072ms
Dependency generation phase: Elapsed time ==> 0s.006ms
Cleanup phase: Elapsed time ==> 0s.000ms
