
OLED_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d00  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002dc0  08002dc0  00012dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e08  08002e08  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002e08  08002e08  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e08  08002e08  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e08  08002e08  00012e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e0c  08002e0c  00012e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  2000000c  08002e1c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  08002e1c  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009fbe  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a08  00000000  00000000  00029ff2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009e8  00000000  00000000  0002ba00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000930  00000000  00000000  0002c3e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000191e0  00000000  00000000  0002cd18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000092be  00000000  00000000  00045ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090d01  00000000  00000000  0004f1b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dfeb7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002290  00000000  00000000  000dff34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002da8 	.word	0x08002da8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002da8 	.word	0x08002da8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <ssd1306_drawLightningArrow>:
 */
#include "BitmapLibrary.h"
#include "ssd1306.h"

void ssd1306_drawLightningArrow()
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
	  SSD1306_VERTEX loc_vertex[] =
 8000226:	003b      	movs	r3, r7
 8000228:	4a08      	ldr	r2, [pc, #32]	; (800024c <ssd1306_drawLightningArrow+0x2c>)
 800022a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800022c:	c313      	stmia	r3!, {r0, r1, r4}
 800022e:	8812      	ldrh	r2, [r2, #0]
 8000230:	801a      	strh	r2, [r3, #0]
	      {50,10},
	      {45,16},
	      {50,10},
	      {53,16}
	  };
	  ssd1306_Polyline(loc_vertex,sizeof(loc_vertex)/sizeof(loc_vertex[0]),White);
 8000232:	003b      	movs	r3, r7
 8000234:	2201      	movs	r2, #1
 8000236:	2107      	movs	r1, #7
 8000238:	0018      	movs	r0, r3
 800023a:	f002 fcfb 	bl	8002c34 <ssd1306_Polyline>
	  ssd1306_UpdateScreen();
 800023e:	f002 fbd3 	bl	80029e8 <ssd1306_UpdateScreen>
	  return;
 8000242:	46c0      	nop			; (mov r8, r8)
}
 8000244:	46bd      	mov	sp, r7
 8000246:	b005      	add	sp, #20
 8000248:	bd90      	pop	{r4, r7, pc}
 800024a:	46c0      	nop			; (mov r8, r8)
 800024c:	08002dc0 	.word	0x08002dc0

08000250 <programInit>:
* @param[in]			- void
* @return				- void
*
* @note					-
******************************************************************************************************/
void programInit() {
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(SPI_Led_GPIO_Port, SPI_Led_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000254:	2390      	movs	r3, #144	; 0x90
 8000256:	05db      	lsls	r3, r3, #23
 8000258:	2200      	movs	r2, #0
 800025a:	2120      	movs	r1, #32
 800025c:	0018      	movs	r0, r3
 800025e:	f000 fd52 	bl	8000d06 <HAL_GPIO_WritePin>
}
 8000262:	46c0      	nop			; (mov r8, r8)
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}

08000268 <loop>:

void loop() {
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0

	// Blue button pressed - repeat the test
    if(HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET) {
 800026c:	2380      	movs	r3, #128	; 0x80
 800026e:	019b      	lsls	r3, r3, #6
 8000270:	4a0c      	ldr	r2, [pc, #48]	; (80002a4 <loop+0x3c>)
 8000272:	0019      	movs	r1, r3
 8000274:	0010      	movs	r0, r2
 8000276:	f000 fd29 	bl	8000ccc <HAL_GPIO_ReadPin>
 800027a:	1e03      	subs	r3, r0, #0
 800027c:	d10f      	bne.n	800029e <loop+0x36>
		// Indicate that test is running
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800027e:	2390      	movs	r3, #144	; 0x90
 8000280:	05db      	lsls	r3, r3, #23
 8000282:	2201      	movs	r2, #1
 8000284:	2120      	movs	r1, #32
 8000286:	0018      	movs	r0, r3
 8000288:	f000 fd3d 	bl	8000d06 <HAL_GPIO_WritePin>
		//HAL_Delay(150);

		//ssd1306_TestAll();
		ssd1306_drawLightningArrow();
 800028c:	f7ff ffc8 	bl	8000220 <ssd1306_drawLightningArrow>

		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000290:	2390      	movs	r3, #144	; 0x90
 8000292:	05db      	lsls	r3, r3, #23
 8000294:	2200      	movs	r2, #0
 8000296:	2120      	movs	r1, #32
 8000298:	0018      	movs	r0, r3
 800029a:	f000 fd34 	bl	8000d06 <HAL_GPIO_WritePin>
    }

	// Blink an LED
	//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	//HAL_Delay(150);
}
 800029e:	46c0      	nop			; (mov r8, r8)
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	48000800 	.word	0x48000800

080002a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002ac:	f000 fa5c 	bl	8000768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002b0:	f000 f80d 	bl	80002ce <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b4:	f000 f8d8 	bl	8000468 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002b8:	f000 f8a6 	bl	8000408 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80002bc:	f000 f864 	bl	8000388 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  programInit();
 80002c0:	f7ff ffc6 	bl	8000250 <programInit>
  ssd1306_Init();
 80002c4:	f002 fb00 	bl	80028c8 <ssd1306_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  loop();
 80002c8:	f7ff ffce 	bl	8000268 <loop>
 80002cc:	e7fc      	b.n	80002c8 <main+0x20>

080002ce <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ce:	b590      	push	{r4, r7, lr}
 80002d0:	b099      	sub	sp, #100	; 0x64
 80002d2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d4:	242c      	movs	r4, #44	; 0x2c
 80002d6:	193b      	adds	r3, r7, r4
 80002d8:	0018      	movs	r0, r3
 80002da:	2334      	movs	r3, #52	; 0x34
 80002dc:	001a      	movs	r2, r3
 80002de:	2100      	movs	r1, #0
 80002e0:	f002 fd5a 	bl	8002d98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e4:	231c      	movs	r3, #28
 80002e6:	18fb      	adds	r3, r7, r3
 80002e8:	0018      	movs	r0, r3
 80002ea:	2310      	movs	r3, #16
 80002ec:	001a      	movs	r2, r3
 80002ee:	2100      	movs	r1, #0
 80002f0:	f002 fd52 	bl	8002d98 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f4:	003b      	movs	r3, r7
 80002f6:	0018      	movs	r0, r3
 80002f8:	231c      	movs	r3, #28
 80002fa:	001a      	movs	r2, r3
 80002fc:	2100      	movs	r1, #0
 80002fe:	f002 fd4b 	bl	8002d98 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000302:	0021      	movs	r1, r4
 8000304:	187b      	adds	r3, r7, r1
 8000306:	2222      	movs	r2, #34	; 0x22
 8000308:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030a:	187b      	adds	r3, r7, r1
 800030c:	2201      	movs	r2, #1
 800030e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000310:	187b      	adds	r3, r7, r1
 8000312:	2201      	movs	r2, #1
 8000314:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000316:	187b      	adds	r3, r7, r1
 8000318:	2210      	movs	r2, #16
 800031a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800031c:	187b      	adds	r3, r7, r1
 800031e:	2200      	movs	r2, #0
 8000320:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000322:	187b      	adds	r3, r7, r1
 8000324:	0018      	movs	r0, r3
 8000326:	f001 f943 	bl	80015b0 <HAL_RCC_OscConfig>
 800032a:	1e03      	subs	r3, r0, #0
 800032c:	d001      	beq.n	8000332 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800032e:	f000 f913 	bl	8000558 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000332:	211c      	movs	r1, #28
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2207      	movs	r2, #7
 8000338:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 800033a:	187b      	adds	r3, r7, r1
 800033c:	2203      	movs	r2, #3
 800033e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000340:	187b      	adds	r3, r7, r1
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000346:	187b      	adds	r3, r7, r1
 8000348:	2200      	movs	r2, #0
 800034a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800034c:	187b      	adds	r3, r7, r1
 800034e:	2101      	movs	r1, #1
 8000350:	0018      	movs	r0, r3
 8000352:	f001 fcb3 	bl	8001cbc <HAL_RCC_ClockConfig>
 8000356:	1e03      	subs	r3, r0, #0
 8000358:	d001      	beq.n	800035e <SystemClock_Config+0x90>
  {
    Error_Handler();
 800035a:	f000 f8fd 	bl	8000558 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 800035e:	003b      	movs	r3, r7
 8000360:	2222      	movs	r2, #34	; 0x22
 8000362:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000364:	003b      	movs	r3, r7
 8000366:	2200      	movs	r2, #0
 8000368:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800036a:	003b      	movs	r3, r7
 800036c:	2200      	movs	r2, #0
 800036e:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000370:	003b      	movs	r3, r7
 8000372:	0018      	movs	r0, r3
 8000374:	f001 fe1a 	bl	8001fac <HAL_RCCEx_PeriphCLKConfig>
 8000378:	1e03      	subs	r3, r0, #0
 800037a:	d001      	beq.n	8000380 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800037c:	f000 f8ec 	bl	8000558 <Error_Handler>
  }
}
 8000380:	46c0      	nop			; (mov r8, r8)
 8000382:	46bd      	mov	sp, r7
 8000384:	b019      	add	sp, #100	; 0x64
 8000386:	bd90      	pop	{r4, r7, pc}

08000388 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800038c:	4b1b      	ldr	r3, [pc, #108]	; (80003fc <MX_I2C1_Init+0x74>)
 800038e:	4a1c      	ldr	r2, [pc, #112]	; (8000400 <MX_I2C1_Init+0x78>)
 8000390:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000392:	4b1a      	ldr	r3, [pc, #104]	; (80003fc <MX_I2C1_Init+0x74>)
 8000394:	4a1b      	ldr	r2, [pc, #108]	; (8000404 <MX_I2C1_Init+0x7c>)
 8000396:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000398:	4b18      	ldr	r3, [pc, #96]	; (80003fc <MX_I2C1_Init+0x74>)
 800039a:	2200      	movs	r2, #0
 800039c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800039e:	4b17      	ldr	r3, [pc, #92]	; (80003fc <MX_I2C1_Init+0x74>)
 80003a0:	2201      	movs	r2, #1
 80003a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003a4:	4b15      	ldr	r3, [pc, #84]	; (80003fc <MX_I2C1_Init+0x74>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80003aa:	4b14      	ldr	r3, [pc, #80]	; (80003fc <MX_I2C1_Init+0x74>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003b0:	4b12      	ldr	r3, [pc, #72]	; (80003fc <MX_I2C1_Init+0x74>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003b6:	4b11      	ldr	r3, [pc, #68]	; (80003fc <MX_I2C1_Init+0x74>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <MX_I2C1_Init+0x74>)
 80003be:	2200      	movs	r2, #0
 80003c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003c2:	4b0e      	ldr	r3, [pc, #56]	; (80003fc <MX_I2C1_Init+0x74>)
 80003c4:	0018      	movs	r0, r3
 80003c6:	f000 fcbb 	bl	8000d40 <HAL_I2C_Init>
 80003ca:	1e03      	subs	r3, r0, #0
 80003cc:	d001      	beq.n	80003d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003ce:	f000 f8c3 	bl	8000558 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003d2:	4b0a      	ldr	r3, [pc, #40]	; (80003fc <MX_I2C1_Init+0x74>)
 80003d4:	2100      	movs	r1, #0
 80003d6:	0018      	movs	r0, r3
 80003d8:	f001 f852 	bl	8001480 <HAL_I2CEx_ConfigAnalogFilter>
 80003dc:	1e03      	subs	r3, r0, #0
 80003de:	d001      	beq.n	80003e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80003e0:	f000 f8ba 	bl	8000558 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003e4:	4b05      	ldr	r3, [pc, #20]	; (80003fc <MX_I2C1_Init+0x74>)
 80003e6:	2100      	movs	r1, #0
 80003e8:	0018      	movs	r0, r3
 80003ea:	f001 f895 	bl	8001518 <HAL_I2CEx_ConfigDigitalFilter>
 80003ee:	1e03      	subs	r3, r0, #0
 80003f0:	d001      	beq.n	80003f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80003f2:	f000 f8b1 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	20000430 	.word	0x20000430
 8000400:	40005400 	.word	0x40005400
 8000404:	2000090e 	.word	0x2000090e

08000408 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800040c:	4b14      	ldr	r3, [pc, #80]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800040e:	4a15      	ldr	r2, [pc, #84]	; (8000464 <MX_USART2_UART_Init+0x5c>)
 8000410:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000412:	4b13      	ldr	r3, [pc, #76]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000414:	2296      	movs	r2, #150	; 0x96
 8000416:	0212      	lsls	r2, r2, #8
 8000418:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800041a:	4b11      	ldr	r3, [pc, #68]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000420:	4b0f      	ldr	r3, [pc, #60]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000422:	2200      	movs	r2, #0
 8000424:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000426:	4b0e      	ldr	r3, [pc, #56]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000428:	2200      	movs	r2, #0
 800042a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800042c:	4b0c      	ldr	r3, [pc, #48]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800042e:	220c      	movs	r2, #12
 8000430:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000432:	4b0b      	ldr	r3, [pc, #44]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000434:	2200      	movs	r2, #0
 8000436:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000438:	4b09      	ldr	r3, [pc, #36]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800043a:	2200      	movs	r2, #0
 800043c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800043e:	4b08      	ldr	r3, [pc, #32]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000440:	2200      	movs	r2, #0
 8000442:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000444:	4b06      	ldr	r3, [pc, #24]	; (8000460 <MX_USART2_UART_Init+0x58>)
 8000446:	2200      	movs	r2, #0
 8000448:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800044a:	4b05      	ldr	r3, [pc, #20]	; (8000460 <MX_USART2_UART_Init+0x58>)
 800044c:	0018      	movs	r0, r3
 800044e:	f001 fead 	bl	80021ac <HAL_UART_Init>
 8000452:	1e03      	subs	r3, r0, #0
 8000454:	d001      	beq.n	800045a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000456:	f000 f87f 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800045a:	46c0      	nop			; (mov r8, r8)
 800045c:	46bd      	mov	sp, r7
 800045e:	bd80      	pop	{r7, pc}
 8000460:	2000047c 	.word	0x2000047c
 8000464:	40004400 	.word	0x40004400

08000468 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000468:	b590      	push	{r4, r7, lr}
 800046a:	b08b      	sub	sp, #44	; 0x2c
 800046c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800046e:	2414      	movs	r4, #20
 8000470:	193b      	adds	r3, r7, r4
 8000472:	0018      	movs	r0, r3
 8000474:	2314      	movs	r3, #20
 8000476:	001a      	movs	r2, r3
 8000478:	2100      	movs	r1, #0
 800047a:	f002 fc8d 	bl	8002d98 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800047e:	4b33      	ldr	r3, [pc, #204]	; (800054c <MX_GPIO_Init+0xe4>)
 8000480:	695a      	ldr	r2, [r3, #20]
 8000482:	4b32      	ldr	r3, [pc, #200]	; (800054c <MX_GPIO_Init+0xe4>)
 8000484:	2180      	movs	r1, #128	; 0x80
 8000486:	0309      	lsls	r1, r1, #12
 8000488:	430a      	orrs	r2, r1
 800048a:	615a      	str	r2, [r3, #20]
 800048c:	4b2f      	ldr	r3, [pc, #188]	; (800054c <MX_GPIO_Init+0xe4>)
 800048e:	695a      	ldr	r2, [r3, #20]
 8000490:	2380      	movs	r3, #128	; 0x80
 8000492:	031b      	lsls	r3, r3, #12
 8000494:	4013      	ands	r3, r2
 8000496:	613b      	str	r3, [r7, #16]
 8000498:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800049a:	4b2c      	ldr	r3, [pc, #176]	; (800054c <MX_GPIO_Init+0xe4>)
 800049c:	695a      	ldr	r2, [r3, #20]
 800049e:	4b2b      	ldr	r3, [pc, #172]	; (800054c <MX_GPIO_Init+0xe4>)
 80004a0:	2180      	movs	r1, #128	; 0x80
 80004a2:	03c9      	lsls	r1, r1, #15
 80004a4:	430a      	orrs	r2, r1
 80004a6:	615a      	str	r2, [r3, #20]
 80004a8:	4b28      	ldr	r3, [pc, #160]	; (800054c <MX_GPIO_Init+0xe4>)
 80004aa:	695a      	ldr	r2, [r3, #20]
 80004ac:	2380      	movs	r3, #128	; 0x80
 80004ae:	03db      	lsls	r3, r3, #15
 80004b0:	4013      	ands	r3, r2
 80004b2:	60fb      	str	r3, [r7, #12]
 80004b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b6:	4b25      	ldr	r3, [pc, #148]	; (800054c <MX_GPIO_Init+0xe4>)
 80004b8:	695a      	ldr	r2, [r3, #20]
 80004ba:	4b24      	ldr	r3, [pc, #144]	; (800054c <MX_GPIO_Init+0xe4>)
 80004bc:	2180      	movs	r1, #128	; 0x80
 80004be:	0289      	lsls	r1, r1, #10
 80004c0:	430a      	orrs	r2, r1
 80004c2:	615a      	str	r2, [r3, #20]
 80004c4:	4b21      	ldr	r3, [pc, #132]	; (800054c <MX_GPIO_Init+0xe4>)
 80004c6:	695a      	ldr	r2, [r3, #20]
 80004c8:	2380      	movs	r3, #128	; 0x80
 80004ca:	029b      	lsls	r3, r3, #10
 80004cc:	4013      	ands	r3, r2
 80004ce:	60bb      	str	r3, [r7, #8]
 80004d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d2:	4b1e      	ldr	r3, [pc, #120]	; (800054c <MX_GPIO_Init+0xe4>)
 80004d4:	695a      	ldr	r2, [r3, #20]
 80004d6:	4b1d      	ldr	r3, [pc, #116]	; (800054c <MX_GPIO_Init+0xe4>)
 80004d8:	2180      	movs	r1, #128	; 0x80
 80004da:	02c9      	lsls	r1, r1, #11
 80004dc:	430a      	orrs	r2, r1
 80004de:	615a      	str	r2, [r3, #20]
 80004e0:	4b1a      	ldr	r3, [pc, #104]	; (800054c <MX_GPIO_Init+0xe4>)
 80004e2:	695a      	ldr	r2, [r3, #20]
 80004e4:	2380      	movs	r3, #128	; 0x80
 80004e6:	02db      	lsls	r3, r3, #11
 80004e8:	4013      	ands	r3, r2
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004ee:	2390      	movs	r3, #144	; 0x90
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	2200      	movs	r2, #0
 80004f4:	2120      	movs	r1, #32
 80004f6:	0018      	movs	r0, r3
 80004f8:	f000 fc05 	bl	8000d06 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80004fc:	193b      	adds	r3, r7, r4
 80004fe:	2280      	movs	r2, #128	; 0x80
 8000500:	0192      	lsls	r2, r2, #6
 8000502:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000504:	193b      	adds	r3, r7, r4
 8000506:	4a12      	ldr	r2, [pc, #72]	; (8000550 <MX_GPIO_Init+0xe8>)
 8000508:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050a:	193b      	adds	r3, r7, r4
 800050c:	2200      	movs	r2, #0
 800050e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8000510:	193b      	adds	r3, r7, r4
 8000512:	4a10      	ldr	r2, [pc, #64]	; (8000554 <MX_GPIO_Init+0xec>)
 8000514:	0019      	movs	r1, r3
 8000516:	0010      	movs	r0, r2
 8000518:	f000 fa60 	bl	80009dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800051c:	0021      	movs	r1, r4
 800051e:	187b      	adds	r3, r7, r1
 8000520:	2220      	movs	r2, #32
 8000522:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2201      	movs	r2, #1
 8000528:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2200      	movs	r2, #0
 800052e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2200      	movs	r2, #0
 8000534:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000536:	187a      	adds	r2, r7, r1
 8000538:	2390      	movs	r3, #144	; 0x90
 800053a:	05db      	lsls	r3, r3, #23
 800053c:	0011      	movs	r1, r2
 800053e:	0018      	movs	r0, r3
 8000540:	f000 fa4c 	bl	80009dc <HAL_GPIO_Init>

}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b00b      	add	sp, #44	; 0x2c
 800054a:	bd90      	pop	{r4, r7, pc}
 800054c:	40021000 	.word	0x40021000
 8000550:	10210000 	.word	0x10210000
 8000554:	48000800 	.word	0x48000800

08000558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800055c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800055e:	e7fe      	b.n	800055e <Error_Handler+0x6>

08000560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000566:	4b0f      	ldr	r3, [pc, #60]	; (80005a4 <HAL_MspInit+0x44>)
 8000568:	699a      	ldr	r2, [r3, #24]
 800056a:	4b0e      	ldr	r3, [pc, #56]	; (80005a4 <HAL_MspInit+0x44>)
 800056c:	2101      	movs	r1, #1
 800056e:	430a      	orrs	r2, r1
 8000570:	619a      	str	r2, [r3, #24]
 8000572:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <HAL_MspInit+0x44>)
 8000574:	699b      	ldr	r3, [r3, #24]
 8000576:	2201      	movs	r2, #1
 8000578:	4013      	ands	r3, r2
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800057e:	4b09      	ldr	r3, [pc, #36]	; (80005a4 <HAL_MspInit+0x44>)
 8000580:	69da      	ldr	r2, [r3, #28]
 8000582:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <HAL_MspInit+0x44>)
 8000584:	2180      	movs	r1, #128	; 0x80
 8000586:	0549      	lsls	r1, r1, #21
 8000588:	430a      	orrs	r2, r1
 800058a:	61da      	str	r2, [r3, #28]
 800058c:	4b05      	ldr	r3, [pc, #20]	; (80005a4 <HAL_MspInit+0x44>)
 800058e:	69da      	ldr	r2, [r3, #28]
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	055b      	lsls	r3, r3, #21
 8000594:	4013      	ands	r3, r2
 8000596:	603b      	str	r3, [r7, #0]
 8000598:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	b002      	add	sp, #8
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	40021000 	.word	0x40021000

080005a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08a      	sub	sp, #40	; 0x28
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b0:	2314      	movs	r3, #20
 80005b2:	18fb      	adds	r3, r7, r3
 80005b4:	0018      	movs	r0, r3
 80005b6:	2314      	movs	r3, #20
 80005b8:	001a      	movs	r2, r3
 80005ba:	2100      	movs	r1, #0
 80005bc:	f002 fbec 	bl	8002d98 <memset>
  if(hi2c->Instance==I2C1)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a1c      	ldr	r2, [pc, #112]	; (8000638 <HAL_I2C_MspInit+0x90>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d132      	bne.n	8000630 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ca:	4b1c      	ldr	r3, [pc, #112]	; (800063c <HAL_I2C_MspInit+0x94>)
 80005cc:	695a      	ldr	r2, [r3, #20]
 80005ce:	4b1b      	ldr	r3, [pc, #108]	; (800063c <HAL_I2C_MspInit+0x94>)
 80005d0:	2180      	movs	r1, #128	; 0x80
 80005d2:	02c9      	lsls	r1, r1, #11
 80005d4:	430a      	orrs	r2, r1
 80005d6:	615a      	str	r2, [r3, #20]
 80005d8:	4b18      	ldr	r3, [pc, #96]	; (800063c <HAL_I2C_MspInit+0x94>)
 80005da:	695a      	ldr	r2, [r3, #20]
 80005dc:	2380      	movs	r3, #128	; 0x80
 80005de:	02db      	lsls	r3, r3, #11
 80005e0:	4013      	ands	r3, r2
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80005e6:	2114      	movs	r1, #20
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	22c0      	movs	r2, #192	; 0xc0
 80005ec:	0092      	lsls	r2, r2, #2
 80005ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2212      	movs	r2, #18
 80005f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2201      	movs	r2, #1
 80005fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	2203      	movs	r2, #3
 8000600:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000602:	187b      	adds	r3, r7, r1
 8000604:	2201      	movs	r2, #1
 8000606:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000608:	187b      	adds	r3, r7, r1
 800060a:	4a0d      	ldr	r2, [pc, #52]	; (8000640 <HAL_I2C_MspInit+0x98>)
 800060c:	0019      	movs	r1, r3
 800060e:	0010      	movs	r0, r2
 8000610:	f000 f9e4 	bl	80009dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <HAL_I2C_MspInit+0x94>)
 8000616:	69da      	ldr	r2, [r3, #28]
 8000618:	4b08      	ldr	r3, [pc, #32]	; (800063c <HAL_I2C_MspInit+0x94>)
 800061a:	2180      	movs	r1, #128	; 0x80
 800061c:	0389      	lsls	r1, r1, #14
 800061e:	430a      	orrs	r2, r1
 8000620:	61da      	str	r2, [r3, #28]
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <HAL_I2C_MspInit+0x94>)
 8000624:	69da      	ldr	r2, [r3, #28]
 8000626:	2380      	movs	r3, #128	; 0x80
 8000628:	039b      	lsls	r3, r3, #14
 800062a:	4013      	ands	r3, r2
 800062c:	60fb      	str	r3, [r7, #12]
 800062e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000630:	46c0      	nop			; (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	b00a      	add	sp, #40	; 0x28
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40005400 	.word	0x40005400
 800063c:	40021000 	.word	0x40021000
 8000640:	48000400 	.word	0x48000400

08000644 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08a      	sub	sp, #40	; 0x28
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064c:	2314      	movs	r3, #20
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	0018      	movs	r0, r3
 8000652:	2314      	movs	r3, #20
 8000654:	001a      	movs	r2, r3
 8000656:	2100      	movs	r1, #0
 8000658:	f002 fb9e 	bl	8002d98 <memset>
  if(huart->Instance==USART2)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a1c      	ldr	r2, [pc, #112]	; (80006d4 <HAL_UART_MspInit+0x90>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d132      	bne.n	80006cc <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000666:	4b1c      	ldr	r3, [pc, #112]	; (80006d8 <HAL_UART_MspInit+0x94>)
 8000668:	69da      	ldr	r2, [r3, #28]
 800066a:	4b1b      	ldr	r3, [pc, #108]	; (80006d8 <HAL_UART_MspInit+0x94>)
 800066c:	2180      	movs	r1, #128	; 0x80
 800066e:	0289      	lsls	r1, r1, #10
 8000670:	430a      	orrs	r2, r1
 8000672:	61da      	str	r2, [r3, #28]
 8000674:	4b18      	ldr	r3, [pc, #96]	; (80006d8 <HAL_UART_MspInit+0x94>)
 8000676:	69da      	ldr	r2, [r3, #28]
 8000678:	2380      	movs	r3, #128	; 0x80
 800067a:	029b      	lsls	r3, r3, #10
 800067c:	4013      	ands	r3, r2
 800067e:	613b      	str	r3, [r7, #16]
 8000680:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000682:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <HAL_UART_MspInit+0x94>)
 8000684:	695a      	ldr	r2, [r3, #20]
 8000686:	4b14      	ldr	r3, [pc, #80]	; (80006d8 <HAL_UART_MspInit+0x94>)
 8000688:	2180      	movs	r1, #128	; 0x80
 800068a:	0289      	lsls	r1, r1, #10
 800068c:	430a      	orrs	r2, r1
 800068e:	615a      	str	r2, [r3, #20]
 8000690:	4b11      	ldr	r3, [pc, #68]	; (80006d8 <HAL_UART_MspInit+0x94>)
 8000692:	695a      	ldr	r2, [r3, #20]
 8000694:	2380      	movs	r3, #128	; 0x80
 8000696:	029b      	lsls	r3, r3, #10
 8000698:	4013      	ands	r3, r2
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800069e:	2114      	movs	r1, #20
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	220c      	movs	r2, #12
 80006a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2202      	movs	r2, #2
 80006aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2200      	movs	r2, #0
 80006b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80006b8:	187b      	adds	r3, r7, r1
 80006ba:	2201      	movs	r2, #1
 80006bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006be:	187a      	adds	r2, r7, r1
 80006c0:	2390      	movs	r3, #144	; 0x90
 80006c2:	05db      	lsls	r3, r3, #23
 80006c4:	0011      	movs	r1, r2
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 f988 	bl	80009dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006cc:	46c0      	nop			; (mov r8, r8)
 80006ce:	46bd      	mov	sp, r7
 80006d0:	b00a      	add	sp, #40	; 0x28
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40004400 	.word	0x40004400
 80006d8:	40021000 	.word	0x40021000

080006dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006e0:	e7fe      	b.n	80006e0 <NMI_Handler+0x4>

080006e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e6:	e7fe      	b.n	80006e6 <HardFault_Handler+0x4>

080006e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000700:	f000 f87a 	bl	80007f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000704:	46c0      	nop			; (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}

0800070a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800070e:	46c0      	nop			; (mov r8, r8)
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000714:	480d      	ldr	r0, [pc, #52]	; (800074c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000716:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000718:	480d      	ldr	r0, [pc, #52]	; (8000750 <LoopForever+0x6>)
  ldr r1, =_edata
 800071a:	490e      	ldr	r1, [pc, #56]	; (8000754 <LoopForever+0xa>)
  ldr r2, =_sidata
 800071c:	4a0e      	ldr	r2, [pc, #56]	; (8000758 <LoopForever+0xe>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000720:	e002      	b.n	8000728 <LoopCopyDataInit>

08000722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000726:	3304      	adds	r3, #4

08000728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800072c:	d3f9      	bcc.n	8000722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800072e:	4a0b      	ldr	r2, [pc, #44]	; (800075c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000730:	4c0b      	ldr	r4, [pc, #44]	; (8000760 <LoopForever+0x16>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000734:	e001      	b.n	800073a <LoopFillZerobss>

08000736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000738:	3204      	adds	r2, #4

0800073a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800073c:	d3fb      	bcc.n	8000736 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800073e:	f7ff ffe4 	bl	800070a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000742:	f002 fb05 	bl	8002d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000746:	f7ff fdaf 	bl	80002a8 <main>

0800074a <LoopForever>:

LoopForever:
    b LoopForever
 800074a:	e7fe      	b.n	800074a <LoopForever>
  ldr   r0, =_estack
 800074c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000754:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000758:	08002e10 	.word	0x08002e10
  ldr r2, =_sbss
 800075c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000760:	20000504 	.word	0x20000504

08000764 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000764:	e7fe      	b.n	8000764 <ADC1_COMP_IRQHandler>
	...

08000768 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800076c:	4b07      	ldr	r3, [pc, #28]	; (800078c <HAL_Init+0x24>)
 800076e:	681a      	ldr	r2, [r3, #0]
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <HAL_Init+0x24>)
 8000772:	2110      	movs	r1, #16
 8000774:	430a      	orrs	r2, r1
 8000776:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000778:	2000      	movs	r0, #0
 800077a:	f000 f809 	bl	8000790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800077e:	f7ff feef 	bl	8000560 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000782:	2300      	movs	r3, #0
}
 8000784:	0018      	movs	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	40022000 	.word	0x40022000

08000790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000790:	b590      	push	{r4, r7, lr}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000798:	4b14      	ldr	r3, [pc, #80]	; (80007ec <HAL_InitTick+0x5c>)
 800079a:	681c      	ldr	r4, [r3, #0]
 800079c:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <HAL_InitTick+0x60>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	0019      	movs	r1, r3
 80007a2:	23fa      	movs	r3, #250	; 0xfa
 80007a4:	0098      	lsls	r0, r3, #2
 80007a6:	f7ff fcaf 	bl	8000108 <__udivsi3>
 80007aa:	0003      	movs	r3, r0
 80007ac:	0019      	movs	r1, r3
 80007ae:	0020      	movs	r0, r4
 80007b0:	f7ff fcaa 	bl	8000108 <__udivsi3>
 80007b4:	0003      	movs	r3, r0
 80007b6:	0018      	movs	r0, r3
 80007b8:	f000 f903 	bl	80009c2 <HAL_SYSTICK_Config>
 80007bc:	1e03      	subs	r3, r0, #0
 80007be:	d001      	beq.n	80007c4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007c0:	2301      	movs	r3, #1
 80007c2:	e00f      	b.n	80007e4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b03      	cmp	r3, #3
 80007c8:	d80b      	bhi.n	80007e2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ca:	6879      	ldr	r1, [r7, #4]
 80007cc:	2301      	movs	r3, #1
 80007ce:	425b      	negs	r3, r3
 80007d0:	2200      	movs	r2, #0
 80007d2:	0018      	movs	r0, r3
 80007d4:	f000 f8e0 	bl	8000998 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <HAL_InitTick+0x64>)
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007de:	2300      	movs	r3, #0
 80007e0:	e000      	b.n	80007e4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007e2:	2301      	movs	r3, #1
}
 80007e4:	0018      	movs	r0, r3
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b003      	add	sp, #12
 80007ea:	bd90      	pop	{r4, r7, pc}
 80007ec:	20000000 	.word	0x20000000
 80007f0:	20000008 	.word	0x20000008
 80007f4:	20000004 	.word	0x20000004

080007f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007fc:	4b05      	ldr	r3, [pc, #20]	; (8000814 <HAL_IncTick+0x1c>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	001a      	movs	r2, r3
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <HAL_IncTick+0x20>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	18d2      	adds	r2, r2, r3
 8000808:	4b03      	ldr	r3, [pc, #12]	; (8000818 <HAL_IncTick+0x20>)
 800080a:	601a      	str	r2, [r3, #0]
}
 800080c:	46c0      	nop			; (mov r8, r8)
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	20000008 	.word	0x20000008
 8000818:	20000500 	.word	0x20000500

0800081c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  return uwTick;
 8000820:	4b02      	ldr	r3, [pc, #8]	; (800082c <HAL_GetTick+0x10>)
 8000822:	681b      	ldr	r3, [r3, #0]
}
 8000824:	0018      	movs	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	20000500 	.word	0x20000500

08000830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000838:	f7ff fff0 	bl	800081c <HAL_GetTick>
 800083c:	0003      	movs	r3, r0
 800083e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	3301      	adds	r3, #1
 8000848:	d005      	beq.n	8000856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800084a:	4b09      	ldr	r3, [pc, #36]	; (8000870 <HAL_Delay+0x40>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	001a      	movs	r2, r3
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	189b      	adds	r3, r3, r2
 8000854:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	f7ff ffe0 	bl	800081c <HAL_GetTick>
 800085c:	0002      	movs	r2, r0
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	1ad3      	subs	r3, r2, r3
 8000862:	68fa      	ldr	r2, [r7, #12]
 8000864:	429a      	cmp	r2, r3
 8000866:	d8f7      	bhi.n	8000858 <HAL_Delay+0x28>
  {
  }
}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	b004      	add	sp, #16
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000008 	.word	0x20000008

08000874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	0002      	movs	r2, r0
 800087c:	6039      	str	r1, [r7, #0]
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000882:	1dfb      	adds	r3, r7, #7
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2b7f      	cmp	r3, #127	; 0x7f
 8000888:	d828      	bhi.n	80008dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800088a:	4a2f      	ldr	r2, [pc, #188]	; (8000948 <__NVIC_SetPriority+0xd4>)
 800088c:	1dfb      	adds	r3, r7, #7
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	b25b      	sxtb	r3, r3
 8000892:	089b      	lsrs	r3, r3, #2
 8000894:	33c0      	adds	r3, #192	; 0xc0
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	589b      	ldr	r3, [r3, r2]
 800089a:	1dfa      	adds	r2, r7, #7
 800089c:	7812      	ldrb	r2, [r2, #0]
 800089e:	0011      	movs	r1, r2
 80008a0:	2203      	movs	r2, #3
 80008a2:	400a      	ands	r2, r1
 80008a4:	00d2      	lsls	r2, r2, #3
 80008a6:	21ff      	movs	r1, #255	; 0xff
 80008a8:	4091      	lsls	r1, r2
 80008aa:	000a      	movs	r2, r1
 80008ac:	43d2      	mvns	r2, r2
 80008ae:	401a      	ands	r2, r3
 80008b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	019b      	lsls	r3, r3, #6
 80008b6:	22ff      	movs	r2, #255	; 0xff
 80008b8:	401a      	ands	r2, r3
 80008ba:	1dfb      	adds	r3, r7, #7
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	0018      	movs	r0, r3
 80008c0:	2303      	movs	r3, #3
 80008c2:	4003      	ands	r3, r0
 80008c4:	00db      	lsls	r3, r3, #3
 80008c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c8:	481f      	ldr	r0, [pc, #124]	; (8000948 <__NVIC_SetPriority+0xd4>)
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	b25b      	sxtb	r3, r3
 80008d0:	089b      	lsrs	r3, r3, #2
 80008d2:	430a      	orrs	r2, r1
 80008d4:	33c0      	adds	r3, #192	; 0xc0
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008da:	e031      	b.n	8000940 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008dc:	4a1b      	ldr	r2, [pc, #108]	; (800094c <__NVIC_SetPriority+0xd8>)
 80008de:	1dfb      	adds	r3, r7, #7
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	0019      	movs	r1, r3
 80008e4:	230f      	movs	r3, #15
 80008e6:	400b      	ands	r3, r1
 80008e8:	3b08      	subs	r3, #8
 80008ea:	089b      	lsrs	r3, r3, #2
 80008ec:	3306      	adds	r3, #6
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	18d3      	adds	r3, r2, r3
 80008f2:	3304      	adds	r3, #4
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	1dfa      	adds	r2, r7, #7
 80008f8:	7812      	ldrb	r2, [r2, #0]
 80008fa:	0011      	movs	r1, r2
 80008fc:	2203      	movs	r2, #3
 80008fe:	400a      	ands	r2, r1
 8000900:	00d2      	lsls	r2, r2, #3
 8000902:	21ff      	movs	r1, #255	; 0xff
 8000904:	4091      	lsls	r1, r2
 8000906:	000a      	movs	r2, r1
 8000908:	43d2      	mvns	r2, r2
 800090a:	401a      	ands	r2, r3
 800090c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	019b      	lsls	r3, r3, #6
 8000912:	22ff      	movs	r2, #255	; 0xff
 8000914:	401a      	ands	r2, r3
 8000916:	1dfb      	adds	r3, r7, #7
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	0018      	movs	r0, r3
 800091c:	2303      	movs	r3, #3
 800091e:	4003      	ands	r3, r0
 8000920:	00db      	lsls	r3, r3, #3
 8000922:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000924:	4809      	ldr	r0, [pc, #36]	; (800094c <__NVIC_SetPriority+0xd8>)
 8000926:	1dfb      	adds	r3, r7, #7
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	001c      	movs	r4, r3
 800092c:	230f      	movs	r3, #15
 800092e:	4023      	ands	r3, r4
 8000930:	3b08      	subs	r3, #8
 8000932:	089b      	lsrs	r3, r3, #2
 8000934:	430a      	orrs	r2, r1
 8000936:	3306      	adds	r3, #6
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	18c3      	adds	r3, r0, r3
 800093c:	3304      	adds	r3, #4
 800093e:	601a      	str	r2, [r3, #0]
}
 8000940:	46c0      	nop			; (mov r8, r8)
 8000942:	46bd      	mov	sp, r7
 8000944:	b003      	add	sp, #12
 8000946:	bd90      	pop	{r4, r7, pc}
 8000948:	e000e100 	.word	0xe000e100
 800094c:	e000ed00 	.word	0xe000ed00

08000950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b082      	sub	sp, #8
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	3b01      	subs	r3, #1
 800095c:	4a0c      	ldr	r2, [pc, #48]	; (8000990 <SysTick_Config+0x40>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d901      	bls.n	8000966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000962:	2301      	movs	r3, #1
 8000964:	e010      	b.n	8000988 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <SysTick_Config+0x44>)
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	3a01      	subs	r2, #1
 800096c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800096e:	2301      	movs	r3, #1
 8000970:	425b      	negs	r3, r3
 8000972:	2103      	movs	r1, #3
 8000974:	0018      	movs	r0, r3
 8000976:	f7ff ff7d 	bl	8000874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800097a:	4b06      	ldr	r3, [pc, #24]	; (8000994 <SysTick_Config+0x44>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000980:	4b04      	ldr	r3, [pc, #16]	; (8000994 <SysTick_Config+0x44>)
 8000982:	2207      	movs	r2, #7
 8000984:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000986:	2300      	movs	r3, #0
}
 8000988:	0018      	movs	r0, r3
 800098a:	46bd      	mov	sp, r7
 800098c:	b002      	add	sp, #8
 800098e:	bd80      	pop	{r7, pc}
 8000990:	00ffffff 	.word	0x00ffffff
 8000994:	e000e010 	.word	0xe000e010

08000998 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	60b9      	str	r1, [r7, #8]
 80009a0:	607a      	str	r2, [r7, #4]
 80009a2:	210f      	movs	r1, #15
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	1c02      	adds	r2, r0, #0
 80009a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009aa:	68ba      	ldr	r2, [r7, #8]
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	b25b      	sxtb	r3, r3
 80009b2:	0011      	movs	r1, r2
 80009b4:	0018      	movs	r0, r3
 80009b6:	f7ff ff5d 	bl	8000874 <__NVIC_SetPriority>
}
 80009ba:	46c0      	nop			; (mov r8, r8)
 80009bc:	46bd      	mov	sp, r7
 80009be:	b004      	add	sp, #16
 80009c0:	bd80      	pop	{r7, pc}

080009c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b082      	sub	sp, #8
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	0018      	movs	r0, r3
 80009ce:	f7ff ffbf 	bl	8000950 <SysTick_Config>
 80009d2:	0003      	movs	r3, r0
}
 80009d4:	0018      	movs	r0, r3
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b002      	add	sp, #8
 80009da:	bd80      	pop	{r7, pc}

080009dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009e6:	2300      	movs	r3, #0
 80009e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ea:	e155      	b.n	8000c98 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2101      	movs	r1, #1
 80009f2:	697a      	ldr	r2, [r7, #20]
 80009f4:	4091      	lsls	r1, r2
 80009f6:	000a      	movs	r2, r1
 80009f8:	4013      	ands	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d100      	bne.n	8000a04 <HAL_GPIO_Init+0x28>
 8000a02:	e146      	b.n	8000c92 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d00b      	beq.n	8000a24 <HAL_GPIO_Init+0x48>
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d007      	beq.n	8000a24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a18:	2b11      	cmp	r3, #17
 8000a1a:	d003      	beq.n	8000a24 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	2b12      	cmp	r3, #18
 8000a22:	d130      	bne.n	8000a86 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	2203      	movs	r2, #3
 8000a30:	409a      	lsls	r2, r3
 8000a32:	0013      	movs	r3, r2
 8000a34:	43da      	mvns	r2, r3
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	68da      	ldr	r2, [r3, #12]
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	409a      	lsls	r2, r3
 8000a46:	0013      	movs	r3, r2
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	409a      	lsls	r2, r3
 8000a60:	0013      	movs	r3, r2
 8000a62:	43da      	mvns	r2, r3
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	4013      	ands	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	091b      	lsrs	r3, r3, #4
 8000a70:	2201      	movs	r2, #1
 8000a72:	401a      	ands	r2, r3
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	409a      	lsls	r2, r3
 8000a78:	0013      	movs	r3, r2
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	68db      	ldr	r3, [r3, #12]
 8000a8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	2203      	movs	r2, #3
 8000a92:	409a      	lsls	r2, r3
 8000a94:	0013      	movs	r3, r2
 8000a96:	43da      	mvns	r2, r3
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	689a      	ldr	r2, [r3, #8]
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	409a      	lsls	r2, r3
 8000aa8:	0013      	movs	r3, r2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	2b02      	cmp	r3, #2
 8000abc:	d003      	beq.n	8000ac6 <HAL_GPIO_Init+0xea>
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	2b12      	cmp	r3, #18
 8000ac4:	d123      	bne.n	8000b0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	08da      	lsrs	r2, r3, #3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	3208      	adds	r2, #8
 8000ace:	0092      	lsls	r2, r2, #2
 8000ad0:	58d3      	ldr	r3, [r2, r3]
 8000ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	2207      	movs	r2, #7
 8000ad8:	4013      	ands	r3, r2
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	220f      	movs	r2, #15
 8000ade:	409a      	lsls	r2, r3
 8000ae0:	0013      	movs	r3, r2
 8000ae2:	43da      	mvns	r2, r3
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	691a      	ldr	r2, [r3, #16]
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	2107      	movs	r1, #7
 8000af2:	400b      	ands	r3, r1
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	409a      	lsls	r2, r3
 8000af8:	0013      	movs	r3, r2
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	08da      	lsrs	r2, r3, #3
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	3208      	adds	r2, #8
 8000b08:	0092      	lsls	r2, r2, #2
 8000b0a:	6939      	ldr	r1, [r7, #16]
 8000b0c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	2203      	movs	r2, #3
 8000b1a:	409a      	lsls	r2, r3
 8000b1c:	0013      	movs	r3, r2
 8000b1e:	43da      	mvns	r2, r3
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	4013      	ands	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	401a      	ands	r2, r3
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	409a      	lsls	r2, r3
 8000b34:	0013      	movs	r3, r2
 8000b36:	693a      	ldr	r2, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685a      	ldr	r2, [r3, #4]
 8000b46:	2380      	movs	r3, #128	; 0x80
 8000b48:	055b      	lsls	r3, r3, #21
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	d100      	bne.n	8000b50 <HAL_GPIO_Init+0x174>
 8000b4e:	e0a0      	b.n	8000c92 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b50:	4b57      	ldr	r3, [pc, #348]	; (8000cb0 <HAL_GPIO_Init+0x2d4>)
 8000b52:	699a      	ldr	r2, [r3, #24]
 8000b54:	4b56      	ldr	r3, [pc, #344]	; (8000cb0 <HAL_GPIO_Init+0x2d4>)
 8000b56:	2101      	movs	r1, #1
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	619a      	str	r2, [r3, #24]
 8000b5c:	4b54      	ldr	r3, [pc, #336]	; (8000cb0 <HAL_GPIO_Init+0x2d4>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	2201      	movs	r2, #1
 8000b62:	4013      	ands	r3, r2
 8000b64:	60bb      	str	r3, [r7, #8]
 8000b66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b68:	4a52      	ldr	r2, [pc, #328]	; (8000cb4 <HAL_GPIO_Init+0x2d8>)
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	089b      	lsrs	r3, r3, #2
 8000b6e:	3302      	adds	r3, #2
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	589b      	ldr	r3, [r3, r2]
 8000b74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	2203      	movs	r2, #3
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	220f      	movs	r2, #15
 8000b80:	409a      	lsls	r2, r3
 8000b82:	0013      	movs	r3, r2
 8000b84:	43da      	mvns	r2, r3
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	4013      	ands	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b8c:	687a      	ldr	r2, [r7, #4]
 8000b8e:	2390      	movs	r3, #144	; 0x90
 8000b90:	05db      	lsls	r3, r3, #23
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d019      	beq.n	8000bca <HAL_GPIO_Init+0x1ee>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a47      	ldr	r2, [pc, #284]	; (8000cb8 <HAL_GPIO_Init+0x2dc>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d013      	beq.n	8000bc6 <HAL_GPIO_Init+0x1ea>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a46      	ldr	r2, [pc, #280]	; (8000cbc <HAL_GPIO_Init+0x2e0>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d00d      	beq.n	8000bc2 <HAL_GPIO_Init+0x1e6>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a45      	ldr	r2, [pc, #276]	; (8000cc0 <HAL_GPIO_Init+0x2e4>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d007      	beq.n	8000bbe <HAL_GPIO_Init+0x1e2>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a44      	ldr	r2, [pc, #272]	; (8000cc4 <HAL_GPIO_Init+0x2e8>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d101      	bne.n	8000bba <HAL_GPIO_Init+0x1de>
 8000bb6:	2304      	movs	r3, #4
 8000bb8:	e008      	b.n	8000bcc <HAL_GPIO_Init+0x1f0>
 8000bba:	2305      	movs	r3, #5
 8000bbc:	e006      	b.n	8000bcc <HAL_GPIO_Init+0x1f0>
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	e004      	b.n	8000bcc <HAL_GPIO_Init+0x1f0>
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	e002      	b.n	8000bcc <HAL_GPIO_Init+0x1f0>
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e000      	b.n	8000bcc <HAL_GPIO_Init+0x1f0>
 8000bca:	2300      	movs	r3, #0
 8000bcc:	697a      	ldr	r2, [r7, #20]
 8000bce:	2103      	movs	r1, #3
 8000bd0:	400a      	ands	r2, r1
 8000bd2:	0092      	lsls	r2, r2, #2
 8000bd4:	4093      	lsls	r3, r2
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bdc:	4935      	ldr	r1, [pc, #212]	; (8000cb4 <HAL_GPIO_Init+0x2d8>)
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	089b      	lsrs	r3, r3, #2
 8000be2:	3302      	adds	r3, #2
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bea:	4b37      	ldr	r3, [pc, #220]	; (8000cc8 <HAL_GPIO_Init+0x2ec>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	43da      	mvns	r2, r3
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685a      	ldr	r2, [r3, #4]
 8000bfe:	2380      	movs	r3, #128	; 0x80
 8000c00:	025b      	lsls	r3, r3, #9
 8000c02:	4013      	ands	r3, r2
 8000c04:	d003      	beq.n	8000c0e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c0e:	4b2e      	ldr	r3, [pc, #184]	; (8000cc8 <HAL_GPIO_Init+0x2ec>)
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000c14:	4b2c      	ldr	r3, [pc, #176]	; (8000cc8 <HAL_GPIO_Init+0x2ec>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	43da      	mvns	r2, r3
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	4013      	ands	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685a      	ldr	r2, [r3, #4]
 8000c28:	2380      	movs	r3, #128	; 0x80
 8000c2a:	029b      	lsls	r3, r3, #10
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	d003      	beq.n	8000c38 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000c30:	693a      	ldr	r2, [r7, #16]
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c38:	4b23      	ldr	r3, [pc, #140]	; (8000cc8 <HAL_GPIO_Init+0x2ec>)
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c3e:	4b22      	ldr	r3, [pc, #136]	; (8000cc8 <HAL_GPIO_Init+0x2ec>)
 8000c40:	689b      	ldr	r3, [r3, #8]
 8000c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	43da      	mvns	r2, r3
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	685a      	ldr	r2, [r3, #4]
 8000c52:	2380      	movs	r3, #128	; 0x80
 8000c54:	035b      	lsls	r3, r3, #13
 8000c56:	4013      	ands	r3, r2
 8000c58:	d003      	beq.n	8000c62 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c62:	4b19      	ldr	r3, [pc, #100]	; (8000cc8 <HAL_GPIO_Init+0x2ec>)
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c68:	4b17      	ldr	r3, [pc, #92]	; (8000cc8 <HAL_GPIO_Init+0x2ec>)
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	43da      	mvns	r2, r3
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	4013      	ands	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	039b      	lsls	r3, r3, #14
 8000c80:	4013      	ands	r3, r2
 8000c82:	d003      	beq.n	8000c8c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c8c:	4b0e      	ldr	r3, [pc, #56]	; (8000cc8 <HAL_GPIO_Init+0x2ec>)
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	3301      	adds	r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	40da      	lsrs	r2, r3
 8000ca0:	1e13      	subs	r3, r2, #0
 8000ca2:	d000      	beq.n	8000ca6 <HAL_GPIO_Init+0x2ca>
 8000ca4:	e6a2      	b.n	80009ec <HAL_GPIO_Init+0x10>
  } 
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b006      	add	sp, #24
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	40010000 	.word	0x40010000
 8000cb8:	48000400 	.word	0x48000400
 8000cbc:	48000800 	.word	0x48000800
 8000cc0:	48000c00 	.word	0x48000c00
 8000cc4:	48001000 	.word	0x48001000
 8000cc8:	40010400 	.word	0x40010400

08000ccc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	000a      	movs	r2, r1
 8000cd6:	1cbb      	adds	r3, r7, #2
 8000cd8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	691b      	ldr	r3, [r3, #16]
 8000cde:	1cba      	adds	r2, r7, #2
 8000ce0:	8812      	ldrh	r2, [r2, #0]
 8000ce2:	4013      	ands	r3, r2
 8000ce4:	d004      	beq.n	8000cf0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000ce6:	230f      	movs	r3, #15
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	2201      	movs	r2, #1
 8000cec:	701a      	strb	r2, [r3, #0]
 8000cee:	e003      	b.n	8000cf8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000cf0:	230f      	movs	r3, #15
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	781b      	ldrb	r3, [r3, #0]
  }
 8000cfe:	0018      	movs	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b004      	add	sp, #16
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
 8000d0e:	0008      	movs	r0, r1
 8000d10:	0011      	movs	r1, r2
 8000d12:	1cbb      	adds	r3, r7, #2
 8000d14:	1c02      	adds	r2, r0, #0
 8000d16:	801a      	strh	r2, [r3, #0]
 8000d18:	1c7b      	adds	r3, r7, #1
 8000d1a:	1c0a      	adds	r2, r1, #0
 8000d1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d1e:	1c7b      	adds	r3, r7, #1
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d004      	beq.n	8000d30 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d26:	1cbb      	adds	r3, r7, #2
 8000d28:	881a      	ldrh	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d2e:	e003      	b.n	8000d38 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d30:	1cbb      	adds	r3, r7, #2
 8000d32:	881a      	ldrh	r2, [r3, #0]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d38:	46c0      	nop			; (mov r8, r8)
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	b002      	add	sp, #8
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d101      	bne.n	8000d52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	e082      	b.n	8000e58 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2241      	movs	r2, #65	; 0x41
 8000d56:	5c9b      	ldrb	r3, [r3, r2]
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d107      	bne.n	8000d6e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2240      	movs	r2, #64	; 0x40
 8000d62:	2100      	movs	r1, #0
 8000d64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f7ff fc1d 	bl	80005a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2241      	movs	r2, #65	; 0x41
 8000d72:	2124      	movs	r1, #36	; 0x24
 8000d74:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2101      	movs	r1, #1
 8000d82:	438a      	bics	r2, r1
 8000d84:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	685a      	ldr	r2, [r3, #4]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4934      	ldr	r1, [pc, #208]	; (8000e60 <HAL_I2C_Init+0x120>)
 8000d90:	400a      	ands	r2, r1
 8000d92:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	689a      	ldr	r2, [r3, #8]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4931      	ldr	r1, [pc, #196]	; (8000e64 <HAL_I2C_Init+0x124>)
 8000da0:	400a      	ands	r2, r1
 8000da2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d108      	bne.n	8000dbe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	689a      	ldr	r2, [r3, #8]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2180      	movs	r1, #128	; 0x80
 8000db6:	0209      	lsls	r1, r1, #8
 8000db8:	430a      	orrs	r2, r1
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	e007      	b.n	8000dce <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	689a      	ldr	r2, [r3, #8]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2184      	movs	r1, #132	; 0x84
 8000dc8:	0209      	lsls	r1, r1, #8
 8000dca:	430a      	orrs	r2, r1
 8000dcc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	68db      	ldr	r3, [r3, #12]
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d104      	bne.n	8000de0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	2280      	movs	r2, #128	; 0x80
 8000ddc:	0112      	lsls	r2, r2, #4
 8000dde:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	491f      	ldr	r1, [pc, #124]	; (8000e68 <HAL_I2C_Init+0x128>)
 8000dec:	430a      	orrs	r2, r1
 8000dee:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	491a      	ldr	r1, [pc, #104]	; (8000e64 <HAL_I2C_Init+0x124>)
 8000dfc:	400a      	ands	r2, r1
 8000dfe:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	691a      	ldr	r2, [r3, #16]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	695b      	ldr	r3, [r3, #20]
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	0011      	movs	r1, r2
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	699b      	ldr	r3, [r3, #24]
 8000e10:	021a      	lsls	r2, r3, #8
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	430a      	orrs	r2, r1
 8000e18:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	69d9      	ldr	r1, [r3, #28]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6a1a      	ldr	r2, [r3, #32]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	430a      	orrs	r2, r1
 8000e28:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2101      	movs	r1, #1
 8000e36:	430a      	orrs	r2, r1
 8000e38:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2241      	movs	r2, #65	; 0x41
 8000e44:	2120      	movs	r1, #32
 8000e46:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2242      	movs	r2, #66	; 0x42
 8000e52:	2100      	movs	r1, #0
 8000e54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000e56:	2300      	movs	r3, #0
}
 8000e58:	0018      	movs	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	b002      	add	sp, #8
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	f0ffffff 	.word	0xf0ffffff
 8000e64:	ffff7fff 	.word	0xffff7fff
 8000e68:	02008000 	.word	0x02008000

08000e6c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b089      	sub	sp, #36	; 0x24
 8000e70:	af02      	add	r7, sp, #8
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	000c      	movs	r4, r1
 8000e76:	0010      	movs	r0, r2
 8000e78:	0019      	movs	r1, r3
 8000e7a:	230a      	movs	r3, #10
 8000e7c:	18fb      	adds	r3, r7, r3
 8000e7e:	1c22      	adds	r2, r4, #0
 8000e80:	801a      	strh	r2, [r3, #0]
 8000e82:	2308      	movs	r3, #8
 8000e84:	18fb      	adds	r3, r7, r3
 8000e86:	1c02      	adds	r2, r0, #0
 8000e88:	801a      	strh	r2, [r3, #0]
 8000e8a:	1dbb      	adds	r3, r7, #6
 8000e8c:	1c0a      	adds	r2, r1, #0
 8000e8e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2241      	movs	r2, #65	; 0x41
 8000e94:	5c9b      	ldrb	r3, [r3, r2]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2b20      	cmp	r3, #32
 8000e9a:	d000      	beq.n	8000e9e <HAL_I2C_Mem_Write+0x32>
 8000e9c:	e10c      	b.n	80010b8 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8000e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d004      	beq.n	8000eae <HAL_I2C_Mem_Write+0x42>
 8000ea4:	232c      	movs	r3, #44	; 0x2c
 8000ea6:	18fb      	adds	r3, r7, r3
 8000ea8:	881b      	ldrh	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d105      	bne.n	8000eba <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	2280      	movs	r2, #128	; 0x80
 8000eb2:	0092      	lsls	r2, r2, #2
 8000eb4:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e0ff      	b.n	80010ba <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	2240      	movs	r2, #64	; 0x40
 8000ebe:	5c9b      	ldrb	r3, [r3, r2]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d101      	bne.n	8000ec8 <HAL_I2C_Mem_Write+0x5c>
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	e0f8      	b.n	80010ba <HAL_I2C_Mem_Write+0x24e>
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2240      	movs	r2, #64	; 0x40
 8000ecc:	2101      	movs	r1, #1
 8000ece:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000ed0:	f7ff fca4 	bl	800081c <HAL_GetTick>
 8000ed4:	0003      	movs	r3, r0
 8000ed6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000ed8:	2380      	movs	r3, #128	; 0x80
 8000eda:	0219      	lsls	r1, r3, #8
 8000edc:	68f8      	ldr	r0, [r7, #12]
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	2319      	movs	r3, #25
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	f000 f975 	bl	80011d4 <I2C_WaitOnFlagUntilTimeout>
 8000eea:	1e03      	subs	r3, r0, #0
 8000eec:	d001      	beq.n	8000ef2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e0e3      	b.n	80010ba <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2241      	movs	r2, #65	; 0x41
 8000ef6:	2121      	movs	r1, #33	; 0x21
 8000ef8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2242      	movs	r2, #66	; 0x42
 8000efe:	2140      	movs	r1, #64	; 0x40
 8000f00:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	2200      	movs	r2, #0
 8000f06:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f0c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	222c      	movs	r2, #44	; 0x2c
 8000f12:	18ba      	adds	r2, r7, r2
 8000f14:	8812      	ldrh	r2, [r2, #0]
 8000f16:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000f1e:	1dbb      	adds	r3, r7, #6
 8000f20:	881c      	ldrh	r4, [r3, #0]
 8000f22:	2308      	movs	r3, #8
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	881a      	ldrh	r2, [r3, #0]
 8000f28:	230a      	movs	r3, #10
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	8819      	ldrh	r1, [r3, #0]
 8000f2e:	68f8      	ldr	r0, [r7, #12]
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	9301      	str	r3, [sp, #4]
 8000f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	0023      	movs	r3, r4
 8000f3a:	f000 f8c5 	bl	80010c8 <I2C_RequestMemoryWrite>
 8000f3e:	1e03      	subs	r3, r0, #0
 8000f40:	d005      	beq.n	8000f4e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2240      	movs	r2, #64	; 0x40
 8000f46:	2100      	movs	r1, #0
 8000f48:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e0b5      	b.n	80010ba <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	2bff      	cmp	r3, #255	; 0xff
 8000f56:	d911      	bls.n	8000f7c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	22ff      	movs	r2, #255	; 0xff
 8000f5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f62:	b2da      	uxtb	r2, r3
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	045c      	lsls	r4, r3, #17
 8000f68:	230a      	movs	r3, #10
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	8819      	ldrh	r1, [r3, #0]
 8000f6e:	68f8      	ldr	r0, [r7, #12]
 8000f70:	2300      	movs	r3, #0
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	0023      	movs	r3, r4
 8000f76:	f000 fa4d 	bl	8001414 <I2C_TransferConfig>
 8000f7a:	e012      	b.n	8000fa2 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f80:	b29a      	uxth	r2, r3
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	049c      	lsls	r4, r3, #18
 8000f90:	230a      	movs	r3, #10
 8000f92:	18fb      	adds	r3, r7, r3
 8000f94:	8819      	ldrh	r1, [r3, #0]
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	2300      	movs	r3, #0
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	0023      	movs	r3, r4
 8000f9e:	f000 fa39 	bl	8001414 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000fa2:	697a      	ldr	r2, [r7, #20]
 8000fa4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f000 f952 	bl	8001252 <I2C_WaitOnTXISFlagUntilTimeout>
 8000fae:	1e03      	subs	r3, r0, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e081      	b.n	80010ba <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fba:	781a      	ldrb	r2, [r3, #0]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d03a      	beq.n	8001066 <HAL_I2C_Mem_Write+0x1fa>
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d136      	bne.n	8001066 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	0013      	movs	r3, r2
 8001002:	2200      	movs	r2, #0
 8001004:	2180      	movs	r1, #128	; 0x80
 8001006:	f000 f8e5 	bl	80011d4 <I2C_WaitOnFlagUntilTimeout>
 800100a:	1e03      	subs	r3, r0, #0
 800100c:	d001      	beq.n	8001012 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	e053      	b.n	80010ba <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001016:	b29b      	uxth	r3, r3
 8001018:	2bff      	cmp	r3, #255	; 0xff
 800101a:	d911      	bls.n	8001040 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	22ff      	movs	r2, #255	; 0xff
 8001020:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001026:	b2da      	uxtb	r2, r3
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	045c      	lsls	r4, r3, #17
 800102c:	230a      	movs	r3, #10
 800102e:	18fb      	adds	r3, r7, r3
 8001030:	8819      	ldrh	r1, [r3, #0]
 8001032:	68f8      	ldr	r0, [r7, #12]
 8001034:	2300      	movs	r3, #0
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	0023      	movs	r3, r4
 800103a:	f000 f9eb 	bl	8001414 <I2C_TransferConfig>
 800103e:	e012      	b.n	8001066 <HAL_I2C_Mem_Write+0x1fa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001044:	b29a      	uxth	r2, r3
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800104e:	b2da      	uxtb	r2, r3
 8001050:	2380      	movs	r3, #128	; 0x80
 8001052:	049c      	lsls	r4, r3, #18
 8001054:	230a      	movs	r3, #10
 8001056:	18fb      	adds	r3, r7, r3
 8001058:	8819      	ldrh	r1, [r3, #0]
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	2300      	movs	r3, #0
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	0023      	movs	r3, r4
 8001062:	f000 f9d7 	bl	8001414 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800106a:	b29b      	uxth	r3, r3
 800106c:	2b00      	cmp	r3, #0
 800106e:	d198      	bne.n	8000fa2 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001070:	697a      	ldr	r2, [r7, #20]
 8001072:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	0018      	movs	r0, r3
 8001078:	f000 f92a 	bl	80012d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800107c:	1e03      	subs	r3, r0, #0
 800107e:	d001      	beq.n	8001084 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	e01a      	b.n	80010ba <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2220      	movs	r2, #32
 800108a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	685a      	ldr	r2, [r3, #4]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	490b      	ldr	r1, [pc, #44]	; (80010c4 <HAL_I2C_Mem_Write+0x258>)
 8001098:	400a      	ands	r2, r1
 800109a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2241      	movs	r2, #65	; 0x41
 80010a0:	2120      	movs	r1, #32
 80010a2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2242      	movs	r2, #66	; 0x42
 80010a8:	2100      	movs	r1, #0
 80010aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2240      	movs	r2, #64	; 0x40
 80010b0:	2100      	movs	r1, #0
 80010b2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80010b4:	2300      	movs	r3, #0
 80010b6:	e000      	b.n	80010ba <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80010b8:	2302      	movs	r3, #2
  }
}
 80010ba:	0018      	movs	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	b007      	add	sp, #28
 80010c0:	bd90      	pop	{r4, r7, pc}
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	fe00e800 	.word	0xfe00e800

080010c8 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af02      	add	r7, sp, #8
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	000c      	movs	r4, r1
 80010d2:	0010      	movs	r0, r2
 80010d4:	0019      	movs	r1, r3
 80010d6:	250a      	movs	r5, #10
 80010d8:	197b      	adds	r3, r7, r5
 80010da:	1c22      	adds	r2, r4, #0
 80010dc:	801a      	strh	r2, [r3, #0]
 80010de:	2308      	movs	r3, #8
 80010e0:	18fb      	adds	r3, r7, r3
 80010e2:	1c02      	adds	r2, r0, #0
 80010e4:	801a      	strh	r2, [r3, #0]
 80010e6:	1dbb      	adds	r3, r7, #6
 80010e8:	1c0a      	adds	r2, r1, #0
 80010ea:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80010ec:	1dbb      	adds	r3, r7, #6
 80010ee:	881b      	ldrh	r3, [r3, #0]
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	2380      	movs	r3, #128	; 0x80
 80010f4:	045c      	lsls	r4, r3, #17
 80010f6:	197b      	adds	r3, r7, r5
 80010f8:	8819      	ldrh	r1, [r3, #0]
 80010fa:	68f8      	ldr	r0, [r7, #12]
 80010fc:	4b23      	ldr	r3, [pc, #140]	; (800118c <I2C_RequestMemoryWrite+0xc4>)
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	0023      	movs	r3, r4
 8001102:	f000 f987 	bl	8001414 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001106:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001108:	6a39      	ldr	r1, [r7, #32]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	0018      	movs	r0, r3
 800110e:	f000 f8a0 	bl	8001252 <I2C_WaitOnTXISFlagUntilTimeout>
 8001112:	1e03      	subs	r3, r0, #0
 8001114:	d001      	beq.n	800111a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e033      	b.n	8001182 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800111a:	1dbb      	adds	r3, r7, #6
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d107      	bne.n	8001132 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001122:	2308      	movs	r3, #8
 8001124:	18fb      	adds	r3, r7, r3
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	b2da      	uxtb	r2, r3
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	629a      	str	r2, [r3, #40]	; 0x28
 8001130:	e019      	b.n	8001166 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001132:	2308      	movs	r3, #8
 8001134:	18fb      	adds	r3, r7, r3
 8001136:	881b      	ldrh	r3, [r3, #0]
 8001138:	0a1b      	lsrs	r3, r3, #8
 800113a:	b29b      	uxth	r3, r3
 800113c:	b2da      	uxtb	r2, r3
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001146:	6a39      	ldr	r1, [r7, #32]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	0018      	movs	r0, r3
 800114c:	f000 f881 	bl	8001252 <I2C_WaitOnTXISFlagUntilTimeout>
 8001150:	1e03      	subs	r3, r0, #0
 8001152:	d001      	beq.n	8001158 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e014      	b.n	8001182 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001158:	2308      	movs	r3, #8
 800115a:	18fb      	adds	r3, r7, r3
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	b2da      	uxtb	r2, r3
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001166:	6a3a      	ldr	r2, [r7, #32]
 8001168:	68f8      	ldr	r0, [r7, #12]
 800116a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	0013      	movs	r3, r2
 8001170:	2200      	movs	r2, #0
 8001172:	2180      	movs	r1, #128	; 0x80
 8001174:	f000 f82e 	bl	80011d4 <I2C_WaitOnFlagUntilTimeout>
 8001178:	1e03      	subs	r3, r0, #0
 800117a:	d001      	beq.n	8001180 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e000      	b.n	8001182 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001180:	2300      	movs	r3, #0
}
 8001182:	0018      	movs	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	b004      	add	sp, #16
 8001188:	bdb0      	pop	{r4, r5, r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	80002000 	.word	0x80002000

08001190 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	699b      	ldr	r3, [r3, #24]
 800119e:	2202      	movs	r2, #2
 80011a0:	4013      	ands	r3, r2
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d103      	bne.n	80011ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2200      	movs	r2, #0
 80011ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	2201      	movs	r2, #1
 80011b6:	4013      	ands	r3, r2
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d007      	beq.n	80011cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	699a      	ldr	r2, [r3, #24]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2101      	movs	r1, #1
 80011c8:	430a      	orrs	r2, r1
 80011ca:	619a      	str	r2, [r3, #24]
  }
}
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	b002      	add	sp, #8
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	1dfb      	adds	r3, r7, #7
 80011e2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80011e4:	e021      	b.n	800122a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	d01e      	beq.n	800122a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80011ec:	f7ff fb16 	bl	800081c <HAL_GetTick>
 80011f0:	0002      	movs	r2, r0
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d302      	bcc.n	8001202 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d113      	bne.n	800122a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001206:	2220      	movs	r2, #32
 8001208:	431a      	orrs	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2241      	movs	r2, #65	; 0x41
 8001212:	2120      	movs	r1, #32
 8001214:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2242      	movs	r2, #66	; 0x42
 800121a:	2100      	movs	r1, #0
 800121c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	2240      	movs	r2, #64	; 0x40
 8001222:	2100      	movs	r1, #0
 8001224:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e00f      	b.n	800124a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	68ba      	ldr	r2, [r7, #8]
 8001232:	4013      	ands	r3, r2
 8001234:	68ba      	ldr	r2, [r7, #8]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	425a      	negs	r2, r3
 800123a:	4153      	adcs	r3, r2
 800123c:	b2db      	uxtb	r3, r3
 800123e:	001a      	movs	r2, r3
 8001240:	1dfb      	adds	r3, r7, #7
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	429a      	cmp	r2, r3
 8001246:	d0ce      	beq.n	80011e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	0018      	movs	r0, r3
 800124c:	46bd      	mov	sp, r7
 800124e:	b004      	add	sp, #16
 8001250:	bd80      	pop	{r7, pc}

08001252 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b084      	sub	sp, #16
 8001256:	af00      	add	r7, sp, #0
 8001258:	60f8      	str	r0, [r7, #12]
 800125a:	60b9      	str	r1, [r7, #8]
 800125c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800125e:	e02b      	b.n	80012b8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	68b9      	ldr	r1, [r7, #8]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	0018      	movs	r0, r3
 8001268:	f000 f86e 	bl	8001348 <I2C_IsAcknowledgeFailed>
 800126c:	1e03      	subs	r3, r0, #0
 800126e:	d001      	beq.n	8001274 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e029      	b.n	80012c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	3301      	adds	r3, #1
 8001278:	d01e      	beq.n	80012b8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800127a:	f7ff facf 	bl	800081c <HAL_GetTick>
 800127e:	0002      	movs	r2, r0
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	429a      	cmp	r2, r3
 8001288:	d302      	bcc.n	8001290 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d113      	bne.n	80012b8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001294:	2220      	movs	r2, #32
 8001296:	431a      	orrs	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	2241      	movs	r2, #65	; 0x41
 80012a0:	2120      	movs	r1, #32
 80012a2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2242      	movs	r2, #66	; 0x42
 80012a8:	2100      	movs	r1, #0
 80012aa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	2240      	movs	r2, #64	; 0x40
 80012b0:	2100      	movs	r1, #0
 80012b2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e007      	b.n	80012c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	2202      	movs	r2, #2
 80012c0:	4013      	ands	r3, r2
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d1cc      	bne.n	8001260 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	0018      	movs	r0, r3
 80012ca:	46bd      	mov	sp, r7
 80012cc:	b004      	add	sp, #16
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012dc:	e028      	b.n	8001330 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	68b9      	ldr	r1, [r7, #8]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	0018      	movs	r0, r3
 80012e6:	f000 f82f 	bl	8001348 <I2C_IsAcknowledgeFailed>
 80012ea:	1e03      	subs	r3, r0, #0
 80012ec:	d001      	beq.n	80012f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e026      	b.n	8001340 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012f2:	f7ff fa93 	bl	800081c <HAL_GetTick>
 80012f6:	0002      	movs	r2, r0
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	68ba      	ldr	r2, [r7, #8]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d302      	bcc.n	8001308 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d113      	bne.n	8001330 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130c:	2220      	movs	r2, #32
 800130e:	431a      	orrs	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2241      	movs	r2, #65	; 0x41
 8001318:	2120      	movs	r1, #32
 800131a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2242      	movs	r2, #66	; 0x42
 8001320:	2100      	movs	r1, #0
 8001322:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2240      	movs	r2, #64	; 0x40
 8001328:	2100      	movs	r1, #0
 800132a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e007      	b.n	8001340 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	2220      	movs	r2, #32
 8001338:	4013      	ands	r3, r2
 800133a:	2b20      	cmp	r3, #32
 800133c:	d1cf      	bne.n	80012de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800133e:	2300      	movs	r3, #0
}
 8001340:	0018      	movs	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	b004      	add	sp, #16
 8001346:	bd80      	pop	{r7, pc}

08001348 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	2210      	movs	r2, #16
 800135c:	4013      	ands	r3, r2
 800135e:	2b10      	cmp	r3, #16
 8001360:	d151      	bne.n	8001406 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001362:	e021      	b.n	80013a8 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	3301      	adds	r3, #1
 8001368:	d01e      	beq.n	80013a8 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800136a:	f7ff fa57 	bl	800081c <HAL_GetTick>
 800136e:	0002      	movs	r2, r0
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	429a      	cmp	r2, r3
 8001378:	d302      	bcc.n	8001380 <I2C_IsAcknowledgeFailed+0x38>
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d113      	bne.n	80013a8 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001384:	2220      	movs	r2, #32
 8001386:	431a      	orrs	r2, r3
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2241      	movs	r2, #65	; 0x41
 8001390:	2120      	movs	r1, #32
 8001392:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2242      	movs	r2, #66	; 0x42
 8001398:	2100      	movs	r1, #0
 800139a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	2240      	movs	r2, #64	; 0x40
 80013a0:	2100      	movs	r1, #0
 80013a2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e02f      	b.n	8001408 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	2220      	movs	r2, #32
 80013b0:	4013      	ands	r3, r2
 80013b2:	2b20      	cmp	r3, #32
 80013b4:	d1d6      	bne.n	8001364 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2210      	movs	r2, #16
 80013bc:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2220      	movs	r2, #32
 80013c4:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	0018      	movs	r0, r3
 80013ca:	f7ff fee1 	bl	8001190 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	490d      	ldr	r1, [pc, #52]	; (8001410 <I2C_IsAcknowledgeFailed+0xc8>)
 80013da:	400a      	ands	r2, r1
 80013dc:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e2:	2204      	movs	r2, #4
 80013e4:	431a      	orrs	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2241      	movs	r2, #65	; 0x41
 80013ee:	2120      	movs	r1, #32
 80013f0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2242      	movs	r2, #66	; 0x42
 80013f6:	2100      	movs	r1, #0
 80013f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2240      	movs	r2, #64	; 0x40
 80013fe:	2100      	movs	r1, #0
 8001400:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
}
 8001408:	0018      	movs	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	b004      	add	sp, #16
 800140e:	bd80      	pop	{r7, pc}
 8001410:	fe00e800 	.word	0xfe00e800

08001414 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001414:	b590      	push	{r4, r7, lr}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	0008      	movs	r0, r1
 800141e:	0011      	movs	r1, r2
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	240a      	movs	r4, #10
 8001424:	193b      	adds	r3, r7, r4
 8001426:	1c02      	adds	r2, r0, #0
 8001428:	801a      	strh	r2, [r3, #0]
 800142a:	2009      	movs	r0, #9
 800142c:	183b      	adds	r3, r7, r0
 800142e:	1c0a      	adds	r2, r1, #0
 8001430:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	6a3a      	ldr	r2, [r7, #32]
 800143a:	0d51      	lsrs	r1, r2, #21
 800143c:	2280      	movs	r2, #128	; 0x80
 800143e:	00d2      	lsls	r2, r2, #3
 8001440:	400a      	ands	r2, r1
 8001442:	490e      	ldr	r1, [pc, #56]	; (800147c <I2C_TransferConfig+0x68>)
 8001444:	430a      	orrs	r2, r1
 8001446:	43d2      	mvns	r2, r2
 8001448:	401a      	ands	r2, r3
 800144a:	0011      	movs	r1, r2
 800144c:	193b      	adds	r3, r7, r4
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	059b      	lsls	r3, r3, #22
 8001452:	0d9a      	lsrs	r2, r3, #22
 8001454:	183b      	adds	r3, r7, r0
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	0418      	lsls	r0, r3, #16
 800145a:	23ff      	movs	r3, #255	; 0xff
 800145c:	041b      	lsls	r3, r3, #16
 800145e:	4003      	ands	r3, r0
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	431a      	orrs	r2, r3
 8001466:	6a3b      	ldr	r3, [r7, #32]
 8001468:	431a      	orrs	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	430a      	orrs	r2, r1
 8001470:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	46bd      	mov	sp, r7
 8001476:	b005      	add	sp, #20
 8001478:	bd90      	pop	{r4, r7, pc}
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	03ff63ff 	.word	0x03ff63ff

08001480 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2241      	movs	r2, #65	; 0x41
 800148e:	5c9b      	ldrb	r3, [r3, r2]
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b20      	cmp	r3, #32
 8001494:	d138      	bne.n	8001508 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2240      	movs	r2, #64	; 0x40
 800149a:	5c9b      	ldrb	r3, [r3, r2]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80014a0:	2302      	movs	r3, #2
 80014a2:	e032      	b.n	800150a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2240      	movs	r2, #64	; 0x40
 80014a8:	2101      	movs	r1, #1
 80014aa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2241      	movs	r2, #65	; 0x41
 80014b0:	2124      	movs	r1, #36	; 0x24
 80014b2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2101      	movs	r1, #1
 80014c0:	438a      	bics	r2, r1
 80014c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4911      	ldr	r1, [pc, #68]	; (8001514 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6819      	ldr	r1, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	430a      	orrs	r2, r1
 80014e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2101      	movs	r1, #1
 80014f0:	430a      	orrs	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2241      	movs	r2, #65	; 0x41
 80014f8:	2120      	movs	r1, #32
 80014fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2240      	movs	r2, #64	; 0x40
 8001500:	2100      	movs	r1, #0
 8001502:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	e000      	b.n	800150a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001508:	2302      	movs	r3, #2
  }
}
 800150a:	0018      	movs	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	b002      	add	sp, #8
 8001510:	bd80      	pop	{r7, pc}
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	ffffefff 	.word	0xffffefff

08001518 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2241      	movs	r2, #65	; 0x41
 8001526:	5c9b      	ldrb	r3, [r3, r2]
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b20      	cmp	r3, #32
 800152c:	d139      	bne.n	80015a2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2240      	movs	r2, #64	; 0x40
 8001532:	5c9b      	ldrb	r3, [r3, r2]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d101      	bne.n	800153c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001538:	2302      	movs	r3, #2
 800153a:	e033      	b.n	80015a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2240      	movs	r2, #64	; 0x40
 8001540:	2101      	movs	r1, #1
 8001542:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2241      	movs	r2, #65	; 0x41
 8001548:	2124      	movs	r1, #36	; 0x24
 800154a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2101      	movs	r1, #1
 8001558:	438a      	bics	r2, r1
 800155a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4a11      	ldr	r2, [pc, #68]	; (80015ac <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001568:	4013      	ands	r3, r2
 800156a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	021b      	lsls	r3, r3, #8
 8001570:	68fa      	ldr	r2, [r7, #12]
 8001572:	4313      	orrs	r3, r2
 8001574:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2101      	movs	r1, #1
 800158a:	430a      	orrs	r2, r1
 800158c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2241      	movs	r2, #65	; 0x41
 8001592:	2120      	movs	r1, #32
 8001594:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2240      	movs	r2, #64	; 0x40
 800159a:	2100      	movs	r1, #0
 800159c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800159e:	2300      	movs	r3, #0
 80015a0:	e000      	b.n	80015a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80015a2:	2302      	movs	r3, #2
  }
}
 80015a4:	0018      	movs	r0, r3
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b004      	add	sp, #16
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	fffff0ff 	.word	0xfffff0ff

080015b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b088      	sub	sp, #32
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d102      	bne.n	80015c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	f000 fb76 	bl	8001cb0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2201      	movs	r2, #1
 80015ca:	4013      	ands	r3, r2
 80015cc:	d100      	bne.n	80015d0 <HAL_RCC_OscConfig+0x20>
 80015ce:	e08e      	b.n	80016ee <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80015d0:	4bc5      	ldr	r3, [pc, #788]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	220c      	movs	r2, #12
 80015d6:	4013      	ands	r3, r2
 80015d8:	2b04      	cmp	r3, #4
 80015da:	d00e      	beq.n	80015fa <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015dc:	4bc2      	ldr	r3, [pc, #776]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	220c      	movs	r2, #12
 80015e2:	4013      	ands	r3, r2
 80015e4:	2b08      	cmp	r3, #8
 80015e6:	d117      	bne.n	8001618 <HAL_RCC_OscConfig+0x68>
 80015e8:	4bbf      	ldr	r3, [pc, #764]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80015ea:	685a      	ldr	r2, [r3, #4]
 80015ec:	23c0      	movs	r3, #192	; 0xc0
 80015ee:	025b      	lsls	r3, r3, #9
 80015f0:	401a      	ands	r2, r3
 80015f2:	2380      	movs	r3, #128	; 0x80
 80015f4:	025b      	lsls	r3, r3, #9
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d10e      	bne.n	8001618 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015fa:	4bbb      	ldr	r3, [pc, #748]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	2380      	movs	r3, #128	; 0x80
 8001600:	029b      	lsls	r3, r3, #10
 8001602:	4013      	ands	r3, r2
 8001604:	d100      	bne.n	8001608 <HAL_RCC_OscConfig+0x58>
 8001606:	e071      	b.n	80016ec <HAL_RCC_OscConfig+0x13c>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d000      	beq.n	8001612 <HAL_RCC_OscConfig+0x62>
 8001610:	e06c      	b.n	80016ec <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	f000 fb4c 	bl	8001cb0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d107      	bne.n	8001630 <HAL_RCC_OscConfig+0x80>
 8001620:	4bb1      	ldr	r3, [pc, #708]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4bb0      	ldr	r3, [pc, #704]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001626:	2180      	movs	r1, #128	; 0x80
 8001628:	0249      	lsls	r1, r1, #9
 800162a:	430a      	orrs	r2, r1
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	e02f      	b.n	8001690 <HAL_RCC_OscConfig+0xe0>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d10c      	bne.n	8001652 <HAL_RCC_OscConfig+0xa2>
 8001638:	4bab      	ldr	r3, [pc, #684]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4baa      	ldr	r3, [pc, #680]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800163e:	49ab      	ldr	r1, [pc, #684]	; (80018ec <HAL_RCC_OscConfig+0x33c>)
 8001640:	400a      	ands	r2, r1
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	4ba8      	ldr	r3, [pc, #672]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4ba7      	ldr	r3, [pc, #668]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800164a:	49a9      	ldr	r1, [pc, #676]	; (80018f0 <HAL_RCC_OscConfig+0x340>)
 800164c:	400a      	ands	r2, r1
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	e01e      	b.n	8001690 <HAL_RCC_OscConfig+0xe0>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	2b05      	cmp	r3, #5
 8001658:	d10e      	bne.n	8001678 <HAL_RCC_OscConfig+0xc8>
 800165a:	4ba3      	ldr	r3, [pc, #652]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	4ba2      	ldr	r3, [pc, #648]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001660:	2180      	movs	r1, #128	; 0x80
 8001662:	02c9      	lsls	r1, r1, #11
 8001664:	430a      	orrs	r2, r1
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	4b9f      	ldr	r3, [pc, #636]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	4b9e      	ldr	r3, [pc, #632]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800166e:	2180      	movs	r1, #128	; 0x80
 8001670:	0249      	lsls	r1, r1, #9
 8001672:	430a      	orrs	r2, r1
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	e00b      	b.n	8001690 <HAL_RCC_OscConfig+0xe0>
 8001678:	4b9b      	ldr	r3, [pc, #620]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4b9a      	ldr	r3, [pc, #616]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800167e:	499b      	ldr	r1, [pc, #620]	; (80018ec <HAL_RCC_OscConfig+0x33c>)
 8001680:	400a      	ands	r2, r1
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	4b98      	ldr	r3, [pc, #608]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	4b97      	ldr	r3, [pc, #604]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800168a:	4999      	ldr	r1, [pc, #612]	; (80018f0 <HAL_RCC_OscConfig+0x340>)
 800168c:	400a      	ands	r2, r1
 800168e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d014      	beq.n	80016c2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7ff f8c0 	bl	800081c <HAL_GetTick>
 800169c:	0003      	movs	r3, r0
 800169e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a0:	e008      	b.n	80016b4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016a2:	f7ff f8bb 	bl	800081c <HAL_GetTick>
 80016a6:	0002      	movs	r2, r0
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b64      	cmp	r3, #100	; 0x64
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e2fd      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016b4:	4b8c      	ldr	r3, [pc, #560]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	2380      	movs	r3, #128	; 0x80
 80016ba:	029b      	lsls	r3, r3, #10
 80016bc:	4013      	ands	r3, r2
 80016be:	d0f0      	beq.n	80016a2 <HAL_RCC_OscConfig+0xf2>
 80016c0:	e015      	b.n	80016ee <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c2:	f7ff f8ab 	bl	800081c <HAL_GetTick>
 80016c6:	0003      	movs	r3, r0
 80016c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ca:	e008      	b.n	80016de <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016cc:	f7ff f8a6 	bl	800081c <HAL_GetTick>
 80016d0:	0002      	movs	r2, r0
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b64      	cmp	r3, #100	; 0x64
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e2e8      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016de:	4b82      	ldr	r3, [pc, #520]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	2380      	movs	r3, #128	; 0x80
 80016e4:	029b      	lsls	r3, r3, #10
 80016e6:	4013      	ands	r3, r2
 80016e8:	d1f0      	bne.n	80016cc <HAL_RCC_OscConfig+0x11c>
 80016ea:	e000      	b.n	80016ee <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ec:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2202      	movs	r2, #2
 80016f4:	4013      	ands	r3, r2
 80016f6:	d100      	bne.n	80016fa <HAL_RCC_OscConfig+0x14a>
 80016f8:	e06c      	b.n	80017d4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80016fa:	4b7b      	ldr	r3, [pc, #492]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	220c      	movs	r2, #12
 8001700:	4013      	ands	r3, r2
 8001702:	d00e      	beq.n	8001722 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001704:	4b78      	ldr	r3, [pc, #480]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	220c      	movs	r2, #12
 800170a:	4013      	ands	r3, r2
 800170c:	2b08      	cmp	r3, #8
 800170e:	d11f      	bne.n	8001750 <HAL_RCC_OscConfig+0x1a0>
 8001710:	4b75      	ldr	r3, [pc, #468]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001712:	685a      	ldr	r2, [r3, #4]
 8001714:	23c0      	movs	r3, #192	; 0xc0
 8001716:	025b      	lsls	r3, r3, #9
 8001718:	401a      	ands	r2, r3
 800171a:	2380      	movs	r3, #128	; 0x80
 800171c:	021b      	lsls	r3, r3, #8
 800171e:	429a      	cmp	r2, r3
 8001720:	d116      	bne.n	8001750 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001722:	4b71      	ldr	r3, [pc, #452]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2202      	movs	r2, #2
 8001728:	4013      	ands	r3, r2
 800172a:	d005      	beq.n	8001738 <HAL_RCC_OscConfig+0x188>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d001      	beq.n	8001738 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e2bb      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001738:	4b6b      	ldr	r3, [pc, #428]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	22f8      	movs	r2, #248	; 0xf8
 800173e:	4393      	bics	r3, r2
 8001740:	0019      	movs	r1, r3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	00da      	lsls	r2, r3, #3
 8001748:	4b67      	ldr	r3, [pc, #412]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800174a:	430a      	orrs	r2, r1
 800174c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174e:	e041      	b.n	80017d4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d024      	beq.n	80017a2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001758:	4b63      	ldr	r3, [pc, #396]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b62      	ldr	r3, [pc, #392]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800175e:	2101      	movs	r1, #1
 8001760:	430a      	orrs	r2, r1
 8001762:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001764:	f7ff f85a 	bl	800081c <HAL_GetTick>
 8001768:	0003      	movs	r3, r0
 800176a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800176c:	e008      	b.n	8001780 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800176e:	f7ff f855 	bl	800081c <HAL_GetTick>
 8001772:	0002      	movs	r2, r0
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d901      	bls.n	8001780 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	e297      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001780:	4b59      	ldr	r3, [pc, #356]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2202      	movs	r2, #2
 8001786:	4013      	ands	r3, r2
 8001788:	d0f1      	beq.n	800176e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800178a:	4b57      	ldr	r3, [pc, #348]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	22f8      	movs	r2, #248	; 0xf8
 8001790:	4393      	bics	r3, r2
 8001792:	0019      	movs	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	691b      	ldr	r3, [r3, #16]
 8001798:	00da      	lsls	r2, r3, #3
 800179a:	4b53      	ldr	r3, [pc, #332]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800179c:	430a      	orrs	r2, r1
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	e018      	b.n	80017d4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017a2:	4b51      	ldr	r3, [pc, #324]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	4b50      	ldr	r3, [pc, #320]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80017a8:	2101      	movs	r1, #1
 80017aa:	438a      	bics	r2, r1
 80017ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ae:	f7ff f835 	bl	800081c <HAL_GetTick>
 80017b2:	0003      	movs	r3, r0
 80017b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017b8:	f7ff f830 	bl	800081c <HAL_GetTick>
 80017bc:	0002      	movs	r2, r0
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e272      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ca:	4b47      	ldr	r3, [pc, #284]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2202      	movs	r2, #2
 80017d0:	4013      	ands	r3, r2
 80017d2:	d1f1      	bne.n	80017b8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2208      	movs	r2, #8
 80017da:	4013      	ands	r3, r2
 80017dc:	d036      	beq.n	800184c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d019      	beq.n	800181a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e6:	4b40      	ldr	r3, [pc, #256]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80017e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017ea:	4b3f      	ldr	r3, [pc, #252]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80017ec:	2101      	movs	r1, #1
 80017ee:	430a      	orrs	r2, r1
 80017f0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f2:	f7ff f813 	bl	800081c <HAL_GetTick>
 80017f6:	0003      	movs	r3, r0
 80017f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017fa:	e008      	b.n	800180e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017fc:	f7ff f80e 	bl	800081c <HAL_GetTick>
 8001800:	0002      	movs	r2, r0
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	2b02      	cmp	r3, #2
 8001808:	d901      	bls.n	800180e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e250      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800180e:	4b36      	ldr	r3, [pc, #216]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	2202      	movs	r2, #2
 8001814:	4013      	ands	r3, r2
 8001816:	d0f1      	beq.n	80017fc <HAL_RCC_OscConfig+0x24c>
 8001818:	e018      	b.n	800184c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800181a:	4b33      	ldr	r3, [pc, #204]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800181c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800181e:	4b32      	ldr	r3, [pc, #200]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001820:	2101      	movs	r1, #1
 8001822:	438a      	bics	r2, r1
 8001824:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001826:	f7fe fff9 	bl	800081c <HAL_GetTick>
 800182a:	0003      	movs	r3, r0
 800182c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001830:	f7fe fff4 	bl	800081c <HAL_GetTick>
 8001834:	0002      	movs	r2, r0
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e236      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001842:	4b29      	ldr	r3, [pc, #164]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001846:	2202      	movs	r2, #2
 8001848:	4013      	ands	r3, r2
 800184a:	d1f1      	bne.n	8001830 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2204      	movs	r2, #4
 8001852:	4013      	ands	r3, r2
 8001854:	d100      	bne.n	8001858 <HAL_RCC_OscConfig+0x2a8>
 8001856:	e0b5      	b.n	80019c4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001858:	231f      	movs	r3, #31
 800185a:	18fb      	adds	r3, r7, r3
 800185c:	2200      	movs	r2, #0
 800185e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001860:	4b21      	ldr	r3, [pc, #132]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001862:	69da      	ldr	r2, [r3, #28]
 8001864:	2380      	movs	r3, #128	; 0x80
 8001866:	055b      	lsls	r3, r3, #21
 8001868:	4013      	ands	r3, r2
 800186a:	d111      	bne.n	8001890 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800186c:	4b1e      	ldr	r3, [pc, #120]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800186e:	69da      	ldr	r2, [r3, #28]
 8001870:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 8001872:	2180      	movs	r1, #128	; 0x80
 8001874:	0549      	lsls	r1, r1, #21
 8001876:	430a      	orrs	r2, r1
 8001878:	61da      	str	r2, [r3, #28]
 800187a:	4b1b      	ldr	r3, [pc, #108]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 800187c:	69da      	ldr	r2, [r3, #28]
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	055b      	lsls	r3, r3, #21
 8001882:	4013      	ands	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001888:	231f      	movs	r3, #31
 800188a:	18fb      	adds	r3, r7, r3
 800188c:	2201      	movs	r2, #1
 800188e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001890:	4b18      	ldr	r3, [pc, #96]	; (80018f4 <HAL_RCC_OscConfig+0x344>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	4013      	ands	r3, r2
 800189a:	d11a      	bne.n	80018d2 <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800189c:	4b15      	ldr	r3, [pc, #84]	; (80018f4 <HAL_RCC_OscConfig+0x344>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <HAL_RCC_OscConfig+0x344>)
 80018a2:	2180      	movs	r1, #128	; 0x80
 80018a4:	0049      	lsls	r1, r1, #1
 80018a6:	430a      	orrs	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018aa:	f7fe ffb7 	bl	800081c <HAL_GetTick>
 80018ae:	0003      	movs	r3, r0
 80018b0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018b4:	f7fe ffb2 	bl	800081c <HAL_GetTick>
 80018b8:	0002      	movs	r2, r0
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b64      	cmp	r3, #100	; 0x64
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e1f4      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c6:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <HAL_RCC_OscConfig+0x344>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	2380      	movs	r3, #128	; 0x80
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	4013      	ands	r3, r2
 80018d0:	d0f0      	beq.n	80018b4 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d10e      	bne.n	80018f8 <HAL_RCC_OscConfig+0x348>
 80018da:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80018dc:	6a1a      	ldr	r2, [r3, #32]
 80018de:	4b02      	ldr	r3, [pc, #8]	; (80018e8 <HAL_RCC_OscConfig+0x338>)
 80018e0:	2101      	movs	r1, #1
 80018e2:	430a      	orrs	r2, r1
 80018e4:	621a      	str	r2, [r3, #32]
 80018e6:	e035      	b.n	8001954 <HAL_RCC_OscConfig+0x3a4>
 80018e8:	40021000 	.word	0x40021000
 80018ec:	fffeffff 	.word	0xfffeffff
 80018f0:	fffbffff 	.word	0xfffbffff
 80018f4:	40007000 	.word	0x40007000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d10c      	bne.n	800191a <HAL_RCC_OscConfig+0x36a>
 8001900:	4bca      	ldr	r3, [pc, #808]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001902:	6a1a      	ldr	r2, [r3, #32]
 8001904:	4bc9      	ldr	r3, [pc, #804]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001906:	2101      	movs	r1, #1
 8001908:	438a      	bics	r2, r1
 800190a:	621a      	str	r2, [r3, #32]
 800190c:	4bc7      	ldr	r3, [pc, #796]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 800190e:	6a1a      	ldr	r2, [r3, #32]
 8001910:	4bc6      	ldr	r3, [pc, #792]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001912:	2104      	movs	r1, #4
 8001914:	438a      	bics	r2, r1
 8001916:	621a      	str	r2, [r3, #32]
 8001918:	e01c      	b.n	8001954 <HAL_RCC_OscConfig+0x3a4>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	2b05      	cmp	r3, #5
 8001920:	d10c      	bne.n	800193c <HAL_RCC_OscConfig+0x38c>
 8001922:	4bc2      	ldr	r3, [pc, #776]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001924:	6a1a      	ldr	r2, [r3, #32]
 8001926:	4bc1      	ldr	r3, [pc, #772]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001928:	2104      	movs	r1, #4
 800192a:	430a      	orrs	r2, r1
 800192c:	621a      	str	r2, [r3, #32]
 800192e:	4bbf      	ldr	r3, [pc, #764]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001930:	6a1a      	ldr	r2, [r3, #32]
 8001932:	4bbe      	ldr	r3, [pc, #760]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001934:	2101      	movs	r1, #1
 8001936:	430a      	orrs	r2, r1
 8001938:	621a      	str	r2, [r3, #32]
 800193a:	e00b      	b.n	8001954 <HAL_RCC_OscConfig+0x3a4>
 800193c:	4bbb      	ldr	r3, [pc, #748]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 800193e:	6a1a      	ldr	r2, [r3, #32]
 8001940:	4bba      	ldr	r3, [pc, #744]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001942:	2101      	movs	r1, #1
 8001944:	438a      	bics	r2, r1
 8001946:	621a      	str	r2, [r3, #32]
 8001948:	4bb8      	ldr	r3, [pc, #736]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 800194a:	6a1a      	ldr	r2, [r3, #32]
 800194c:	4bb7      	ldr	r3, [pc, #732]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 800194e:	2104      	movs	r1, #4
 8001950:	438a      	bics	r2, r1
 8001952:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d014      	beq.n	8001986 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800195c:	f7fe ff5e 	bl	800081c <HAL_GetTick>
 8001960:	0003      	movs	r3, r0
 8001962:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001964:	e009      	b.n	800197a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001966:	f7fe ff59 	bl	800081c <HAL_GetTick>
 800196a:	0002      	movs	r2, r0
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	4aaf      	ldr	r2, [pc, #700]	; (8001c30 <HAL_RCC_OscConfig+0x680>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e19a      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800197a:	4bac      	ldr	r3, [pc, #688]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 800197c:	6a1b      	ldr	r3, [r3, #32]
 800197e:	2202      	movs	r2, #2
 8001980:	4013      	ands	r3, r2
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x3b6>
 8001984:	e013      	b.n	80019ae <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001986:	f7fe ff49 	bl	800081c <HAL_GetTick>
 800198a:	0003      	movs	r3, r0
 800198c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800198e:	e009      	b.n	80019a4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001990:	f7fe ff44 	bl	800081c <HAL_GetTick>
 8001994:	0002      	movs	r2, r0
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	4aa5      	ldr	r2, [pc, #660]	; (8001c30 <HAL_RCC_OscConfig+0x680>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e185      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019a4:	4ba1      	ldr	r3, [pc, #644]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 80019a6:	6a1b      	ldr	r3, [r3, #32]
 80019a8:	2202      	movs	r2, #2
 80019aa:	4013      	ands	r3, r2
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019ae:	231f      	movs	r3, #31
 80019b0:	18fb      	adds	r3, r7, r3
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d105      	bne.n	80019c4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019b8:	4b9c      	ldr	r3, [pc, #624]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 80019ba:	69da      	ldr	r2, [r3, #28]
 80019bc:	4b9b      	ldr	r3, [pc, #620]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 80019be:	499d      	ldr	r1, [pc, #628]	; (8001c34 <HAL_RCC_OscConfig+0x684>)
 80019c0:	400a      	ands	r2, r1
 80019c2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2210      	movs	r2, #16
 80019ca:	4013      	ands	r3, r2
 80019cc:	d063      	beq.n	8001a96 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	695b      	ldr	r3, [r3, #20]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d12a      	bne.n	8001a2c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80019d6:	4b95      	ldr	r3, [pc, #596]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 80019d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019da:	4b94      	ldr	r3, [pc, #592]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 80019dc:	2104      	movs	r1, #4
 80019de:	430a      	orrs	r2, r1
 80019e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80019e2:	4b92      	ldr	r3, [pc, #584]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 80019e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019e6:	4b91      	ldr	r3, [pc, #580]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 80019e8:	2101      	movs	r1, #1
 80019ea:	430a      	orrs	r2, r1
 80019ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7fe ff15 	bl	800081c <HAL_GetTick>
 80019f2:	0003      	movs	r3, r0
 80019f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80019f8:	f7fe ff10 	bl	800081c <HAL_GetTick>
 80019fc:	0002      	movs	r2, r0
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e152      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a0a:	4b88      	ldr	r3, [pc, #544]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a0e:	2202      	movs	r2, #2
 8001a10:	4013      	ands	r3, r2
 8001a12:	d0f1      	beq.n	80019f8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a14:	4b85      	ldr	r3, [pc, #532]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a18:	22f8      	movs	r2, #248	; 0xf8
 8001a1a:	4393      	bics	r3, r2
 8001a1c:	0019      	movs	r1, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	699b      	ldr	r3, [r3, #24]
 8001a22:	00da      	lsls	r2, r3, #3
 8001a24:	4b81      	ldr	r3, [pc, #516]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a26:	430a      	orrs	r2, r1
 8001a28:	635a      	str	r2, [r3, #52]	; 0x34
 8001a2a:	e034      	b.n	8001a96 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	695b      	ldr	r3, [r3, #20]
 8001a30:	3305      	adds	r3, #5
 8001a32:	d111      	bne.n	8001a58 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001a34:	4b7d      	ldr	r3, [pc, #500]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a38:	4b7c      	ldr	r3, [pc, #496]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a3a:	2104      	movs	r1, #4
 8001a3c:	438a      	bics	r2, r1
 8001a3e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a40:	4b7a      	ldr	r3, [pc, #488]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a44:	22f8      	movs	r2, #248	; 0xf8
 8001a46:	4393      	bics	r3, r2
 8001a48:	0019      	movs	r1, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	00da      	lsls	r2, r3, #3
 8001a50:	4b76      	ldr	r3, [pc, #472]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a52:	430a      	orrs	r2, r1
 8001a54:	635a      	str	r2, [r3, #52]	; 0x34
 8001a56:	e01e      	b.n	8001a96 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a58:	4b74      	ldr	r3, [pc, #464]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a5c:	4b73      	ldr	r3, [pc, #460]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a5e:	2104      	movs	r1, #4
 8001a60:	430a      	orrs	r2, r1
 8001a62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001a64:	4b71      	ldr	r3, [pc, #452]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a68:	4b70      	ldr	r3, [pc, #448]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	438a      	bics	r2, r1
 8001a6e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a70:	f7fe fed4 	bl	800081c <HAL_GetTick>
 8001a74:	0003      	movs	r3, r0
 8001a76:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001a78:	e008      	b.n	8001a8c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001a7a:	f7fe fecf 	bl	800081c <HAL_GetTick>
 8001a7e:	0002      	movs	r2, r0
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d901      	bls.n	8001a8c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e111      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001a8c:	4b67      	ldr	r3, [pc, #412]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a90:	2202      	movs	r2, #2
 8001a92:	4013      	ands	r3, r2
 8001a94:	d1f1      	bne.n	8001a7a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2220      	movs	r2, #32
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d05c      	beq.n	8001b5a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001aa0:	4b62      	ldr	r3, [pc, #392]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	220c      	movs	r2, #12
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	2b0c      	cmp	r3, #12
 8001aaa:	d00e      	beq.n	8001aca <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001aac:	4b5f      	ldr	r3, [pc, #380]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	220c      	movs	r2, #12
 8001ab2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d114      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001ab8:	4b5c      	ldr	r3, [pc, #368]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001aba:	685a      	ldr	r2, [r3, #4]
 8001abc:	23c0      	movs	r3, #192	; 0xc0
 8001abe:	025b      	lsls	r3, r3, #9
 8001ac0:	401a      	ands	r2, r3
 8001ac2:	23c0      	movs	r3, #192	; 0xc0
 8001ac4:	025b      	lsls	r3, r3, #9
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d10b      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001aca:	4b58      	ldr	r3, [pc, #352]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001acc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ace:	2380      	movs	r3, #128	; 0x80
 8001ad0:	025b      	lsls	r3, r3, #9
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	d040      	beq.n	8001b58 <HAL_RCC_OscConfig+0x5a8>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d03c      	beq.n	8001b58 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e0e6      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a1b      	ldr	r3, [r3, #32]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d01b      	beq.n	8001b22 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001aea:	4b50      	ldr	r3, [pc, #320]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001aec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aee:	4b4f      	ldr	r3, [pc, #316]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001af0:	2180      	movs	r1, #128	; 0x80
 8001af2:	0249      	lsls	r1, r1, #9
 8001af4:	430a      	orrs	r2, r1
 8001af6:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af8:	f7fe fe90 	bl	800081c <HAL_GetTick>
 8001afc:	0003      	movs	r3, r0
 8001afe:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b00:	e008      	b.n	8001b14 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b02:	f7fe fe8b 	bl	800081c <HAL_GetTick>
 8001b06:	0002      	movs	r2, r0
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e0cd      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b14:	4b45      	ldr	r3, [pc, #276]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001b16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	025b      	lsls	r3, r3, #9
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d0f0      	beq.n	8001b02 <HAL_RCC_OscConfig+0x552>
 8001b20:	e01b      	b.n	8001b5a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001b22:	4b42      	ldr	r3, [pc, #264]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001b24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b26:	4b41      	ldr	r3, [pc, #260]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001b28:	4943      	ldr	r1, [pc, #268]	; (8001c38 <HAL_RCC_OscConfig+0x688>)
 8001b2a:	400a      	ands	r2, r1
 8001b2c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2e:	f7fe fe75 	bl	800081c <HAL_GetTick>
 8001b32:	0003      	movs	r3, r0
 8001b34:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b38:	f7fe fe70 	bl	800081c <HAL_GetTick>
 8001b3c:	0002      	movs	r2, r0
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e0b2      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001b4a:	4b38      	ldr	r3, [pc, #224]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001b4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b4e:	2380      	movs	r3, #128	; 0x80
 8001b50:	025b      	lsls	r3, r3, #9
 8001b52:	4013      	ands	r3, r2
 8001b54:	d1f0      	bne.n	8001b38 <HAL_RCC_OscConfig+0x588>
 8001b56:	e000      	b.n	8001b5a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001b58:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d100      	bne.n	8001b64 <HAL_RCC_OscConfig+0x5b4>
 8001b62:	e0a4      	b.n	8001cae <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b64:	4b31      	ldr	r3, [pc, #196]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	220c      	movs	r2, #12
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d100      	bne.n	8001b72 <HAL_RCC_OscConfig+0x5c2>
 8001b70:	e078      	b.n	8001c64 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d14c      	bne.n	8001c14 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b7a:	4b2c      	ldr	r3, [pc, #176]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	4b2b      	ldr	r3, [pc, #172]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001b80:	492e      	ldr	r1, [pc, #184]	; (8001c3c <HAL_RCC_OscConfig+0x68c>)
 8001b82:	400a      	ands	r2, r1
 8001b84:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b86:	f7fe fe49 	bl	800081c <HAL_GetTick>
 8001b8a:	0003      	movs	r3, r0
 8001b8c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b90:	f7fe fe44 	bl	800081c <HAL_GetTick>
 8001b94:	0002      	movs	r2, r0
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e086      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba2:	4b22      	ldr	r3, [pc, #136]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	2380      	movs	r3, #128	; 0x80
 8001ba8:	049b      	lsls	r3, r3, #18
 8001baa:	4013      	ands	r3, r2
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bae:	4b1f      	ldr	r3, [pc, #124]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bb2:	220f      	movs	r2, #15
 8001bb4:	4393      	bics	r3, r2
 8001bb6:	0019      	movs	r1, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bbc:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bc2:	4b1a      	ldr	r3, [pc, #104]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	4a1e      	ldr	r2, [pc, #120]	; (8001c40 <HAL_RCC_OscConfig+0x690>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	0019      	movs	r1, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	4b15      	ldr	r3, [pc, #84]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bdc:	4b13      	ldr	r3, [pc, #76]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4b12      	ldr	r3, [pc, #72]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001be2:	2180      	movs	r1, #128	; 0x80
 8001be4:	0449      	lsls	r1, r1, #17
 8001be6:	430a      	orrs	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bea:	f7fe fe17 	bl	800081c <HAL_GetTick>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bf4:	f7fe fe12 	bl	800081c <HAL_GetTick>
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e054      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	2380      	movs	r3, #128	; 0x80
 8001c0c:	049b      	lsls	r3, r3, #18
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d0f0      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x644>
 8001c12:	e04c      	b.n	8001cae <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c14:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <HAL_RCC_OscConfig+0x67c>)
 8001c1a:	4908      	ldr	r1, [pc, #32]	; (8001c3c <HAL_RCC_OscConfig+0x68c>)
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c20:	f7fe fdfc 	bl	800081c <HAL_GetTick>
 8001c24:	0003      	movs	r3, r0
 8001c26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c28:	e015      	b.n	8001c56 <HAL_RCC_OscConfig+0x6a6>
 8001c2a:	46c0      	nop			; (mov r8, r8)
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	00001388 	.word	0x00001388
 8001c34:	efffffff 	.word	0xefffffff
 8001c38:	fffeffff 	.word	0xfffeffff
 8001c3c:	feffffff 	.word	0xfeffffff
 8001c40:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c44:	f7fe fdea 	bl	800081c <HAL_GetTick>
 8001c48:	0002      	movs	r2, r0
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e02c      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c56:	4b18      	ldr	r3, [pc, #96]	; (8001cb8 <HAL_RCC_OscConfig+0x708>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	2380      	movs	r3, #128	; 0x80
 8001c5c:	049b      	lsls	r3, r3, #18
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x694>
 8001c62:	e024      	b.n	8001cae <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d101      	bne.n	8001c70 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e01f      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001c70:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <HAL_RCC_OscConfig+0x708>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001c76:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <HAL_RCC_OscConfig+0x708>)
 8001c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c7a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	23c0      	movs	r3, #192	; 0xc0
 8001c80:	025b      	lsls	r3, r3, #9
 8001c82:	401a      	ands	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d10e      	bne.n	8001caa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	220f      	movs	r2, #15
 8001c90:	401a      	ands	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d107      	bne.n	8001caa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	23f0      	movs	r3, #240	; 0xf0
 8001c9e:	039b      	lsls	r3, r3, #14
 8001ca0:	401a      	ands	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d001      	beq.n	8001cae <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e000      	b.n	8001cb0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	b008      	add	sp, #32
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40021000 	.word	0x40021000

08001cbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e0bf      	b.n	8001e50 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cd0:	4b61      	ldr	r3, [pc, #388]	; (8001e58 <HAL_RCC_ClockConfig+0x19c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d911      	bls.n	8001d02 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cde:	4b5e      	ldr	r3, [pc, #376]	; (8001e58 <HAL_RCC_ClockConfig+0x19c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	4393      	bics	r3, r2
 8001ce6:	0019      	movs	r1, r3
 8001ce8:	4b5b      	ldr	r3, [pc, #364]	; (8001e58 <HAL_RCC_ClockConfig+0x19c>)
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	430a      	orrs	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cf0:	4b59      	ldr	r3, [pc, #356]	; (8001e58 <HAL_RCC_ClockConfig+0x19c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	683a      	ldr	r2, [r7, #0]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d001      	beq.n	8001d02 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e0a6      	b.n	8001e50 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2202      	movs	r2, #2
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d015      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2204      	movs	r2, #4
 8001d12:	4013      	ands	r3, r2
 8001d14:	d006      	beq.n	8001d24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001d16:	4b51      	ldr	r3, [pc, #324]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	4b50      	ldr	r3, [pc, #320]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d1c:	21e0      	movs	r1, #224	; 0xe0
 8001d1e:	00c9      	lsls	r1, r1, #3
 8001d20:	430a      	orrs	r2, r1
 8001d22:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d24:	4b4d      	ldr	r3, [pc, #308]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	22f0      	movs	r2, #240	; 0xf0
 8001d2a:	4393      	bics	r3, r2
 8001d2c:	0019      	movs	r1, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	4b4a      	ldr	r3, [pc, #296]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d34:	430a      	orrs	r2, r1
 8001d36:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d04c      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d107      	bne.n	8001d5a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4a:	4b44      	ldr	r3, [pc, #272]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	2380      	movs	r3, #128	; 0x80
 8001d50:	029b      	lsls	r3, r3, #10
 8001d52:	4013      	ands	r3, r2
 8001d54:	d120      	bne.n	8001d98 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e07a      	b.n	8001e50 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d107      	bne.n	8001d72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d62:	4b3e      	ldr	r3, [pc, #248]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	049b      	lsls	r3, r3, #18
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d114      	bne.n	8001d98 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e06e      	b.n	8001e50 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b03      	cmp	r3, #3
 8001d78:	d107      	bne.n	8001d8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001d7a:	4b38      	ldr	r3, [pc, #224]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d7e:	2380      	movs	r3, #128	; 0x80
 8001d80:	025b      	lsls	r3, r3, #9
 8001d82:	4013      	ands	r3, r2
 8001d84:	d108      	bne.n	8001d98 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e062      	b.n	8001e50 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d8a:	4b34      	ldr	r3, [pc, #208]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2202      	movs	r2, #2
 8001d90:	4013      	ands	r3, r2
 8001d92:	d101      	bne.n	8001d98 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e05b      	b.n	8001e50 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d98:	4b30      	ldr	r3, [pc, #192]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	2203      	movs	r2, #3
 8001d9e:	4393      	bics	r3, r2
 8001da0:	0019      	movs	r1, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	4b2d      	ldr	r3, [pc, #180]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001da8:	430a      	orrs	r2, r1
 8001daa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dac:	f7fe fd36 	bl	800081c <HAL_GetTick>
 8001db0:	0003      	movs	r3, r0
 8001db2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db4:	e009      	b.n	8001dca <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db6:	f7fe fd31 	bl	800081c <HAL_GetTick>
 8001dba:	0002      	movs	r2, r0
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	4a27      	ldr	r2, [pc, #156]	; (8001e60 <HAL_RCC_ClockConfig+0x1a4>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e042      	b.n	8001e50 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dca:	4b24      	ldr	r3, [pc, #144]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	220c      	movs	r2, #12
 8001dd0:	401a      	ands	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d1ec      	bne.n	8001db6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ddc:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <HAL_RCC_ClockConfig+0x19c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2201      	movs	r2, #1
 8001de2:	4013      	ands	r3, r2
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d211      	bcs.n	8001e0e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dea:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <HAL_RCC_ClockConfig+0x19c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2201      	movs	r2, #1
 8001df0:	4393      	bics	r3, r2
 8001df2:	0019      	movs	r1, r3
 8001df4:	4b18      	ldr	r3, [pc, #96]	; (8001e58 <HAL_RCC_ClockConfig+0x19c>)
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfc:	4b16      	ldr	r3, [pc, #88]	; (8001e58 <HAL_RCC_ClockConfig+0x19c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2201      	movs	r2, #1
 8001e02:	4013      	ands	r3, r2
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d001      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e020      	b.n	8001e50 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2204      	movs	r2, #4
 8001e14:	4013      	ands	r3, r2
 8001e16:	d009      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001e18:	4b10      	ldr	r3, [pc, #64]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	4a11      	ldr	r2, [pc, #68]	; (8001e64 <HAL_RCC_ClockConfig+0x1a8>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	0019      	movs	r1, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	68da      	ldr	r2, [r3, #12]
 8001e26:	4b0d      	ldr	r3, [pc, #52]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e2c:	f000 f820 	bl	8001e70 <HAL_RCC_GetSysClockFreq>
 8001e30:	0001      	movs	r1, r0
 8001e32:	4b0a      	ldr	r3, [pc, #40]	; (8001e5c <HAL_RCC_ClockConfig+0x1a0>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	091b      	lsrs	r3, r3, #4
 8001e38:	220f      	movs	r2, #15
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	4a0a      	ldr	r2, [pc, #40]	; (8001e68 <HAL_RCC_ClockConfig+0x1ac>)
 8001e3e:	5cd3      	ldrb	r3, [r2, r3]
 8001e40:	000a      	movs	r2, r1
 8001e42:	40da      	lsrs	r2, r3
 8001e44:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <HAL_RCC_ClockConfig+0x1b0>)
 8001e46:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f7fe fca1 	bl	8000790 <HAL_InitTick>
  
  return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	0018      	movs	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	b004      	add	sp, #16
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40022000 	.word	0x40022000
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	00001388 	.word	0x00001388
 8001e64:	fffff8ff 	.word	0xfffff8ff
 8001e68:	08002df0 	.word	0x08002df0
 8001e6c:	20000000 	.word	0x20000000

08001e70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e70:	b590      	push	{r4, r7, lr}
 8001e72:	b08f      	sub	sp, #60	; 0x3c
 8001e74:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001e76:	2314      	movs	r3, #20
 8001e78:	18fb      	adds	r3, r7, r3
 8001e7a:	4a37      	ldr	r2, [pc, #220]	; (8001f58 <HAL_RCC_GetSysClockFreq+0xe8>)
 8001e7c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001e7e:	c313      	stmia	r3!, {r0, r1, r4}
 8001e80:	6812      	ldr	r2, [r2, #0]
 8001e82:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	4a35      	ldr	r2, [pc, #212]	; (8001f5c <HAL_RCC_GetSysClockFreq+0xec>)
 8001e88:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001e8a:	c313      	stmia	r3!, {r0, r1, r4}
 8001e8c:	6812      	ldr	r2, [r2, #0]
 8001e8e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e94:	2300      	movs	r3, #0
 8001e96:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e98:	2300      	movs	r3, #0
 8001e9a:	637b      	str	r3, [r7, #52]	; 0x34
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001ea4:	4b2e      	ldr	r3, [pc, #184]	; (8001f60 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eac:	220c      	movs	r2, #12
 8001eae:	4013      	ands	r3, r2
 8001eb0:	2b08      	cmp	r3, #8
 8001eb2:	d006      	beq.n	8001ec2 <HAL_RCC_GetSysClockFreq+0x52>
 8001eb4:	2b0c      	cmp	r3, #12
 8001eb6:	d043      	beq.n	8001f40 <HAL_RCC_GetSysClockFreq+0xd0>
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d144      	bne.n	8001f46 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ebc:	4b29      	ldr	r3, [pc, #164]	; (8001f64 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001ebe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ec0:	e044      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ec4:	0c9b      	lsrs	r3, r3, #18
 8001ec6:	220f      	movs	r2, #15
 8001ec8:	4013      	ands	r3, r2
 8001eca:	2214      	movs	r2, #20
 8001ecc:	18ba      	adds	r2, r7, r2
 8001ece:	5cd3      	ldrb	r3, [r2, r3]
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001ed2:	4b23      	ldr	r3, [pc, #140]	; (8001f60 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed6:	220f      	movs	r2, #15
 8001ed8:	4013      	ands	r3, r2
 8001eda:	1d3a      	adds	r2, r7, #4
 8001edc:	5cd3      	ldrb	r3, [r2, r3]
 8001ede:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001ee0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ee2:	23c0      	movs	r3, #192	; 0xc0
 8001ee4:	025b      	lsls	r3, r3, #9
 8001ee6:	401a      	ands	r2, r3
 8001ee8:	2380      	movs	r3, #128	; 0x80
 8001eea:	025b      	lsls	r3, r3, #9
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d109      	bne.n	8001f04 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ef0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ef2:	481c      	ldr	r0, [pc, #112]	; (8001f64 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001ef4:	f7fe f908 	bl	8000108 <__udivsi3>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	001a      	movs	r2, r3
 8001efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efe:	4353      	muls	r3, r2
 8001f00:	637b      	str	r3, [r7, #52]	; 0x34
 8001f02:	e01a      	b.n	8001f3a <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001f04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f06:	23c0      	movs	r3, #192	; 0xc0
 8001f08:	025b      	lsls	r3, r3, #9
 8001f0a:	401a      	ands	r2, r3
 8001f0c:	23c0      	movs	r3, #192	; 0xc0
 8001f0e:	025b      	lsls	r3, r3, #9
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d109      	bne.n	8001f28 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f16:	4814      	ldr	r0, [pc, #80]	; (8001f68 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f18:	f7fe f8f6 	bl	8000108 <__udivsi3>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	001a      	movs	r2, r3
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	4353      	muls	r3, r2
 8001f24:	637b      	str	r3, [r7, #52]	; 0x34
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f2a:	480e      	ldr	r0, [pc, #56]	; (8001f64 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001f2c:	f7fe f8ec 	bl	8000108 <__udivsi3>
 8001f30:	0003      	movs	r3, r0
 8001f32:	001a      	movs	r2, r3
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	4353      	muls	r3, r2
 8001f38:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f3c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f3e:	e005      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001f40:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f42:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f44:	e002      	b.n	8001f4c <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001f48:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f4a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001f4e:	0018      	movs	r0, r3
 8001f50:	46bd      	mov	sp, r7
 8001f52:	b00f      	add	sp, #60	; 0x3c
 8001f54:	bd90      	pop	{r4, r7, pc}
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	08002dd0 	.word	0x08002dd0
 8001f5c:	08002de0 	.word	0x08002de0
 8001f60:	40021000 	.word	0x40021000
 8001f64:	007a1200 	.word	0x007a1200
 8001f68:	02dc6c00 	.word	0x02dc6c00

08001f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f70:	4b02      	ldr	r3, [pc, #8]	; (8001f7c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	0018      	movs	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	46c0      	nop			; (mov r8, r8)
 8001f7c:	20000000 	.word	0x20000000

08001f80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001f84:	f7ff fff2 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001f88:	0001      	movs	r1, r0
 8001f8a:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	0a1b      	lsrs	r3, r3, #8
 8001f90:	2207      	movs	r2, #7
 8001f92:	4013      	ands	r3, r2
 8001f94:	4a04      	ldr	r2, [pc, #16]	; (8001fa8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f96:	5cd3      	ldrb	r3, [r2, r3]
 8001f98:	40d9      	lsrs	r1, r3
 8001f9a:	000b      	movs	r3, r1
}    
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	46c0      	nop			; (mov r8, r8)
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	08002e00 	.word	0x08002e00

08001fac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	2380      	movs	r3, #128	; 0x80
 8001fc2:	025b      	lsls	r3, r3, #9
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d100      	bne.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001fc8:	e08f      	b.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001fca:	2317      	movs	r3, #23
 8001fcc:	18fb      	adds	r3, r7, r3
 8001fce:	2200      	movs	r2, #0
 8001fd0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fd2:	4b6f      	ldr	r3, [pc, #444]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fd4:	69da      	ldr	r2, [r3, #28]
 8001fd6:	2380      	movs	r3, #128	; 0x80
 8001fd8:	055b      	lsls	r3, r3, #21
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d111      	bne.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fde:	4b6c      	ldr	r3, [pc, #432]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fe0:	69da      	ldr	r2, [r3, #28]
 8001fe2:	4b6b      	ldr	r3, [pc, #428]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fe4:	2180      	movs	r1, #128	; 0x80
 8001fe6:	0549      	lsls	r1, r1, #21
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	61da      	str	r2, [r3, #28]
 8001fec:	4b68      	ldr	r3, [pc, #416]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fee:	69da      	ldr	r2, [r3, #28]
 8001ff0:	2380      	movs	r3, #128	; 0x80
 8001ff2:	055b      	lsls	r3, r3, #21
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ffa:	2317      	movs	r3, #23
 8001ffc:	18fb      	adds	r3, r7, r3
 8001ffe:	2201      	movs	r2, #1
 8002000:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002002:	4b64      	ldr	r3, [pc, #400]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	2380      	movs	r3, #128	; 0x80
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	4013      	ands	r3, r2
 800200c:	d11a      	bne.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800200e:	4b61      	ldr	r3, [pc, #388]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	4b60      	ldr	r3, [pc, #384]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002014:	2180      	movs	r1, #128	; 0x80
 8002016:	0049      	lsls	r1, r1, #1
 8002018:	430a      	orrs	r2, r1
 800201a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800201c:	f7fe fbfe 	bl	800081c <HAL_GetTick>
 8002020:	0003      	movs	r3, r0
 8002022:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002024:	e008      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002026:	f7fe fbf9 	bl	800081c <HAL_GetTick>
 800202a:	0002      	movs	r2, r0
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b64      	cmp	r3, #100	; 0x64
 8002032:	d901      	bls.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e0a6      	b.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002038:	4b56      	ldr	r3, [pc, #344]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	4013      	ands	r3, r2
 8002042:	d0f0      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002044:	4b52      	ldr	r3, [pc, #328]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002046:	6a1a      	ldr	r2, [r3, #32]
 8002048:	23c0      	movs	r3, #192	; 0xc0
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4013      	ands	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d034      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	23c0      	movs	r3, #192	; 0xc0
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4013      	ands	r3, r2
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	429a      	cmp	r2, r3
 8002064:	d02c      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002066:	4b4a      	ldr	r3, [pc, #296]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	4a4b      	ldr	r2, [pc, #300]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800206c:	4013      	ands	r3, r2
 800206e:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002070:	4b47      	ldr	r3, [pc, #284]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002072:	6a1a      	ldr	r2, [r3, #32]
 8002074:	4b46      	ldr	r3, [pc, #280]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002076:	2180      	movs	r1, #128	; 0x80
 8002078:	0249      	lsls	r1, r1, #9
 800207a:	430a      	orrs	r2, r1
 800207c:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800207e:	4b44      	ldr	r3, [pc, #272]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002080:	6a1a      	ldr	r2, [r3, #32]
 8002082:	4b43      	ldr	r3, [pc, #268]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002084:	4945      	ldr	r1, [pc, #276]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002086:	400a      	ands	r2, r1
 8002088:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800208a:	4b41      	ldr	r3, [pc, #260]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2201      	movs	r2, #1
 8002094:	4013      	ands	r3, r2
 8002096:	d013      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002098:	f7fe fbc0 	bl	800081c <HAL_GetTick>
 800209c:	0003      	movs	r3, r0
 800209e:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a0:	e009      	b.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a2:	f7fe fbbb 	bl	800081c <HAL_GetTick>
 80020a6:	0002      	movs	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	4a3c      	ldr	r2, [pc, #240]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d901      	bls.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e067      	b.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b6:	4b36      	ldr	r3, [pc, #216]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	2202      	movs	r2, #2
 80020bc:	4013      	ands	r3, r2
 80020be:	d0f0      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020c0:	4b33      	ldr	r3, [pc, #204]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	4a34      	ldr	r2, [pc, #208]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	0019      	movs	r1, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685a      	ldr	r2, [r3, #4]
 80020ce:	4b30      	ldr	r3, [pc, #192]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020d0:	430a      	orrs	r2, r1
 80020d2:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020d4:	2317      	movs	r3, #23
 80020d6:	18fb      	adds	r3, r7, r3
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d105      	bne.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020de:	4b2c      	ldr	r3, [pc, #176]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020e0:	69da      	ldr	r2, [r3, #28]
 80020e2:	4b2b      	ldr	r3, [pc, #172]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020e4:	492f      	ldr	r1, [pc, #188]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80020e6:	400a      	ands	r2, r1
 80020e8:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2201      	movs	r2, #1
 80020f0:	4013      	ands	r3, r2
 80020f2:	d009      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020f4:	4b26      	ldr	r3, [pc, #152]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f8:	2203      	movs	r2, #3
 80020fa:	4393      	bics	r3, r2
 80020fc:	0019      	movs	r1, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	4b23      	ldr	r3, [pc, #140]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002104:	430a      	orrs	r2, r1
 8002106:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2202      	movs	r2, #2
 800210e:	4013      	ands	r3, r2
 8002110:	d009      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002112:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	4a24      	ldr	r2, [pc, #144]	; (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002118:	4013      	ands	r3, r2
 800211a:	0019      	movs	r1, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68da      	ldr	r2, [r3, #12]
 8002120:	4b1b      	ldr	r3, [pc, #108]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002122:	430a      	orrs	r2, r1
 8002124:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2220      	movs	r2, #32
 800212c:	4013      	ands	r3, r2
 800212e:	d009      	beq.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002130:	4b17      	ldr	r3, [pc, #92]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002134:	2210      	movs	r2, #16
 8002136:	4393      	bics	r3, r2
 8002138:	0019      	movs	r1, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	691a      	ldr	r2, [r3, #16]
 800213e:	4b14      	ldr	r3, [pc, #80]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002140:	430a      	orrs	r2, r1
 8002142:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	2380      	movs	r3, #128	; 0x80
 800214a:	029b      	lsls	r3, r3, #10
 800214c:	4013      	ands	r3, r2
 800214e:	d009      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002150:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002154:	2280      	movs	r2, #128	; 0x80
 8002156:	4393      	bics	r3, r2
 8002158:	0019      	movs	r1, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	699a      	ldr	r2, [r3, #24]
 800215e:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002160:	430a      	orrs	r2, r1
 8002162:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	2380      	movs	r3, #128	; 0x80
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	4013      	ands	r3, r2
 800216e:	d009      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002170:	4b07      	ldr	r3, [pc, #28]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002174:	2240      	movs	r2, #64	; 0x40
 8002176:	4393      	bics	r3, r2
 8002178:	0019      	movs	r1, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	695a      	ldr	r2, [r3, #20]
 800217e:	4b04      	ldr	r3, [pc, #16]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002180:	430a      	orrs	r2, r1
 8002182:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002184:	2300      	movs	r3, #0
}
 8002186:	0018      	movs	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	b006      	add	sp, #24
 800218c:	bd80      	pop	{r7, pc}
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	40021000 	.word	0x40021000
 8002194:	40007000 	.word	0x40007000
 8002198:	fffffcff 	.word	0xfffffcff
 800219c:	fffeffff 	.word	0xfffeffff
 80021a0:	00001388 	.word	0x00001388
 80021a4:	efffffff 	.word	0xefffffff
 80021a8:	fffcffff 	.word	0xfffcffff

080021ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e044      	b.n	8002248 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d107      	bne.n	80021d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2274      	movs	r2, #116	; 0x74
 80021ca:	2100      	movs	r1, #0
 80021cc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	0018      	movs	r0, r3
 80021d2:	f7fe fa37 	bl	8000644 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2224      	movs	r2, #36	; 0x24
 80021da:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2101      	movs	r1, #1
 80021e8:	438a      	bics	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	0018      	movs	r0, r3
 80021f0:	f000 f830 	bl	8002254 <UART_SetConfig>
 80021f4:	0003      	movs	r3, r0
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d101      	bne.n	80021fe <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e024      	b.n	8002248 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	0018      	movs	r0, r3
 800220a:	f000 f9a7 	bl	800255c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	490d      	ldr	r1, [pc, #52]	; (8002250 <HAL_UART_Init+0xa4>)
 800221a:	400a      	ands	r2, r1
 800221c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689a      	ldr	r2, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	212a      	movs	r1, #42	; 0x2a
 800222a:	438a      	bics	r2, r1
 800222c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2101      	movs	r1, #1
 800223a:	430a      	orrs	r2, r1
 800223c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	0018      	movs	r0, r3
 8002242:	f000 fa3f 	bl	80026c4 <UART_CheckIdleState>
 8002246:	0003      	movs	r3, r0
}
 8002248:	0018      	movs	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	b002      	add	sp, #8
 800224e:	bd80      	pop	{r7, pc}
 8002250:	ffffb7ff 	.word	0xffffb7ff

08002254 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800225c:	231e      	movs	r3, #30
 800225e:	18fb      	adds	r3, r7, r3
 8002260:	2200      	movs	r2, #0
 8002262:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	431a      	orrs	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	431a      	orrs	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	4313      	orrs	r3, r2
 800227a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4aac      	ldr	r2, [pc, #688]	; (8002534 <UART_SetConfig+0x2e0>)
 8002284:	4013      	ands	r3, r2
 8002286:	0019      	movs	r1, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	697a      	ldr	r2, [r7, #20]
 800228e:	430a      	orrs	r2, r1
 8002290:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	4aa7      	ldr	r2, [pc, #668]	; (8002538 <UART_SetConfig+0x2e4>)
 800229a:	4013      	ands	r3, r2
 800229c:	0019      	movs	r1, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a1b      	ldr	r3, [r3, #32]
 80022b4:	697a      	ldr	r2, [r7, #20]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	4a9e      	ldr	r2, [pc, #632]	; (800253c <UART_SetConfig+0x2e8>)
 80022c2:	4013      	ands	r3, r2
 80022c4:	0019      	movs	r1, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a9a      	ldr	r2, [pc, #616]	; (8002540 <UART_SetConfig+0x2ec>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d125      	bne.n	8002326 <UART_SetConfig+0xd2>
 80022da:	4b9a      	ldr	r3, [pc, #616]	; (8002544 <UART_SetConfig+0x2f0>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	2203      	movs	r2, #3
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d00f      	beq.n	8002306 <UART_SetConfig+0xb2>
 80022e6:	d304      	bcc.n	80022f2 <UART_SetConfig+0x9e>
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d011      	beq.n	8002310 <UART_SetConfig+0xbc>
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	d005      	beq.n	80022fc <UART_SetConfig+0xa8>
 80022f0:	e013      	b.n	800231a <UART_SetConfig+0xc6>
 80022f2:	231f      	movs	r3, #31
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	2200      	movs	r2, #0
 80022f8:	701a      	strb	r2, [r3, #0]
 80022fa:	e064      	b.n	80023c6 <UART_SetConfig+0x172>
 80022fc:	231f      	movs	r3, #31
 80022fe:	18fb      	adds	r3, r7, r3
 8002300:	2202      	movs	r2, #2
 8002302:	701a      	strb	r2, [r3, #0]
 8002304:	e05f      	b.n	80023c6 <UART_SetConfig+0x172>
 8002306:	231f      	movs	r3, #31
 8002308:	18fb      	adds	r3, r7, r3
 800230a:	2204      	movs	r2, #4
 800230c:	701a      	strb	r2, [r3, #0]
 800230e:	e05a      	b.n	80023c6 <UART_SetConfig+0x172>
 8002310:	231f      	movs	r3, #31
 8002312:	18fb      	adds	r3, r7, r3
 8002314:	2208      	movs	r2, #8
 8002316:	701a      	strb	r2, [r3, #0]
 8002318:	e055      	b.n	80023c6 <UART_SetConfig+0x172>
 800231a:	231f      	movs	r3, #31
 800231c:	18fb      	adds	r3, r7, r3
 800231e:	2210      	movs	r2, #16
 8002320:	701a      	strb	r2, [r3, #0]
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	e04f      	b.n	80023c6 <UART_SetConfig+0x172>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a87      	ldr	r2, [pc, #540]	; (8002548 <UART_SetConfig+0x2f4>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d132      	bne.n	8002396 <UART_SetConfig+0x142>
 8002330:	4b84      	ldr	r3, [pc, #528]	; (8002544 <UART_SetConfig+0x2f0>)
 8002332:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002334:	23c0      	movs	r3, #192	; 0xc0
 8002336:	029b      	lsls	r3, r3, #10
 8002338:	4013      	ands	r3, r2
 800233a:	2280      	movs	r2, #128	; 0x80
 800233c:	0252      	lsls	r2, r2, #9
 800233e:	4293      	cmp	r3, r2
 8002340:	d019      	beq.n	8002376 <UART_SetConfig+0x122>
 8002342:	2280      	movs	r2, #128	; 0x80
 8002344:	0252      	lsls	r2, r2, #9
 8002346:	4293      	cmp	r3, r2
 8002348:	d802      	bhi.n	8002350 <UART_SetConfig+0xfc>
 800234a:	2b00      	cmp	r3, #0
 800234c:	d009      	beq.n	8002362 <UART_SetConfig+0x10e>
 800234e:	e01c      	b.n	800238a <UART_SetConfig+0x136>
 8002350:	2280      	movs	r2, #128	; 0x80
 8002352:	0292      	lsls	r2, r2, #10
 8002354:	4293      	cmp	r3, r2
 8002356:	d013      	beq.n	8002380 <UART_SetConfig+0x12c>
 8002358:	22c0      	movs	r2, #192	; 0xc0
 800235a:	0292      	lsls	r2, r2, #10
 800235c:	4293      	cmp	r3, r2
 800235e:	d005      	beq.n	800236c <UART_SetConfig+0x118>
 8002360:	e013      	b.n	800238a <UART_SetConfig+0x136>
 8002362:	231f      	movs	r3, #31
 8002364:	18fb      	adds	r3, r7, r3
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
 800236a:	e02c      	b.n	80023c6 <UART_SetConfig+0x172>
 800236c:	231f      	movs	r3, #31
 800236e:	18fb      	adds	r3, r7, r3
 8002370:	2202      	movs	r2, #2
 8002372:	701a      	strb	r2, [r3, #0]
 8002374:	e027      	b.n	80023c6 <UART_SetConfig+0x172>
 8002376:	231f      	movs	r3, #31
 8002378:	18fb      	adds	r3, r7, r3
 800237a:	2204      	movs	r2, #4
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e022      	b.n	80023c6 <UART_SetConfig+0x172>
 8002380:	231f      	movs	r3, #31
 8002382:	18fb      	adds	r3, r7, r3
 8002384:	2208      	movs	r2, #8
 8002386:	701a      	strb	r2, [r3, #0]
 8002388:	e01d      	b.n	80023c6 <UART_SetConfig+0x172>
 800238a:	231f      	movs	r3, #31
 800238c:	18fb      	adds	r3, r7, r3
 800238e:	2210      	movs	r2, #16
 8002390:	701a      	strb	r2, [r3, #0]
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	e017      	b.n	80023c6 <UART_SetConfig+0x172>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a6c      	ldr	r2, [pc, #432]	; (800254c <UART_SetConfig+0x2f8>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d104      	bne.n	80023aa <UART_SetConfig+0x156>
 80023a0:	231f      	movs	r3, #31
 80023a2:	18fb      	adds	r3, r7, r3
 80023a4:	2200      	movs	r2, #0
 80023a6:	701a      	strb	r2, [r3, #0]
 80023a8:	e00d      	b.n	80023c6 <UART_SetConfig+0x172>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a68      	ldr	r2, [pc, #416]	; (8002550 <UART_SetConfig+0x2fc>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d104      	bne.n	80023be <UART_SetConfig+0x16a>
 80023b4:	231f      	movs	r3, #31
 80023b6:	18fb      	adds	r3, r7, r3
 80023b8:	2200      	movs	r2, #0
 80023ba:	701a      	strb	r2, [r3, #0]
 80023bc:	e003      	b.n	80023c6 <UART_SetConfig+0x172>
 80023be:	231f      	movs	r3, #31
 80023c0:	18fb      	adds	r3, r7, r3
 80023c2:	2210      	movs	r2, #16
 80023c4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69da      	ldr	r2, [r3, #28]
 80023ca:	2380      	movs	r3, #128	; 0x80
 80023cc:	021b      	lsls	r3, r3, #8
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d15c      	bne.n	800248c <UART_SetConfig+0x238>
  {
    switch (clocksource)
 80023d2:	231f      	movs	r3, #31
 80023d4:	18fb      	adds	r3, r7, r3
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d00d      	beq.n	80023f8 <UART_SetConfig+0x1a4>
 80023dc:	dc02      	bgt.n	80023e4 <UART_SetConfig+0x190>
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d005      	beq.n	80023ee <UART_SetConfig+0x19a>
 80023e2:	e015      	b.n	8002410 <UART_SetConfig+0x1bc>
 80023e4:	2b04      	cmp	r3, #4
 80023e6:	d00a      	beq.n	80023fe <UART_SetConfig+0x1aa>
 80023e8:	2b08      	cmp	r3, #8
 80023ea:	d00d      	beq.n	8002408 <UART_SetConfig+0x1b4>
 80023ec:	e010      	b.n	8002410 <UART_SetConfig+0x1bc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023ee:	f7ff fdc7 	bl	8001f80 <HAL_RCC_GetPCLK1Freq>
 80023f2:	0003      	movs	r3, r0
 80023f4:	61bb      	str	r3, [r7, #24]
        break;
 80023f6:	e012      	b.n	800241e <UART_SetConfig+0x1ca>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80023f8:	4b56      	ldr	r3, [pc, #344]	; (8002554 <UART_SetConfig+0x300>)
 80023fa:	61bb      	str	r3, [r7, #24]
        break;
 80023fc:	e00f      	b.n	800241e <UART_SetConfig+0x1ca>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023fe:	f7ff fd37 	bl	8001e70 <HAL_RCC_GetSysClockFreq>
 8002402:	0003      	movs	r3, r0
 8002404:	61bb      	str	r3, [r7, #24]
        break;
 8002406:	e00a      	b.n	800241e <UART_SetConfig+0x1ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	021b      	lsls	r3, r3, #8
 800240c:	61bb      	str	r3, [r7, #24]
        break;
 800240e:	e006      	b.n	800241e <UART_SetConfig+0x1ca>
      default:
        pclk = 0U;
 8002410:	2300      	movs	r3, #0
 8002412:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002414:	231e      	movs	r3, #30
 8002416:	18fb      	adds	r3, r7, r3
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
        break;
 800241c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d100      	bne.n	8002426 <UART_SetConfig+0x1d2>
 8002424:	e079      	b.n	800251a <UART_SetConfig+0x2c6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	005a      	lsls	r2, r3, #1
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	085b      	lsrs	r3, r3, #1
 8002430:	18d2      	adds	r2, r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	0019      	movs	r1, r3
 8002438:	0010      	movs	r0, r2
 800243a:	f7fd fe65 	bl	8000108 <__udivsi3>
 800243e:	0003      	movs	r3, r0
 8002440:	b29b      	uxth	r3, r3
 8002442:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	2b0f      	cmp	r3, #15
 8002448:	d91b      	bls.n	8002482 <UART_SetConfig+0x22e>
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	4a42      	ldr	r2, [pc, #264]	; (8002558 <UART_SetConfig+0x304>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d817      	bhi.n	8002482 <UART_SetConfig+0x22e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	b29a      	uxth	r2, r3
 8002456:	200e      	movs	r0, #14
 8002458:	183b      	adds	r3, r7, r0
 800245a:	210f      	movs	r1, #15
 800245c:	438a      	bics	r2, r1
 800245e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	085b      	lsrs	r3, r3, #1
 8002464:	b29b      	uxth	r3, r3
 8002466:	2207      	movs	r2, #7
 8002468:	4013      	ands	r3, r2
 800246a:	b299      	uxth	r1, r3
 800246c:	183b      	adds	r3, r7, r0
 800246e:	183a      	adds	r2, r7, r0
 8002470:	8812      	ldrh	r2, [r2, #0]
 8002472:	430a      	orrs	r2, r1
 8002474:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	183a      	adds	r2, r7, r0
 800247c:	8812      	ldrh	r2, [r2, #0]
 800247e:	60da      	str	r2, [r3, #12]
 8002480:	e04b      	b.n	800251a <UART_SetConfig+0x2c6>
      }
      else
      {
        ret = HAL_ERROR;
 8002482:	231e      	movs	r3, #30
 8002484:	18fb      	adds	r3, r7, r3
 8002486:	2201      	movs	r2, #1
 8002488:	701a      	strb	r2, [r3, #0]
 800248a:	e046      	b.n	800251a <UART_SetConfig+0x2c6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800248c:	231f      	movs	r3, #31
 800248e:	18fb      	adds	r3, r7, r3
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d00d      	beq.n	80024b2 <UART_SetConfig+0x25e>
 8002496:	dc02      	bgt.n	800249e <UART_SetConfig+0x24a>
 8002498:	2b00      	cmp	r3, #0
 800249a:	d005      	beq.n	80024a8 <UART_SetConfig+0x254>
 800249c:	e015      	b.n	80024ca <UART_SetConfig+0x276>
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d00a      	beq.n	80024b8 <UART_SetConfig+0x264>
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d00d      	beq.n	80024c2 <UART_SetConfig+0x26e>
 80024a6:	e010      	b.n	80024ca <UART_SetConfig+0x276>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024a8:	f7ff fd6a 	bl	8001f80 <HAL_RCC_GetPCLK1Freq>
 80024ac:	0003      	movs	r3, r0
 80024ae:	61bb      	str	r3, [r7, #24]
        break;
 80024b0:	e012      	b.n	80024d8 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024b2:	4b28      	ldr	r3, [pc, #160]	; (8002554 <UART_SetConfig+0x300>)
 80024b4:	61bb      	str	r3, [r7, #24]
        break;
 80024b6:	e00f      	b.n	80024d8 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024b8:	f7ff fcda 	bl	8001e70 <HAL_RCC_GetSysClockFreq>
 80024bc:	0003      	movs	r3, r0
 80024be:	61bb      	str	r3, [r7, #24]
        break;
 80024c0:	e00a      	b.n	80024d8 <UART_SetConfig+0x284>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024c2:	2380      	movs	r3, #128	; 0x80
 80024c4:	021b      	lsls	r3, r3, #8
 80024c6:	61bb      	str	r3, [r7, #24]
        break;
 80024c8:	e006      	b.n	80024d8 <UART_SetConfig+0x284>
      default:
        pclk = 0U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80024ce:	231e      	movs	r3, #30
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	2201      	movs	r2, #1
 80024d4:	701a      	strb	r2, [r3, #0]
        break;
 80024d6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d01d      	beq.n	800251a <UART_SetConfig+0x2c6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	085a      	lsrs	r2, r3, #1
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	18d2      	adds	r2, r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	0019      	movs	r1, r3
 80024ee:	0010      	movs	r0, r2
 80024f0:	f7fd fe0a 	bl	8000108 <__udivsi3>
 80024f4:	0003      	movs	r3, r0
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	2b0f      	cmp	r3, #15
 80024fe:	d908      	bls.n	8002512 <UART_SetConfig+0x2be>
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	4a15      	ldr	r2, [pc, #84]	; (8002558 <UART_SetConfig+0x304>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d804      	bhi.n	8002512 <UART_SetConfig+0x2be>
      {
        huart->Instance->BRR = usartdiv;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	60da      	str	r2, [r3, #12]
 8002510:	e003      	b.n	800251a <UART_SetConfig+0x2c6>
      }
      else
      {
        ret = HAL_ERROR;
 8002512:	231e      	movs	r3, #30
 8002514:	18fb      	adds	r3, r7, r3
 8002516:	2201      	movs	r2, #1
 8002518:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002526:	231e      	movs	r3, #30
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	781b      	ldrb	r3, [r3, #0]
}
 800252c:	0018      	movs	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	b008      	add	sp, #32
 8002532:	bd80      	pop	{r7, pc}
 8002534:	efff69f3 	.word	0xefff69f3
 8002538:	ffffcfff 	.word	0xffffcfff
 800253c:	fffff4ff 	.word	0xfffff4ff
 8002540:	40013800 	.word	0x40013800
 8002544:	40021000 	.word	0x40021000
 8002548:	40004400 	.word	0x40004400
 800254c:	40004800 	.word	0x40004800
 8002550:	40004c00 	.word	0x40004c00
 8002554:	007a1200 	.word	0x007a1200
 8002558:	0000ffff 	.word	0x0000ffff

0800255c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002568:	2201      	movs	r2, #1
 800256a:	4013      	ands	r3, r2
 800256c:	d00b      	beq.n	8002586 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	4a4a      	ldr	r2, [pc, #296]	; (80026a0 <UART_AdvFeatureConfig+0x144>)
 8002576:	4013      	ands	r3, r2
 8002578:	0019      	movs	r1, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	430a      	orrs	r2, r1
 8002584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258a:	2202      	movs	r2, #2
 800258c:	4013      	ands	r3, r2
 800258e:	d00b      	beq.n	80025a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	4a43      	ldr	r2, [pc, #268]	; (80026a4 <UART_AdvFeatureConfig+0x148>)
 8002598:	4013      	ands	r3, r2
 800259a:	0019      	movs	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	2204      	movs	r2, #4
 80025ae:	4013      	ands	r3, r2
 80025b0:	d00b      	beq.n	80025ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	4a3b      	ldr	r2, [pc, #236]	; (80026a8 <UART_AdvFeatureConfig+0x14c>)
 80025ba:	4013      	ands	r3, r2
 80025bc:	0019      	movs	r1, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ce:	2208      	movs	r2, #8
 80025d0:	4013      	ands	r3, r2
 80025d2:	d00b      	beq.n	80025ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	4a34      	ldr	r2, [pc, #208]	; (80026ac <UART_AdvFeatureConfig+0x150>)
 80025dc:	4013      	ands	r3, r2
 80025de:	0019      	movs	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f0:	2210      	movs	r2, #16
 80025f2:	4013      	ands	r3, r2
 80025f4:	d00b      	beq.n	800260e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	4a2c      	ldr	r2, [pc, #176]	; (80026b0 <UART_AdvFeatureConfig+0x154>)
 80025fe:	4013      	ands	r3, r2
 8002600:	0019      	movs	r1, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002612:	2220      	movs	r2, #32
 8002614:	4013      	ands	r3, r2
 8002616:	d00b      	beq.n	8002630 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	4a25      	ldr	r2, [pc, #148]	; (80026b4 <UART_AdvFeatureConfig+0x158>)
 8002620:	4013      	ands	r3, r2
 8002622:	0019      	movs	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002634:	2240      	movs	r2, #64	; 0x40
 8002636:	4013      	ands	r3, r2
 8002638:	d01d      	beq.n	8002676 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	4a1d      	ldr	r2, [pc, #116]	; (80026b8 <UART_AdvFeatureConfig+0x15c>)
 8002642:	4013      	ands	r3, r2
 8002644:	0019      	movs	r1, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002656:	2380      	movs	r3, #128	; 0x80
 8002658:	035b      	lsls	r3, r3, #13
 800265a:	429a      	cmp	r2, r3
 800265c:	d10b      	bne.n	8002676 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4a15      	ldr	r2, [pc, #84]	; (80026bc <UART_AdvFeatureConfig+0x160>)
 8002666:	4013      	ands	r3, r2
 8002668:	0019      	movs	r1, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	430a      	orrs	r2, r1
 8002674:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267a:	2280      	movs	r2, #128	; 0x80
 800267c:	4013      	ands	r3, r2
 800267e:	d00b      	beq.n	8002698 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	4a0e      	ldr	r2, [pc, #56]	; (80026c0 <UART_AdvFeatureConfig+0x164>)
 8002688:	4013      	ands	r3, r2
 800268a:	0019      	movs	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	605a      	str	r2, [r3, #4]
  }
}
 8002698:	46c0      	nop			; (mov r8, r8)
 800269a:	46bd      	mov	sp, r7
 800269c:	b002      	add	sp, #8
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	fffdffff 	.word	0xfffdffff
 80026a4:	fffeffff 	.word	0xfffeffff
 80026a8:	fffbffff 	.word	0xfffbffff
 80026ac:	ffff7fff 	.word	0xffff7fff
 80026b0:	ffffefff 	.word	0xffffefff
 80026b4:	ffffdfff 	.word	0xffffdfff
 80026b8:	ffefffff 	.word	0xffefffff
 80026bc:	ff9fffff 	.word	0xff9fffff
 80026c0:	fff7ffff 	.word	0xfff7ffff

080026c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af02      	add	r7, sp, #8
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2280      	movs	r2, #128	; 0x80
 80026d0:	2100      	movs	r1, #0
 80026d2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80026d4:	f7fe f8a2 	bl	800081c <HAL_GetTick>
 80026d8:	0003      	movs	r3, r0
 80026da:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2208      	movs	r2, #8
 80026e4:	4013      	ands	r3, r2
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d10d      	bne.n	8002706 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	2380      	movs	r3, #128	; 0x80
 80026ee:	0399      	lsls	r1, r3, #14
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	4b18      	ldr	r3, [pc, #96]	; (8002754 <UART_CheckIdleState+0x90>)
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	0013      	movs	r3, r2
 80026f8:	2200      	movs	r2, #0
 80026fa:	f000 f82d 	bl	8002758 <UART_WaitOnFlagUntilTimeout>
 80026fe:	1e03      	subs	r3, r0, #0
 8002700:	d001      	beq.n	8002706 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e022      	b.n	800274c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2204      	movs	r2, #4
 800270e:	4013      	ands	r3, r2
 8002710:	2b04      	cmp	r3, #4
 8002712:	d10d      	bne.n	8002730 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	03d9      	lsls	r1, r3, #15
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	4b0d      	ldr	r3, [pc, #52]	; (8002754 <UART_CheckIdleState+0x90>)
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	0013      	movs	r3, r2
 8002722:	2200      	movs	r2, #0
 8002724:	f000 f818 	bl	8002758 <UART_WaitOnFlagUntilTimeout>
 8002728:	1e03      	subs	r3, r0, #0
 800272a:	d001      	beq.n	8002730 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e00d      	b.n	800274c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2220      	movs	r2, #32
 8002734:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2220      	movs	r2, #32
 800273a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2274      	movs	r2, #116	; 0x74
 8002746:	2100      	movs	r1, #0
 8002748:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	0018      	movs	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	b004      	add	sp, #16
 8002752:	bd80      	pop	{r7, pc}
 8002754:	01ffffff 	.word	0x01ffffff

08002758 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	603b      	str	r3, [r7, #0]
 8002764:	1dfb      	adds	r3, r7, #7
 8002766:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002768:	e05e      	b.n	8002828 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	3301      	adds	r3, #1
 800276e:	d05b      	beq.n	8002828 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002770:	f7fe f854 	bl	800081c <HAL_GetTick>
 8002774:	0002      	movs	r2, r0
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	429a      	cmp	r2, r3
 800277e:	d302      	bcc.n	8002786 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d11b      	bne.n	80027be <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	492f      	ldr	r1, [pc, #188]	; (8002850 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002792:	400a      	ands	r2, r1
 8002794:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2101      	movs	r1, #1
 80027a2:	438a      	bics	r2, r1
 80027a4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2220      	movs	r2, #32
 80027aa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2220      	movs	r2, #32
 80027b0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2274      	movs	r2, #116	; 0x74
 80027b6:	2100      	movs	r1, #0
 80027b8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e044      	b.n	8002848 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2204      	movs	r2, #4
 80027c6:	4013      	ands	r3, r2
 80027c8:	d02e      	beq.n	8002828 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	69da      	ldr	r2, [r3, #28]
 80027d0:	2380      	movs	r3, #128	; 0x80
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	401a      	ands	r2, r3
 80027d6:	2380      	movs	r3, #128	; 0x80
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	429a      	cmp	r2, r3
 80027dc:	d124      	bne.n	8002828 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2280      	movs	r2, #128	; 0x80
 80027e4:	0112      	lsls	r2, r2, #4
 80027e6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4917      	ldr	r1, [pc, #92]	; (8002850 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80027f4:	400a      	ands	r2, r1
 80027f6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2101      	movs	r1, #1
 8002804:	438a      	bics	r2, r1
 8002806:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2220      	movs	r2, #32
 800280c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2220      	movs	r2, #32
 8002812:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2280      	movs	r2, #128	; 0x80
 8002818:	2120      	movs	r1, #32
 800281a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2274      	movs	r2, #116	; 0x74
 8002820:	2100      	movs	r1, #0
 8002822:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e00f      	b.n	8002848 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	4013      	ands	r3, r2
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	425a      	negs	r2, r3
 8002838:	4153      	adcs	r3, r2
 800283a:	b2db      	uxtb	r3, r3
 800283c:	001a      	movs	r2, r3
 800283e:	1dfb      	adds	r3, r7, #7
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	429a      	cmp	r2, r3
 8002844:	d091      	beq.n	800276a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002846:	2300      	movs	r3, #0
}
 8002848:	0018      	movs	r0, r3
 800284a:	46bd      	mov	sp, r7
 800284c:	b004      	add	sp, #16
 800284e:	bd80      	pop	{r7, pc}
 8002850:	fffffe5f 	.word	0xfffffe5f

08002854 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002858:	46c0      	nop			; (mov r8, r8)
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
	...

08002860 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af04      	add	r7, sp, #16
 8002866:	0002      	movs	r2, r0
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800286c:	4808      	ldr	r0, [pc, #32]	; (8002890 <ssd1306_WriteCommand+0x30>)
 800286e:	2301      	movs	r3, #1
 8002870:	425b      	negs	r3, r3
 8002872:	9302      	str	r3, [sp, #8]
 8002874:	2301      	movs	r3, #1
 8002876:	9301      	str	r3, [sp, #4]
 8002878:	1dfb      	adds	r3, r7, #7
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	2301      	movs	r3, #1
 800287e:	2200      	movs	r2, #0
 8002880:	2178      	movs	r1, #120	; 0x78
 8002882:	f7fe faf3 	bl	8000e6c <HAL_I2C_Mem_Write>
}
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	46bd      	mov	sp, r7
 800288a:	b002      	add	sp, #8
 800288c:	bd80      	pop	{r7, pc}
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	20000430 	.word	0x20000430

08002894 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af04      	add	r7, sp, #16
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	4808      	ldr	r0, [pc, #32]	; (80028c4 <ssd1306_WriteData+0x30>)
 80028a4:	2201      	movs	r2, #1
 80028a6:	4252      	negs	r2, r2
 80028a8:	9202      	str	r2, [sp, #8]
 80028aa:	9301      	str	r3, [sp, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2301      	movs	r3, #1
 80028b2:	2240      	movs	r2, #64	; 0x40
 80028b4:	2178      	movs	r1, #120	; 0x78
 80028b6:	f7fe fad9 	bl	8000e6c <HAL_I2C_Mem_Write>
}
 80028ba:	46c0      	nop			; (mov r8, r8)
 80028bc:	46bd      	mov	sp, r7
 80028be:	b002      	add	sp, #8
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	20000430 	.word	0x20000430

080028c8 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80028cc:	f7ff ffc2 	bl	8002854 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80028d0:	2064      	movs	r0, #100	; 0x64
 80028d2:	f7fd ffad 	bl	8000830 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80028d6:	2000      	movs	r0, #0
 80028d8:	f000 fa14 	bl	8002d04 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80028dc:	2020      	movs	r0, #32
 80028de:	f7ff ffbf 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80028e2:	2000      	movs	r0, #0
 80028e4:	f7ff ffbc 	bl	8002860 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80028e8:	20b0      	movs	r0, #176	; 0xb0
 80028ea:	f7ff ffb9 	bl	8002860 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80028ee:	20c8      	movs	r0, #200	; 0xc8
 80028f0:	f7ff ffb6 	bl	8002860 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7ff ffb3 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80028fa:	2010      	movs	r0, #16
 80028fc:	f7ff ffb0 	bl	8002860 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002900:	2040      	movs	r0, #64	; 0x40
 8002902:	f7ff ffad 	bl	8002860 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002906:	20ff      	movs	r0, #255	; 0xff
 8002908:	f000 f9e4 	bl	8002cd4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800290c:	20a1      	movs	r0, #161	; 0xa1
 800290e:	f7ff ffa7 	bl	8002860 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002912:	20a6      	movs	r0, #166	; 0xa6
 8002914:	f7ff ffa4 	bl	8002860 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002918:	20a8      	movs	r0, #168	; 0xa8
 800291a:	f7ff ffa1 	bl	8002860 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800291e:	203f      	movs	r0, #63	; 0x3f
 8002920:	f7ff ff9e 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002924:	20a4      	movs	r0, #164	; 0xa4
 8002926:	f7ff ff9b 	bl	8002860 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800292a:	20d3      	movs	r0, #211	; 0xd3
 800292c:	f7ff ff98 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002930:	2000      	movs	r0, #0
 8002932:	f7ff ff95 	bl	8002860 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002936:	20d5      	movs	r0, #213	; 0xd5
 8002938:	f7ff ff92 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800293c:	20f0      	movs	r0, #240	; 0xf0
 800293e:	f7ff ff8f 	bl	8002860 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002942:	20d9      	movs	r0, #217	; 0xd9
 8002944:	f7ff ff8c 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002948:	2022      	movs	r0, #34	; 0x22
 800294a:	f7ff ff89 	bl	8002860 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800294e:	20da      	movs	r0, #218	; 0xda
 8002950:	f7ff ff86 	bl	8002860 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002954:	2012      	movs	r0, #18
 8002956:	f7ff ff83 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800295a:	20db      	movs	r0, #219	; 0xdb
 800295c:	f7ff ff80 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002960:	2020      	movs	r0, #32
 8002962:	f7ff ff7d 	bl	8002860 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002966:	208d      	movs	r0, #141	; 0x8d
 8002968:	f7ff ff7a 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800296c:	2014      	movs	r0, #20
 800296e:	f7ff ff77 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002972:	2001      	movs	r0, #1
 8002974:	f000 f9c6 	bl	8002d04 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002978:	2000      	movs	r0, #0
 800297a:	f000 f811 	bl	80029a0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800297e:	f000 f833 	bl	80029e8 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <ssd1306_Init+0xd4>)
 8002984:	2200      	movs	r2, #0
 8002986:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002988:	4b04      	ldr	r3, [pc, #16]	; (800299c <ssd1306_Init+0xd4>)
 800298a:	2200      	movs	r2, #0
 800298c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800298e:	4b03      	ldr	r3, [pc, #12]	; (800299c <ssd1306_Init+0xd4>)
 8002990:	2201      	movs	r2, #1
 8002992:	715a      	strb	r2, [r3, #5]
}
 8002994:	46c0      	nop			; (mov r8, r8)
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	20000428 	.word	0x20000428

080029a0 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	0002      	movs	r2, r0
 80029a8:	1dfb      	adds	r3, r7, #7
 80029aa:	701a      	strb	r2, [r3, #0]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80029ac:	2300      	movs	r3, #0
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	e00e      	b.n	80029d0 <ssd1306_Fill+0x30>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80029b2:	1dfb      	adds	r3, r7, #7
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <ssd1306_Fill+0x1e>
 80029ba:	2100      	movs	r1, #0
 80029bc:	e000      	b.n	80029c0 <ssd1306_Fill+0x20>
 80029be:	21ff      	movs	r1, #255	; 0xff
 80029c0:	4a07      	ldr	r2, [pc, #28]	; (80029e0 <ssd1306_Fill+0x40>)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	18d3      	adds	r3, r2, r3
 80029c6:	1c0a      	adds	r2, r1, #0
 80029c8:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	3301      	adds	r3, #1
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	4a04      	ldr	r2, [pc, #16]	; (80029e4 <ssd1306_Fill+0x44>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d9ec      	bls.n	80029b2 <ssd1306_Fill+0x12>
    }
}
 80029d8:	46c0      	nop			; (mov r8, r8)
 80029da:	46bd      	mov	sp, r7
 80029dc:	b004      	add	sp, #16
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	20000028 	.word	0x20000028
 80029e4:	000003ff 	.word	0x000003ff

080029e8 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80029ee:	1dfb      	adds	r3, r7, #7
 80029f0:	2200      	movs	r2, #0
 80029f2:	701a      	strb	r2, [r3, #0]
 80029f4:	e01a      	b.n	8002a2c <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80029f6:	1dfb      	adds	r3, r7, #7
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	3b50      	subs	r3, #80	; 0x50
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	0018      	movs	r0, r3
 8002a00:	f7ff ff2e 	bl	8002860 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002a04:	2000      	movs	r0, #0
 8002a06:	f7ff ff2b 	bl	8002860 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002a0a:	2010      	movs	r0, #16
 8002a0c:	f7ff ff28 	bl	8002860 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002a10:	1dfb      	adds	r3, r7, #7
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	01da      	lsls	r2, r3, #7
 8002a16:	4b09      	ldr	r3, [pc, #36]	; (8002a3c <ssd1306_UpdateScreen+0x54>)
 8002a18:	18d3      	adds	r3, r2, r3
 8002a1a:	2180      	movs	r1, #128	; 0x80
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f7ff ff39 	bl	8002894 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002a22:	1dfb      	adds	r3, r7, #7
 8002a24:	781a      	ldrb	r2, [r3, #0]
 8002a26:	1dfb      	adds	r3, r7, #7
 8002a28:	3201      	adds	r2, #1
 8002a2a:	701a      	strb	r2, [r3, #0]
 8002a2c:	1dfb      	adds	r3, r7, #7
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b07      	cmp	r3, #7
 8002a32:	d9e0      	bls.n	80029f6 <ssd1306_UpdateScreen+0xe>
    }
}
 8002a34:	46c0      	nop			; (mov r8, r8)
 8002a36:	46bd      	mov	sp, r7
 8002a38:	b002      	add	sp, #8
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	20000028 	.word	0x20000028

08002a40 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002a40:	b590      	push	{r4, r7, lr}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	0004      	movs	r4, r0
 8002a48:	0008      	movs	r0, r1
 8002a4a:	0011      	movs	r1, r2
 8002a4c:	1dfb      	adds	r3, r7, #7
 8002a4e:	1c22      	adds	r2, r4, #0
 8002a50:	701a      	strb	r2, [r3, #0]
 8002a52:	1dbb      	adds	r3, r7, #6
 8002a54:	1c02      	adds	r2, r0, #0
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	1d7b      	adds	r3, r7, #5
 8002a5a:	1c0a      	adds	r2, r1, #0
 8002a5c:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002a5e:	1dfb      	adds	r3, r7, #7
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	b25b      	sxtb	r3, r3
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	db52      	blt.n	8002b0e <ssd1306_DrawPixel+0xce>
 8002a68:	1dbb      	adds	r3, r7, #6
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b3f      	cmp	r3, #63	; 0x3f
 8002a6e:	d84e      	bhi.n	8002b0e <ssd1306_DrawPixel+0xce>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002a70:	4b29      	ldr	r3, [pc, #164]	; (8002b18 <ssd1306_DrawPixel+0xd8>)
 8002a72:	791b      	ldrb	r3, [r3, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d006      	beq.n	8002a86 <ssd1306_DrawPixel+0x46>
        color = (SSD1306_COLOR)!color;
 8002a78:	1d7b      	adds	r3, r7, #5
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	425a      	negs	r2, r3
 8002a7e:	4153      	adcs	r3, r2
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	1d7b      	adds	r3, r7, #5
 8002a84:	701a      	strb	r2, [r3, #0]
    }
    
    // Draw in the right color
    if(color == White) {
 8002a86:	1d7b      	adds	r3, r7, #5
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d11e      	bne.n	8002acc <ssd1306_DrawPixel+0x8c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002a8e:	1dfb      	adds	r3, r7, #7
 8002a90:	781a      	ldrb	r2, [r3, #0]
 8002a92:	1dbb      	adds	r3, r7, #6
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	08db      	lsrs	r3, r3, #3
 8002a98:	b2d8      	uxtb	r0, r3
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	01db      	lsls	r3, r3, #7
 8002a9e:	18d3      	adds	r3, r2, r3
 8002aa0:	4a1e      	ldr	r2, [pc, #120]	; (8002b1c <ssd1306_DrawPixel+0xdc>)
 8002aa2:	5cd3      	ldrb	r3, [r2, r3]
 8002aa4:	b25a      	sxtb	r2, r3
 8002aa6:	1dbb      	adds	r3, r7, #6
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2107      	movs	r1, #7
 8002aac:	400b      	ands	r3, r1
 8002aae:	2101      	movs	r1, #1
 8002ab0:	4099      	lsls	r1, r3
 8002ab2:	000b      	movs	r3, r1
 8002ab4:	b25b      	sxtb	r3, r3
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	b259      	sxtb	r1, r3
 8002aba:	1dfb      	adds	r3, r7, #7
 8002abc:	781a      	ldrb	r2, [r3, #0]
 8002abe:	0003      	movs	r3, r0
 8002ac0:	01db      	lsls	r3, r3, #7
 8002ac2:	18d3      	adds	r3, r2, r3
 8002ac4:	b2c9      	uxtb	r1, r1
 8002ac6:	4a15      	ldr	r2, [pc, #84]	; (8002b1c <ssd1306_DrawPixel+0xdc>)
 8002ac8:	54d1      	strb	r1, [r2, r3]
 8002aca:	e021      	b.n	8002b10 <ssd1306_DrawPixel+0xd0>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002acc:	1dfb      	adds	r3, r7, #7
 8002ace:	781a      	ldrb	r2, [r3, #0]
 8002ad0:	1dbb      	adds	r3, r7, #6
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	08db      	lsrs	r3, r3, #3
 8002ad6:	b2d8      	uxtb	r0, r3
 8002ad8:	0003      	movs	r3, r0
 8002ada:	01db      	lsls	r3, r3, #7
 8002adc:	18d3      	adds	r3, r2, r3
 8002ade:	4a0f      	ldr	r2, [pc, #60]	; (8002b1c <ssd1306_DrawPixel+0xdc>)
 8002ae0:	5cd3      	ldrb	r3, [r2, r3]
 8002ae2:	b25b      	sxtb	r3, r3
 8002ae4:	1dba      	adds	r2, r7, #6
 8002ae6:	7812      	ldrb	r2, [r2, #0]
 8002ae8:	2107      	movs	r1, #7
 8002aea:	400a      	ands	r2, r1
 8002aec:	2101      	movs	r1, #1
 8002aee:	4091      	lsls	r1, r2
 8002af0:	000a      	movs	r2, r1
 8002af2:	b252      	sxtb	r2, r2
 8002af4:	43d2      	mvns	r2, r2
 8002af6:	b252      	sxtb	r2, r2
 8002af8:	4013      	ands	r3, r2
 8002afa:	b259      	sxtb	r1, r3
 8002afc:	1dfb      	adds	r3, r7, #7
 8002afe:	781a      	ldrb	r2, [r3, #0]
 8002b00:	0003      	movs	r3, r0
 8002b02:	01db      	lsls	r3, r3, #7
 8002b04:	18d3      	adds	r3, r2, r3
 8002b06:	b2c9      	uxtb	r1, r1
 8002b08:	4a04      	ldr	r2, [pc, #16]	; (8002b1c <ssd1306_DrawPixel+0xdc>)
 8002b0a:	54d1      	strb	r1, [r2, r3]
 8002b0c:	e000      	b.n	8002b10 <ssd1306_DrawPixel+0xd0>
        return;
 8002b0e:	46c0      	nop			; (mov r8, r8)
    }
}
 8002b10:	46bd      	mov	sp, r7
 8002b12:	b003      	add	sp, #12
 8002b14:	bd90      	pop	{r4, r7, pc}
 8002b16:	46c0      	nop			; (mov r8, r8)
 8002b18:	20000428 	.word	0x20000428
 8002b1c:	20000028 	.word	0x20000028

08002b20 <ssd1306_Line>:
    SSD1306.CurrentX = x;
    SSD1306.CurrentY = y;
}

// Draw line by Bresenhem's algorithm
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002b20:	b5b0      	push	{r4, r5, r7, lr}
 8002b22:	b088      	sub	sp, #32
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	0005      	movs	r5, r0
 8002b28:	000c      	movs	r4, r1
 8002b2a:	0010      	movs	r0, r2
 8002b2c:	0019      	movs	r1, r3
 8002b2e:	1dfb      	adds	r3, r7, #7
 8002b30:	1c2a      	adds	r2, r5, #0
 8002b32:	701a      	strb	r2, [r3, #0]
 8002b34:	1dbb      	adds	r3, r7, #6
 8002b36:	1c22      	adds	r2, r4, #0
 8002b38:	701a      	strb	r2, [r3, #0]
 8002b3a:	1d7b      	adds	r3, r7, #5
 8002b3c:	1c02      	adds	r2, r0, #0
 8002b3e:	701a      	strb	r2, [r3, #0]
 8002b40:	1d3b      	adds	r3, r7, #4
 8002b42:	1c0a      	adds	r2, r1, #0
 8002b44:	701a      	strb	r2, [r3, #0]
  int32_t deltaX = abs(x2 - x1);
 8002b46:	1d7b      	adds	r3, r7, #5
 8002b48:	781a      	ldrb	r2, [r3, #0]
 8002b4a:	1dfb      	adds	r3, r7, #7
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	17da      	asrs	r2, r3, #31
 8002b52:	189b      	adds	r3, r3, r2
 8002b54:	4053      	eors	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 8002b58:	1d3b      	adds	r3, r7, #4
 8002b5a:	781a      	ldrb	r2, [r3, #0]
 8002b5c:	1dbb      	adds	r3, r7, #6
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	17da      	asrs	r2, r3, #31
 8002b64:	189b      	adds	r3, r3, r2
 8002b66:	4053      	eors	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 8002b6a:	1dfa      	adds	r2, r7, #7
 8002b6c:	1d7b      	adds	r3, r7, #5
 8002b6e:	7812      	ldrb	r2, [r2, #0]
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d201      	bcs.n	8002b7a <ssd1306_Line+0x5a>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e001      	b.n	8002b7e <ssd1306_Line+0x5e>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	425b      	negs	r3, r3
 8002b7e:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 8002b80:	1dba      	adds	r2, r7, #6
 8002b82:	1d3b      	adds	r3, r7, #4
 8002b84:	7812      	ldrb	r2, [r2, #0]
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d201      	bcs.n	8002b90 <ssd1306_Line+0x70>
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e001      	b.n	8002b94 <ssd1306_Line+0x74>
 8002b90:	2301      	movs	r3, #1
 8002b92:	425b      	negs	r3, r3
 8002b94:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	61fb      	str	r3, [r7, #28]
  int32_t error2;
    
  ssd1306_DrawPixel(x2, y2, color);
 8002b9e:	2330      	movs	r3, #48	; 0x30
 8002ba0:	18fb      	adds	r3, r7, r3
 8002ba2:	781a      	ldrb	r2, [r3, #0]
 8002ba4:	1d3b      	adds	r3, r7, #4
 8002ba6:	7819      	ldrb	r1, [r3, #0]
 8002ba8:	1d7b      	adds	r3, r7, #5
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	0018      	movs	r0, r3
 8002bae:	f7ff ff47 	bl	8002a40 <ssd1306_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 8002bb2:	e02f      	b.n	8002c14 <ssd1306_Line+0xf4>
    {
    ssd1306_DrawPixel(x1, y1, color);
 8002bb4:	2330      	movs	r3, #48	; 0x30
 8002bb6:	18fb      	adds	r3, r7, r3
 8002bb8:	781a      	ldrb	r2, [r3, #0]
 8002bba:	1dbb      	adds	r3, r7, #6
 8002bbc:	7819      	ldrb	r1, [r3, #0]
 8002bbe:	1dfb      	adds	r3, r7, #7
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	f7ff ff3c 	bl	8002a40 <ssd1306_DrawPixel>
    error2 = error * 2;
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	425b      	negs	r3, r3
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	dd0a      	ble.n	8002bee <ssd1306_Line+0xce>
    {
      error -= deltaY;
 8002bd8:	69fa      	ldr	r2, [r7, #28]
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	b2d9      	uxtb	r1, r3
 8002be4:	1dfb      	adds	r3, r7, #7
 8002be6:	1dfa      	adds	r2, r7, #7
 8002be8:	7812      	ldrb	r2, [r2, #0]
 8002bea:	188a      	adds	r2, r1, r2
 8002bec:	701a      	strb	r2, [r3, #0]
 8002bee:	1dbb      	adds	r3, r7, #6
 8002bf0:	1dba      	adds	r2, r7, #6
 8002bf2:	7812      	ldrb	r2, [r2, #0]
 8002bf4:	701a      	strb	r2, [r3, #0]
    else
    {
    /*nothing to do*/
    }
        
    if(error2 < deltaX)
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	da0a      	bge.n	8002c14 <ssd1306_Line+0xf4>
    {
      error += deltaX;
 8002bfe:	69fa      	ldr	r2, [r7, #28]
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	18d3      	adds	r3, r2, r3
 8002c04:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	b2d9      	uxtb	r1, r3
 8002c0a:	1dbb      	adds	r3, r7, #6
 8002c0c:	1dba      	adds	r2, r7, #6
 8002c0e:	7812      	ldrb	r2, [r2, #0]
 8002c10:	188a      	adds	r2, r1, r2
 8002c12:	701a      	strb	r2, [r3, #0]
    while((x1 != x2) || (y1 != y2))
 8002c14:	1dfa      	adds	r2, r7, #7
 8002c16:	1d7b      	adds	r3, r7, #5
 8002c18:	7812      	ldrb	r2, [r2, #0]
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d1c9      	bne.n	8002bb4 <ssd1306_Line+0x94>
 8002c20:	1dba      	adds	r2, r7, #6
 8002c22:	1d3b      	adds	r3, r7, #4
 8002c24:	7812      	ldrb	r2, [r2, #0]
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d1c3      	bne.n	8002bb4 <ssd1306_Line+0x94>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 8002c2c:	46c0      	nop			; (mov r8, r8)
}
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	b008      	add	sp, #32
 8002c32:	bdb0      	pop	{r4, r5, r7, pc}

08002c34 <ssd1306_Polyline>:
//Draw polyline
void ssd1306_Polyline(const SSD1306_VERTEX *par_vertex, uint16_t par_size, SSD1306_COLOR color) {
 8002c34:	b5b0      	push	{r4, r5, r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af02      	add	r7, sp, #8
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	0008      	movs	r0, r1
 8002c3e:	0011      	movs	r1, r2
 8002c40:	1cbb      	adds	r3, r7, #2
 8002c42:	1c02      	adds	r2, r0, #0
 8002c44:	801a      	strh	r2, [r3, #0]
 8002c46:	1c7b      	adds	r3, r7, #1
 8002c48:	1c0a      	adds	r2, r1, #0
 8002c4a:	701a      	strb	r2, [r3, #0]
  uint16_t i;
  if(par_vertex != 0){
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d039      	beq.n	8002cc6 <ssd1306_Polyline+0x92>
    for(i = 1; i < par_size; i++){
 8002c52:	230e      	movs	r3, #14
 8002c54:	18fb      	adds	r3, r7, r3
 8002c56:	2201      	movs	r2, #1
 8002c58:	801a      	strh	r2, [r3, #0]
 8002c5a:	e02c      	b.n	8002cb6 <ssd1306_Polyline+0x82>
      ssd1306_Line(par_vertex[i - 1].x, par_vertex[i - 1].y, par_vertex[i].x, par_vertex[i].y, color);
 8002c5c:	240e      	movs	r4, #14
 8002c5e:	193b      	adds	r3, r7, r4
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	4a1b      	ldr	r2, [pc, #108]	; (8002cd0 <ssd1306_Polyline+0x9c>)
 8002c64:	4694      	mov	ip, r2
 8002c66:	4463      	add	r3, ip
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	18d3      	adds	r3, r2, r3
 8002c6e:	7818      	ldrb	r0, [r3, #0]
 8002c70:	193b      	adds	r3, r7, r4
 8002c72:	881b      	ldrh	r3, [r3, #0]
 8002c74:	4a16      	ldr	r2, [pc, #88]	; (8002cd0 <ssd1306_Polyline+0x9c>)
 8002c76:	4694      	mov	ip, r2
 8002c78:	4463      	add	r3, ip
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	18d3      	adds	r3, r2, r3
 8002c80:	7859      	ldrb	r1, [r3, #1]
 8002c82:	0025      	movs	r5, r4
 8002c84:	197b      	adds	r3, r7, r5
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	18d3      	adds	r3, r2, r3
 8002c8e:	781c      	ldrb	r4, [r3, #0]
 8002c90:	197b      	adds	r3, r7, r5
 8002c92:	881b      	ldrh	r3, [r3, #0]
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	18d3      	adds	r3, r2, r3
 8002c9a:	785a      	ldrb	r2, [r3, #1]
 8002c9c:	1c7b      	adds	r3, r7, #1
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	0013      	movs	r3, r2
 8002ca4:	0022      	movs	r2, r4
 8002ca6:	f7ff ff3b 	bl	8002b20 <ssd1306_Line>
    for(i = 1; i < par_size; i++){
 8002caa:	002c      	movs	r4, r5
 8002cac:	193b      	adds	r3, r7, r4
 8002cae:	881a      	ldrh	r2, [r3, #0]
 8002cb0:	193b      	adds	r3, r7, r4
 8002cb2:	3201      	adds	r2, #1
 8002cb4:	801a      	strh	r2, [r3, #0]
 8002cb6:	230e      	movs	r3, #14
 8002cb8:	18fa      	adds	r2, r7, r3
 8002cba:	1cbb      	adds	r3, r7, #2
 8002cbc:	8812      	ldrh	r2, [r2, #0]
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d3cb      	bcc.n	8002c5c <ssd1306_Polyline+0x28>
  }
  else
  {
    /*nothing to do*/
  }
  return;
 8002cc4:	46c0      	nop			; (mov r8, r8)
 8002cc6:	46c0      	nop			; (mov r8, r8)
}
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	b004      	add	sp, #16
 8002ccc:	bdb0      	pop	{r4, r5, r7, pc}
 8002cce:	46c0      	nop			; (mov r8, r8)
 8002cd0:	7fffffff 	.word	0x7fffffff

08002cd4 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	0002      	movs	r2, r0
 8002cdc:	1dfb      	adds	r3, r7, #7
 8002cde:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002ce0:	210f      	movs	r1, #15
 8002ce2:	187b      	adds	r3, r7, r1
 8002ce4:	2281      	movs	r2, #129	; 0x81
 8002ce6:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002ce8:	187b      	adds	r3, r7, r1
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	0018      	movs	r0, r3
 8002cee:	f7ff fdb7 	bl	8002860 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002cf2:	1dfb      	adds	r3, r7, #7
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f7ff fdb2 	bl	8002860 <ssd1306_WriteCommand>
}
 8002cfc:	46c0      	nop			; (mov r8, r8)
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	b004      	add	sp, #16
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	0002      	movs	r2, r0
 8002d0c:	1dfb      	adds	r3, r7, #7
 8002d0e:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 8002d10:	1dfb      	adds	r3, r7, #7
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d007      	beq.n	8002d28 <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 8002d18:	230f      	movs	r3, #15
 8002d1a:	18fb      	adds	r3, r7, r3
 8002d1c:	22af      	movs	r2, #175	; 0xaf
 8002d1e:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 8002d20:	4b0a      	ldr	r3, [pc, #40]	; (8002d4c <ssd1306_SetDisplayOn+0x48>)
 8002d22:	2201      	movs	r2, #1
 8002d24:	719a      	strb	r2, [r3, #6]
 8002d26:	e006      	b.n	8002d36 <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 8002d28:	230f      	movs	r3, #15
 8002d2a:	18fb      	adds	r3, r7, r3
 8002d2c:	22ae      	movs	r2, #174	; 0xae
 8002d2e:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 8002d30:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <ssd1306_SetDisplayOn+0x48>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8002d36:	230f      	movs	r3, #15
 8002d38:	18fb      	adds	r3, r7, r3
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f7ff fd8f 	bl	8002860 <ssd1306_WriteCommand>
}
 8002d42:	46c0      	nop			; (mov r8, r8)
 8002d44:	46bd      	mov	sp, r7
 8002d46:	b004      	add	sp, #16
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	46c0      	nop			; (mov r8, r8)
 8002d4c:	20000428 	.word	0x20000428

08002d50 <__libc_init_array>:
 8002d50:	b570      	push	{r4, r5, r6, lr}
 8002d52:	2600      	movs	r6, #0
 8002d54:	4d0c      	ldr	r5, [pc, #48]	; (8002d88 <__libc_init_array+0x38>)
 8002d56:	4c0d      	ldr	r4, [pc, #52]	; (8002d8c <__libc_init_array+0x3c>)
 8002d58:	1b64      	subs	r4, r4, r5
 8002d5a:	10a4      	asrs	r4, r4, #2
 8002d5c:	42a6      	cmp	r6, r4
 8002d5e:	d109      	bne.n	8002d74 <__libc_init_array+0x24>
 8002d60:	2600      	movs	r6, #0
 8002d62:	f000 f821 	bl	8002da8 <_init>
 8002d66:	4d0a      	ldr	r5, [pc, #40]	; (8002d90 <__libc_init_array+0x40>)
 8002d68:	4c0a      	ldr	r4, [pc, #40]	; (8002d94 <__libc_init_array+0x44>)
 8002d6a:	1b64      	subs	r4, r4, r5
 8002d6c:	10a4      	asrs	r4, r4, #2
 8002d6e:	42a6      	cmp	r6, r4
 8002d70:	d105      	bne.n	8002d7e <__libc_init_array+0x2e>
 8002d72:	bd70      	pop	{r4, r5, r6, pc}
 8002d74:	00b3      	lsls	r3, r6, #2
 8002d76:	58eb      	ldr	r3, [r5, r3]
 8002d78:	4798      	blx	r3
 8002d7a:	3601      	adds	r6, #1
 8002d7c:	e7ee      	b.n	8002d5c <__libc_init_array+0xc>
 8002d7e:	00b3      	lsls	r3, r6, #2
 8002d80:	58eb      	ldr	r3, [r5, r3]
 8002d82:	4798      	blx	r3
 8002d84:	3601      	adds	r6, #1
 8002d86:	e7f2      	b.n	8002d6e <__libc_init_array+0x1e>
 8002d88:	08002e08 	.word	0x08002e08
 8002d8c:	08002e08 	.word	0x08002e08
 8002d90:	08002e08 	.word	0x08002e08
 8002d94:	08002e0c 	.word	0x08002e0c

08002d98 <memset>:
 8002d98:	0003      	movs	r3, r0
 8002d9a:	1812      	adds	r2, r2, r0
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d100      	bne.n	8002da2 <memset+0xa>
 8002da0:	4770      	bx	lr
 8002da2:	7019      	strb	r1, [r3, #0]
 8002da4:	3301      	adds	r3, #1
 8002da6:	e7f9      	b.n	8002d9c <memset+0x4>

08002da8 <_init>:
 8002da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002daa:	46c0      	nop			; (mov r8, r8)
 8002dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dae:	bc08      	pop	{r3}
 8002db0:	469e      	mov	lr, r3
 8002db2:	4770      	bx	lr

08002db4 <_fini>:
 8002db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dba:	bc08      	pop	{r3}
 8002dbc:	469e      	mov	lr, r3
 8002dbe:	4770      	bx	lr
