TimeQuest Timing Analyzer report for top_audio_sd
Thu Jan 17 18:20:26 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'aud_bclk'
 16. Slow 1200mV 85C Model Setup: 'sys_clk'
 17. Slow 1200mV 85C Model Hold: 'aud_bclk'
 18. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'sys_clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'aud_bclk'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. MTBF Summary
 30. Synchronizer Summary
 31. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Setup: 'aud_bclk'
 62. Slow 1200mV 0C Model Setup: 'sys_clk'
 63. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 64. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Hold: 'aud_bclk'
 66. Slow 1200mV 0C Model Hold: 'sys_clk'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. MTBF Summary
 76. Synchronizer Summary
 77. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 99. Fast 1200mV 0C Model Setup Summary
100. Fast 1200mV 0C Model Hold Summary
101. Fast 1200mV 0C Model Recovery Summary
102. Fast 1200mV 0C Model Removal Summary
103. Fast 1200mV 0C Model Minimum Pulse Width Summary
104. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
106. Fast 1200mV 0C Model Setup: 'aud_bclk'
107. Fast 1200mV 0C Model Setup: 'sys_clk'
108. Fast 1200mV 0C Model Hold: 'aud_bclk'
109. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
110. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
111. Fast 1200mV 0C Model Hold: 'sys_clk'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'
116. Setup Times
117. Hold Times
118. Clock to Output Times
119. Minimum Clock to Output Times
120. MTBF Summary
121. Synchronizer Summary
122. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
144. Multicorner Timing Analysis Summary
145. Setup Times
146. Hold Times
147. Clock to Output Times
148. Minimum Clock to Output Times
149. Board Trace Model Assignments
150. Input Transition Times
151. Signal Integrity Metrics (Slow 1200mv 0c Model)
152. Signal Integrity Metrics (Slow 1200mv 85c Model)
153. Signal Integrity Metrics (Fast 1200mv 0c Model)
154. Setup Transfers
155. Hold Transfers
156. Report TCCS
157. Report RSKM
158. Unconstrained Paths
159. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; top_audio_sd                                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; top_audio_sd.sdc ; OK     ; Thu Jan 17 18:20:24 2019 ;
+------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; aud_bclk                                              ; Base      ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { aud_bclk }                                              ;
; sys_clk                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 10.000 ; 20.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000  ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 99.29 MHz  ; 99.29 MHz       ; aud_bclk                                              ;                                                               ;
; 121.91 MHz ; 121.91 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 215.05 MHz ; 215.05 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 314.07 MHz ; 250.0 MHz       ; sys_clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5.158  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 6.506  ; 0.000         ;
; aud_bclk                                              ; 14.964 ; 0.000         ;
; sys_clk                                               ; 16.816 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; aud_bclk                                              ; 0.432 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.451 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; sys_clk                                               ; 0.485 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; sys_clk                                               ; 9.643  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 9.715  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 9.716  ; 0.000         ;
; aud_bclk                                              ; 19.554 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.158  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.655      ;
; 5.638  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 4.175      ;
; 5.943  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.870      ;
; 5.965  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.848      ;
; 5.970  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.843      ;
; 6.024  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.207     ; 3.770      ;
; 6.024  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.207     ; 3.770      ;
; 6.024  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.207     ; 3.770      ;
; 6.024  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.207     ; 3.770      ;
; 6.231  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.207     ; 3.563      ;
; 6.231  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.207     ; 3.563      ;
; 6.287  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.526      ;
; 6.287  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.526      ;
; 6.299  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.514      ;
; 6.309  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.504      ;
; 6.309  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.504      ;
; 6.390  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.423      ;
; 6.436  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.377      ;
; 6.450  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.363      ;
; 6.567  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 3.237      ;
; 6.568  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.245      ;
; 6.574  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.239      ;
; 6.635  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.178      ;
; 6.643  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.170      ;
; 6.643  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.170      ;
; 6.734  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.079      ;
; 6.734  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.079      ;
; 6.781  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.032      ;
; 6.781  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.032      ;
; 6.781  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.032      ;
; 6.783  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.030      ;
; 6.783  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.030      ;
; 6.803  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 3.010      ;
; 6.827  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.986      ;
; 6.913  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 2.891      ;
; 6.914  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 2.890      ;
; 6.949  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 2.855      ;
; 6.959  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 2.853      ;
; 6.983  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 2.829      ;
; 7.041  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.772      ;
; 7.063  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.750      ;
; 7.137  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.676      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.658      ;
; 7.155  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.658      ;
; 7.171  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 2.633      ;
; 7.228  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.585      ;
; 7.248  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.565      ;
; 7.318  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 2.494      ;
; 7.343  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 2.469      ;
; 7.351  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 2.481      ;
; 7.397  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.416      ;
; 7.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.368      ;
; 7.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.368      ;
; 7.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.368      ;
; 7.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.368      ;
; 7.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.368      ;
; 7.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.368      ;
; 7.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.368      ;
; 7.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.368      ;
; 7.488  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.325      ;
; 7.495  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 2.309      ;
; 7.511  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 2.293      ;
; 7.535  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.278      ;
; 7.537  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.276      ;
; 7.650  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 2.162      ;
; 7.653  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 2.160      ;
; 7.674  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 2.138      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.979      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.979      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.979      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.979      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.979      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.979      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.979      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.979      ;
; 7.909  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.188     ; 1.904      ;
; 8.009  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 1.803      ;
; 8.034  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 1.778      ;
; 8.187  ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 1.634      ;
; 8.707  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.108      ;
; 8.707  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.108      ;
; 8.709  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.106      ;
; 8.709  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.106      ;
; 8.710  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.105      ;
; 8.710  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.105      ;
; 8.711  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.104      ;
; 8.711  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.104      ;
; 8.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.103      ;
; 8.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 1.103      ;
; 8.908  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 0.907      ;
; 8.918  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 0.897      ;
; 8.918  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 0.897      ;
; 8.919  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 0.896      ;
; 8.919  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 0.896      ;
; 8.935  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.186     ; 0.880      ;
; 15.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.571      ;
; 15.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.571      ;
; 15.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.571      ;
; 15.350 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.571      ;
; 15.541 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 4.380      ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.506  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done    ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 3.313      ;
; 6.605  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 3.218      ;
; 7.027  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.793      ;
; 7.027  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.793      ;
; 7.027  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.793      ;
; 7.041  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 2.782      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.775      ;
; 7.116  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.704      ;
; 7.116  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.704      ;
; 7.116  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.704      ;
; 7.124  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done    ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 2.695      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.134  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 2.686      ;
; 7.370  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 2.459      ;
; 7.370  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 2.459      ;
; 7.370  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 2.459      ;
; 7.370  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 2.459      ;
; 7.370  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[8]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 2.459      ;
; 7.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.337      ;
; 7.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.337      ;
; 7.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.337      ;
; 7.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.337      ;
; 7.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.337      ;
; 7.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.337      ;
; 7.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.337      ;
; 7.501  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.337      ;
; 7.509  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.329      ;
; 7.620  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_we_reg       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 2.658      ;
; 7.620  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.230      ; 2.658      ;
; 7.621  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.237      ; 2.664      ;
; 7.654  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 2.169      ;
; 7.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.178     ; 2.152      ;
; 7.675  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_we_reg       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 2.590      ;
; 7.675  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 2.590      ;
; 7.676  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.224      ; 2.596      ;
; 7.732  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 2.106      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 2.021      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 2.021      ;
; 7.816  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 2.021      ;
; 7.898  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 1.939      ;
; 7.898  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 1.939      ;
; 7.898  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 1.939      ;
; 7.898  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 1.939      ;
; 7.971  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 1.866      ;
; 8.024  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 1.813      ;
; 8.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 1.812      ;
; 8.025  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 1.812      ;
; 8.641  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.218      ; 1.625      ;
; 8.644  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.218      ; 1.622      ;
; 8.647  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.244      ; 1.645      ;
; 8.660  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.231      ; 1.619      ;
; 8.676  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.218      ; 1.590      ;
; 8.679  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.231      ; 1.600      ;
; 8.682  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.231      ; 1.597      ;
; 8.705  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.231      ; 1.574      ;
; 8.705  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.244      ; 1.587      ;
; 8.715  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.244      ; 1.577      ;
; 8.715  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.231      ; 1.564      ;
; 8.720  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.218      ; 1.546      ;
; 8.721  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.231      ; 1.558      ;
; 8.725  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.231      ; 1.554      ;
; 8.761  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.244      ; 1.531      ;
; 9.094  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.244      ; 1.198      ;
; 11.797 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 8.123      ;
; 11.798 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[7]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 8.122      ;
; 12.032 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[3]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 7.888      ;
; 12.075 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[2]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 7.844      ;
; 12.075 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[3]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 7.844      ;
; 12.075 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 7.844      ;
; 12.075 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[5]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 7.844      ;
; 12.075 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[6]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 7.844      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.964 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.212     ; 4.845      ;
; 15.003 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.212     ; 4.806      ;
; 16.113 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[9]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.121      ; 4.029      ;
; 16.167 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.014     ; 3.840      ;
; 16.190 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.014     ; 3.817      ;
; 16.451 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.121      ; 3.691      ;
; 16.931 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.014     ; 3.076      ;
; 16.940 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.014     ; 3.067      ;
; 17.146 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.121      ; 2.996      ;
; 17.157 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.014     ; 2.850      ;
; 17.205 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.121      ; 2.937      ;
; 17.210 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.014     ; 2.797      ;
; 17.299 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.014     ; 2.708      ;
; 17.363 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.212     ; 2.446      ;
; 17.398 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.121      ; 2.744      ;
; 17.626 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.014     ; 2.381      ;
; 17.706 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.212     ; 2.103      ;
; 17.828 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.121      ; 2.314      ;
; 17.973 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.121      ; 2.169      ;
; 18.244 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.121      ; 1.898      ;
; 18.557 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.212     ; 1.252      ;
; 18.737 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.212     ; 1.072      ;
; 33.582 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.332      ;
; 33.583 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.331      ;
; 33.599 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.315      ;
; 33.680 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.234      ;
; 33.681 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.233      ;
; 33.697 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.217      ;
; 33.793 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 6.398      ;
; 33.793 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.121      ;
; 33.794 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 6.397      ;
; 33.802 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.112      ;
; 33.803 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.111      ;
; 33.810 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 6.381      ;
; 33.819 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.095      ;
; 33.824 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.888      ;
; 33.891 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 6.023      ;
; 33.922 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.790      ;
; 33.971 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 5.943      ;
; 34.004 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 6.187      ;
; 34.013 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 5.901      ;
; 34.015 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.697      ;
; 34.044 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.668      ;
; 34.058 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 6.133      ;
; 34.059 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 6.132      ;
; 34.069 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 5.845      ;
; 34.070 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.642      ;
; 34.075 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 6.116      ;
; 34.083 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.016      ; 5.954      ;
; 34.113 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.599      ;
; 34.119 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 5.795      ;
; 34.120 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 5.794      ;
; 34.136 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 5.778      ;
; 34.168 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.544      ;
; 34.182 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 6.009      ;
; 34.191 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 5.723      ;
; 34.235 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.477      ;
; 34.269 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 5.922      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.270 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.505      ;
; 34.274 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.016      ; 5.763      ;
; 34.290 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.422      ;
; 34.304 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.009      ; 5.726      ;
; 34.305 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.009      ; 5.725      ;
; 34.321 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.009      ; 5.709      ;
; 34.329 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.016      ; 5.708      ;
; 34.330 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.107     ; 5.584      ;
; 34.330 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.113     ; 5.578      ;
; 34.331 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.113     ; 5.577      ;
; 34.347 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.113     ; 5.561      ;
; 34.348 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.016      ; 5.689      ;
; 34.361 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.309     ; 5.351      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.368 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.161     ; 5.407      ;
; 34.374 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.151     ; 5.496      ;
; 34.375 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.151     ; 5.495      ;
; 34.391 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.151     ; 5.479      ;
; 34.443 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.151     ; 5.427      ;
; 34.444 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.151     ; 5.426      ;
; 34.447 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.170      ; 5.744      ;
; 34.460 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.151     ; 5.410      ;
; 34.487 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.426     ; 5.108      ;
; 34.487 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.426     ; 5.108      ;
; 34.487 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0] ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.426     ; 5.108      ;
; 34.487 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.426     ; 5.108      ;
; 34.487 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.426     ; 5.108      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.816 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.837      ;
; 16.842 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.811      ;
; 16.853 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.800      ;
; 16.875 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.778      ;
; 17.053 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.600      ;
; 17.168 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.752      ;
; 17.180 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.740      ;
; 17.189 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.464      ;
; 17.209 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.711      ;
; 17.222 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.698      ;
; 17.233 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.687      ;
; 17.253 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.400      ;
; 17.253 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.667      ;
; 17.255 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.665      ;
; 17.316 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.604      ;
; 17.353 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.567      ;
; 17.387 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.266      ;
; 17.393 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.527      ;
; 17.401 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.519      ;
; 17.433 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.487      ;
; 17.442 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.478      ;
; 17.453 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.467      ;
; 17.460 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.460      ;
; 17.475 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.445      ;
; 17.482 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.438      ;
; 17.492 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 2.161      ;
; 17.502 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.418      ;
; 17.527 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.393      ;
; 17.529 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.391      ;
; 17.557 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.363      ;
; 17.627 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.293      ;
; 17.633 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.287      ;
; 17.648 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.272      ;
; 17.650 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.270      ;
; 17.653 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.267      ;
; 17.659 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.261      ;
; 17.660 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.260      ;
; 17.672 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.348     ; 1.981      ;
; 17.673 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.247      ;
; 17.689 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.231      ;
; 17.703 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.217      ;
; 17.742 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.178      ;
; 17.750 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.170      ;
; 17.763 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.157      ;
; 17.767 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.153      ;
; 17.773 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.147      ;
; 17.792 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.128      ;
; 17.794 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.126      ;
; 17.796 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.124      ;
; 17.805 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.115      ;
; 17.817 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.103      ;
; 17.835 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.085      ;
; 17.847 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.073      ;
; 17.849 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.071      ;
; 17.853 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.067      ;
; 17.860 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.060      ;
; 17.866 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.054      ;
; 17.909 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.011      ;
; 17.918 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 2.002      ;
; 17.937 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.983      ;
; 17.938 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.982      ;
; 17.942 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.978      ;
; 17.963 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.957      ;
; 17.964 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.956      ;
; 17.965 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.955      ;
; 17.981 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.939      ;
; 17.987 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.933      ;
; 17.993 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.927      ;
; 17.994 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.926      ;
; 17.994 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.926      ;
; 18.064 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.856      ;
; 18.064 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.856      ;
; 18.065 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.855      ;
; 18.083 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.837      ;
; 18.084 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.836      ;
; 18.086 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.834      ;
; 18.087 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.833      ;
; 18.092 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.828      ;
; 18.632 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.288      ;
; 18.639 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.281      ;
; 18.640 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.280      ;
; 18.649 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.271      ;
; 18.662 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.258      ;
; 18.663 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.257      ;
; 18.664 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.256      ;
; 19.094 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 0.858      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.492      ; 1.178      ;
; 0.457 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.492      ; 1.203      ;
; 0.466 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.492      ; 1.212      ;
; 0.474 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.107      ; 0.793      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.492 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.107      ; 0.811      ;
; 0.512 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.055      ; 0.779      ;
; 0.524 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.058      ; 0.794      ;
; 0.530 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 0.796      ;
; 0.530 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.795      ;
; 0.530 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.795      ;
; 0.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.107      ; 0.851      ;
; 0.551 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.107      ; 0.870      ;
; 0.570 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 0.834      ;
; 0.588 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.357      ; 1.199      ;
; 0.600 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.357      ; 1.211      ;
; 0.609 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[1]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.793      ;
; 0.610 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[13]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.794      ;
; 0.611 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[14]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.795      ;
; 0.612 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[2]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.796      ;
; 0.614 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.016     ; 0.810      ;
; 0.639 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.262      ; 1.113      ;
; 0.639 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.426      ; 1.277      ;
; 0.651 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.055      ; 0.918      ;
; 0.656 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.357      ; 1.267      ;
; 0.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 1.197      ;
; 0.686 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.628      ; 1.568      ;
; 0.726 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 0.992      ;
; 0.726 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 0.992      ;
; 0.726 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.991      ;
; 0.727 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 0.993      ;
; 0.727 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.992      ;
; 0.759 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.107      ; 1.078      ;
; 0.771 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.033      ; 1.016      ;
; 0.783 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.058      ; 1.053      ;
; 0.784 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.058      ; 1.054      ;
; 0.787 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.016     ; 0.983      ;
; 0.789 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.050      ;
; 0.795 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.056      ;
; 0.804 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.065      ;
; 0.804 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.065      ;
; 0.806 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.067      ;
; 0.807 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[12]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.991      ;
; 0.807 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[0]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.991      ;
; 0.808 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[3]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.992      ;
; 0.809 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[15]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.993      ;
; 0.811 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 1.077      ;
; 0.814 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 1.080      ;
; 0.821 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.082      ;
; 0.827 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.107      ; 1.146      ;
; 0.828 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.016     ; 1.024      ;
; 0.830 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 1.094      ;
; 0.834 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[4]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.251     ; 0.795      ;
; 0.834 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[6]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.251     ; 0.795      ;
; 0.836 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[9]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[9]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.251     ; 0.797      ;
; 0.836 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[10]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.251     ; 0.797      ;
; 0.861 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.016     ; 1.057      ;
; 0.882 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.405      ; 1.541      ;
; 0.901 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.107      ; 1.220      ;
; 0.918 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.058      ; 1.188      ;
; 0.948 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.107      ; 1.267      ;
; 0.954 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.033      ; 1.199      ;
; 0.961 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.357      ; 1.572      ;
; 0.974 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 1.240      ;
; 0.974 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.269      ; 1.497      ;
; 0.975 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 1.241      ;
; 0.981 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 1.247      ;
; 0.986 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.113      ; 1.311      ;
; 1.005 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.211     ; 1.006      ;
; 1.019 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.054      ; 1.285      ;
; 1.020 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.262      ; 1.494      ;
; 1.021 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.269      ; 1.544      ;
; 1.025 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.113      ; 1.350      ;
; 1.030 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.269      ; 1.553      ;
; 1.031 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[11]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.251     ; 0.992      ;
; 1.031 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[8]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.251     ; 0.992      ;
; 1.032 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[5]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.251     ; 0.993      ;
; 1.032 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[7]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.251     ; 0.993      ;
; 1.043 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.016     ; 1.239      ;
; 1.049 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 1.570      ;
; 1.071 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.269      ; 1.594      ;
; 1.072 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.058      ; 1.342      ;
; 1.082 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.016     ; 1.278      ;
; 1.087 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.309      ; 1.608      ;
; 1.092 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.492      ; 1.838      ;
; 1.123 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.050     ; 1.285      ;
; 1.130 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.134      ; 1.518      ;
; 1.134 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.267      ; 1.613      ;
; 1.139 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.267      ; 1.618      ;
; 1.141 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.134      ; 1.529      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[16]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[16]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[14]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[14]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[15]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[15]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                                   ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                   ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.457 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.185      ;
; 0.497 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.224      ;
; 0.500 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.228      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[7]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.237      ;
; 0.510 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.515 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[2]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.242      ;
; 0.523 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.818      ;
; 0.524 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.819      ;
; 0.539 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.834      ;
; 0.548 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.843      ;
; 0.550 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.844      ;
; 0.550 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.844      ;
; 0.550 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.844      ;
; 0.550 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[9]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.844      ;
; 0.551 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.845      ;
; 0.551 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.846      ;
; 0.624 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.919      ;
; 0.639 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[8]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.375      ;
; 0.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.941      ;
; 0.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.941      ;
; 0.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.941      ;
; 0.647 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.942      ;
; 0.647 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[3]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.942      ;
; 0.648 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.942      ;
; 0.649 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.943      ;
; 0.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.944      ;
; 0.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.944      ;
; 0.650 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.944      ;
; 0.650 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.945      ;
; 0.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.945      ;
; 0.652 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.946      ;
; 0.653 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.946      ;
; 0.657 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.952      ;
; 0.661 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[6]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.397      ;
; 0.662 ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                                   ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.955      ;
; 0.665 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.960      ;
; 0.669 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[10]                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.963      ;
; 0.671 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.966      ;
; 0.671 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[6]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.965      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.669 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.676 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.969      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.987      ;
; 0.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.007      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.758 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.759 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.769 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.896 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.189      ;
; 0.955 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.248      ;
; 0.973 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.266      ;
; 0.983 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.275      ;
; 0.983 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.275      ;
; 0.983 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.275      ;
; 0.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.276      ;
; 1.049 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.342      ;
; 1.056 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.349      ;
; 1.061 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.355      ;
; 1.096 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.388      ;
; 1.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.119 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.127 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.421      ;
; 1.128 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.136 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.745 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.766 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.059      ;
; 1.099 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.403      ;
; 1.117 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.412      ;
; 1.119 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.412      ;
; 1.215 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.508      ;
; 1.223 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.516      ;
; 1.231 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.525      ;
; 1.241 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.534      ;
; 1.247 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.540      ;
; 1.249 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.543      ;
; 1.250 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.543      ;
; 1.256 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.549      ;
; 1.258 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.551      ;
; 1.259 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.552      ;
; 1.288 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.581      ;
; 1.363 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.656      ;
; 1.368 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.661      ;
; 1.370 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.663      ;
; 1.372 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.665      ;
; 1.376 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.669      ;
; 1.379 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.672      ;
; 1.387 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.682      ;
; 1.390 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.683      ;
; 1.396 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.691      ;
; 1.401 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.694      ;
; 1.454 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.747      ;
; 1.462 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.755      ;
; 1.510 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.803      ;
; 1.516 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.809      ;
; 1.519 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.812      ;
; 1.527 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.821      ;
; 1.529 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.822      ;
; 1.537 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.830      ;
; 1.594 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.887      ;
; 1.602 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.895      ;
; 1.602 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.895      ;
; 1.650 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.943      ;
; 1.655 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.948      ;
; 1.657 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.950      ;
; 1.668 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.961      ;
; 1.676 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 1.722      ;
; 1.725 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.018      ;
; 1.731 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.024      ;
; 1.742 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.035      ;
; 1.755 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.048      ;
; 1.812 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.105      ;
; 1.820 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.113      ;
; 1.829 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 1.875      ;
; 1.915 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 1.961      ;
; 1.960 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.253      ;
; 2.005 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.298      ;
; 2.007 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.300      ;
; 2.013 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.306      ;
; 2.028 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.321      ;
; 2.034 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.327      ;
; 2.055 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 2.101      ;
; 2.090 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.383      ;
; 2.153 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.446      ;
; 2.168 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.461      ;
; 2.245 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 2.291      ;
; 2.273 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 2.319      ;
; 2.460 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 2.506      ;
; 2.466 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 2.512      ;
; 2.494 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 2.540      ;
; 2.580 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.166     ; 2.626      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.643  ; 9.831        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.782  ; 9.782        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.785  ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.807  ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]                           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                 ;
; 9.943  ; 10.163       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 9.946  ; 9.946        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                                 ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                   ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                     ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                         ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                   ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                     ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                                 ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 10.053 ; 10.053       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]                           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                 ;
; 10.211 ; 10.211       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                         ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------+
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                               ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                          ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                              ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                          ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                               ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                 ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]                        ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]                        ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]                        ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]                        ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]                        ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]                        ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]                           ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                              ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[14]                                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[15]                                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[16]                                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[2]                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[3]                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[5]                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[6]                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[7]                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                       ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5] ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_busy_d0                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_busy_d1                                          ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[0]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[10]                                     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[11]                                     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[12]                                     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[13]                                     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[14]                                     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[15]                                     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[16]                                     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[17]                                     ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[1]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[2]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[3]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[4]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[5]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[6]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[7]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[8]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[9]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[0]                                       ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[10]                                      ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[11]                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                 ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; 9.725 ; 9.945        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; 9.865 ; 10.053       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ;
; 9.868 ; 10.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[10]                                                                                  ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[11]                                                                                  ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[4]                                                                                   ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[5]                                                                                   ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[6]                                                                                   ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[7]                                                                                   ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[8]                                                                                   ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[9]                                                                                   ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ;
; 19.554 ; 19.774       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[0]                                                                                   ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[12]                                                                                  ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[13]                                                                                  ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[14]                                                                                  ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[15]                                                                                  ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[1]                                                                                   ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[2]                                                                                   ;
; 19.571 ; 19.791       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[3]                                                                                   ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ;
; 19.608 ; 19.828       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ;
; 19.608 ; 19.828       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ;
; 19.608 ; 19.828       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                   ;
; 19.608 ; 19.828       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ;
; 19.608 ; 19.828       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                   ;
; 19.608 ; 19.828       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ;
; 19.615 ; 19.835       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ;
; 19.615 ; 19.835       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ;
; 19.615 ; 19.835       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ;
; 19.615 ; 19.835       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ;
; 19.615 ; 19.835       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ;
; 19.615 ; 19.835       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ;
; 19.615 ; 19.835       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ;
; 19.615 ; 19.835       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[9]                                                                  ;
; 19.617 ; 19.805       ; 0.188          ; Low Pulse Width  ; aud_bclk ; Fall       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                                     ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_lrc_d0                                                                     ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_done                                                                        ;
; 19.716 ; 19.951       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]                              ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]                             ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]                             ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]                             ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]                             ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]                              ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]                              ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]                              ;
; 19.717 ; 19.952       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]                              ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ;
; 19.731 ; 19.951       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ;
; 19.731 ; 19.951       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ;
; 19.731 ; 19.951       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ;
; 19.731 ; 19.951       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ;
; 19.731 ; 19.951       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ;
; 19.732 ; 19.952       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ;
; 19.732 ; 19.952       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ;
; 19.732 ; 19.952       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ;
; 19.732 ; 19.952       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;
; 19.732 ; 19.952       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ;
; 19.732 ; 19.952       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ;
; 19.732 ; 19.952       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ;
; 19.739 ; 19.959       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                   ;
; 19.739 ; 19.959       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                   ;
; 19.739 ; 19.959       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ;
; 19.745 ; 19.980       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[10]                             ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[11]                             ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[4]                              ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[6]                              ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[7]                              ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[8]                              ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[9]                              ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ;
; 19.750 ; 19.970       ; 0.220          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_lrc   ; aud_bclk   ; 3.851  ; 4.126  ; Rise       ; aud_bclk                                              ;
; sd_miso   ; sys_clk    ; -1.636 ; -1.250 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sys_rst_n ; sys_clk    ; -5.381 ; -4.961 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_lrc   ; aud_bclk   ; -1.096 ; -1.348 ; Rise       ; aud_bclk                                              ;
; sd_miso   ; sys_clk    ; 5.490  ; 5.247  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sys_rst_n ; sys_clk    ; 6.008  ; 5.605  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_dacdat ; aud_bclk   ; 8.761  ; 8.757  ; Fall       ; aud_bclk                                              ;
; sd_cs      ; sys_clk    ; 7.914  ; 7.749  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi    ; sys_clk    ; 7.609  ; 7.507  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk     ; sys_clk    ; 13.215 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_cs      ; sys_clk    ; 16.744 ; 16.600 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi    ; sys_clk    ; 16.725 ; 16.547 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk     ; sys_clk    ;        ; 13.176 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; aud_mclk   ; sys_clk    ; 3.272  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; aud_mclk   ; sys_clk    ;        ; 3.164  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_dacdat ; aud_bclk   ; 8.500  ; 8.498  ; Fall       ; aud_bclk                                              ;
; sd_cs      ; sys_clk    ; 6.662  ; 6.513  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi    ; sys_clk    ; 6.342  ; 6.185  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk     ; sys_clk    ; 12.718 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_cs      ; sys_clk    ; 15.975 ; 15.820 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi    ; sys_clk    ; 15.464 ; 15.253 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk     ; sys_clk    ;        ; 12.680 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; aud_mclk   ; sys_clk    ; 2.775  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; aud_mclk   ; sys_clk    ;        ; 2.670  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.808 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                        ; Synchronization Node                                                                                                        ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]         ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 33.808                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.364       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 15.444       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 33.886                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 18.538       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 15.348       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 34.037                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                        ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 18.336       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 15.701       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.314                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 18.349       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 15.965       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.433                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 18.548       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 15.885       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.463                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.594       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 15.869       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.487                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 18.338       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 16.149       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.667                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 18.371       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 16.296       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 35.198                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 18.583       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 16.615       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 35.403                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 18.375       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 17.028       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 35.450                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 18.517       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 16.933       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.321                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.878       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 34.443       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 73.386                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                        ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.082       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 34.304       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.460                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.086       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 34.374       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.512                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.877       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 34.635       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.652                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.086       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 34.566       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.661                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 38.876       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 34.785       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.999                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.876       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 35.123       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 39.084       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 35.055       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.304                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.599       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.705       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.416                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.780       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 35.636       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.727                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.875       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 35.852       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 101.46 MHz ; 101.46 MHz      ; aud_bclk                                              ;                                                               ;
; 131.22 MHz ; 131.22 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 227.84 MHz ; 227.84 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 331.79 MHz ; 250.0 MHz       ; sys_clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5.474  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 6.669  ; 0.000         ;
; aud_bclk                                              ; 15.072 ; 0.000         ;
; sys_clk                                               ; 16.986 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.400 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; aud_bclk                                              ; 0.414 ; 0.000         ;
; sys_clk                                               ; 0.430 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; sys_clk                                               ; 9.583  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 9.715  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 9.716  ; 0.000         ;
; aud_bclk                                              ; 19.427 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.474  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 4.361      ;
; 5.904  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.931      ;
; 6.204  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.631      ;
; 6.222  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.613      ;
; 6.239  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.596      ;
; 6.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.487      ;
; 6.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.487      ;
; 6.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.487      ;
; 6.333  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.487      ;
; 6.526  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.294      ;
; 6.526  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 3.294      ;
; 6.533  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.302      ;
; 6.533  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.302      ;
; 6.550  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.285      ;
; 6.570  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.265      ;
; 6.587  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.248      ;
; 6.621  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.214      ;
; 6.634  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.201      ;
; 6.706  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.129      ;
; 6.764  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.071      ;
; 6.791  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 3.038      ;
; 6.796  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.039      ;
; 6.823  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.012      ;
; 6.844  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.991      ;
; 6.881  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.954      ;
; 6.932  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.903      ;
; 6.969  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.866      ;
; 6.995  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.840      ;
; 6.997  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.838      ;
; 6.997  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.838      ;
; 6.997  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.838      ;
; 7.014  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.821      ;
; 7.032  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.803      ;
; 7.034  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.801      ;
; 7.159  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 2.670      ;
; 7.164  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.670      ;
; 7.182  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.652      ;
; 7.211  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 2.618      ;
; 7.212  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 2.617      ;
; 7.243  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.592      ;
; 7.260  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.575      ;
; 7.308  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.527      ;
; 7.331  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.504      ;
; 7.359  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 2.470      ;
; 7.368  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.467      ;
; 7.396  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.439      ;
; 7.436  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.399      ;
; 7.462  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.372      ;
; 7.497  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 2.360      ;
; 7.507  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.327      ;
; 7.554  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.281      ;
; 7.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.238      ;
; 7.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.238      ;
; 7.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.238      ;
; 7.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.238      ;
; 7.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.238      ;
; 7.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.238      ;
; 7.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.238      ;
; 7.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.154     ; 2.238      ;
; 7.642  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.193      ;
; 7.692  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 2.137      ;
; 7.705  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.130      ;
; 7.707  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.128      ;
; 7.711  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 2.118      ;
; 7.799  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 2.036      ;
; 7.822  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 2.012      ;
; 7.840  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 1.994      ;
; 7.992  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 1.867      ;
; 7.992  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 1.867      ;
; 7.992  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 1.867      ;
; 7.992  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 1.867      ;
; 7.992  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 1.867      ;
; 7.992  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 1.867      ;
; 7.992  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 1.867      ;
; 7.992  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 1.867      ;
; 8.041  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 1.794      ;
; 8.120  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 1.714      ;
; 8.165  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.168     ; 1.669      ;
; 8.285  ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.556      ;
; 8.821  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.018      ;
; 8.822  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.017      ;
; 8.823  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.016      ;
; 8.824  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.015      ;
; 8.824  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.015      ;
; 8.825  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.014      ;
; 8.825  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.014      ;
; 8.825  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.014      ;
; 8.826  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.013      ;
; 8.826  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 1.013      ;
; 9.022  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 0.817      ;
; 9.030  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 0.809      ;
; 9.031  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 0.808      ;
; 9.032  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 0.807      ;
; 9.032  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 0.807      ;
; 9.045  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.163     ; 0.794      ;
; 15.611 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.319      ;
; 15.611 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.319      ;
; 15.611 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.319      ;
; 15.611 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.319      ;
; 15.804 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.126      ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.669  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done    ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.159     ; 3.174      ;
; 6.879  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.965      ;
; 7.238  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.606      ;
; 7.238  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.606      ;
; 7.238  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.606      ;
; 7.245  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.599      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.258  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.586      ;
; 7.274  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done    ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.159     ; 2.569      ;
; 7.282  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.562      ;
; 7.282  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.562      ;
; 7.282  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.562      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.302  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.542      ;
; 7.542  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 2.307      ;
; 7.542  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 2.307      ;
; 7.542  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 2.307      ;
; 7.542  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 2.307      ;
; 7.542  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[8]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.153     ; 2.307      ;
; 7.659  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.198      ;
; 7.659  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.198      ;
; 7.659  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.198      ;
; 7.659  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.198      ;
; 7.659  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.198      ;
; 7.659  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.198      ;
; 7.659  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.198      ;
; 7.659  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.198      ;
; 7.665  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 2.192      ;
; 7.809  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.208      ; 2.438      ;
; 7.810  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_we_reg       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.203      ; 2.432      ;
; 7.810  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.203      ; 2.432      ;
; 7.835  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 2.009      ;
; 7.859  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.197      ; 2.377      ;
; 7.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_we_reg       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 2.371      ;
; 7.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 2.371      ;
; 7.879  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 1.965      ;
; 7.880  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.977      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.876      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.876      ;
; 7.981  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.876      ;
; 8.048  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.809      ;
; 8.048  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.809      ;
; 8.048  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.809      ;
; 8.049  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.808      ;
; 8.145  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.712      ;
; 8.146  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.711      ;
; 8.147  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.145     ; 1.710      ;
; 8.152  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.146     ; 1.704      ;
; 8.669  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.195      ; 1.565      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.195      ; 1.563      ;
; 8.671  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 1.585      ;
; 8.691  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 1.554      ;
; 8.703  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.195      ; 1.531      ;
; 8.710  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 1.535      ;
; 8.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 1.533      ;
; 8.729  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 1.527      ;
; 8.730  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 1.515      ;
; 8.741  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 1.515      ;
; 8.744  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 1.501      ;
; 8.748  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 1.497      ;
; 8.749  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.195      ; 1.485      ;
; 8.753  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.206      ; 1.492      ;
; 8.785  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 1.471      ;
; 9.105  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.217      ; 1.151      ;
; 12.379 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 7.551      ;
; 12.381 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[7]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 7.549      ;
; 12.595 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[3]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 7.335      ;
; 12.616 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[2]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 7.313      ;
; 12.616 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[3]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 7.313      ;
; 12.616 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 7.313      ;
; 12.616 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[5]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 7.313      ;
; 12.616 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[6]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 7.313      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.072 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.343     ; 4.607      ;
; 15.114 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.343     ; 4.565      ;
; 16.230 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.163     ; 3.629      ;
; 16.258 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.163     ; 3.601      ;
; 16.259 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[9]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.033     ; 3.730      ;
; 16.542 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.033     ; 3.447      ;
; 16.935 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.163     ; 2.924      ;
; 16.963 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.163     ; 2.896      ;
; 17.175 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.163     ; 2.684      ;
; 17.206 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.163     ; 2.653      ;
; 17.220 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.033     ; 2.769      ;
; 17.247 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.033     ; 2.742      ;
; 17.283 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.163     ; 2.576      ;
; 17.436 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.033     ; 2.553      ;
; 17.462 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.343     ; 2.217      ;
; 17.602 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.163     ; 2.257      ;
; 17.730 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.343     ; 1.949      ;
; 17.810 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.033     ; 2.179      ;
; 17.945 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.033     ; 2.044      ;
; 18.205 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.033     ; 1.784      ;
; 18.554 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.343     ; 1.125      ;
; 18.702 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                    ; aud_bclk     ; aud_bclk    ; 20.000       ; -0.343     ; 0.977      ;
; 33.895 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 6.022      ;
; 33.896 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 6.021      ;
; 33.913 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 6.004      ;
; 33.977 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.940      ;
; 33.978 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.939      ;
; 33.995 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.922      ;
; 34.098 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 6.093      ;
; 34.099 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 6.092      ;
; 34.103 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.814      ;
; 34.114 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.803      ;
; 34.115 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.802      ;
; 34.116 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 6.075      ;
; 34.125 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.607      ;
; 34.132 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.785      ;
; 34.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.732      ;
; 34.207 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.525      ;
; 34.245 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.672      ;
; 34.306 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 5.885      ;
; 34.313 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.419      ;
; 34.322 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.595      ;
; 34.327 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.590      ;
; 34.344 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.388      ;
; 34.351 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 5.840      ;
; 34.352 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 5.839      ;
; 34.367 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.365      ;
; 34.369 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 5.822      ;
; 34.372 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.028      ; 5.678      ;
; 34.395 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.337      ;
; 34.408 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.509      ;
; 34.409 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.508      ;
; 34.426 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.491      ;
; 34.448 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 5.743      ;
; 34.449 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.283      ;
; 34.464 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.453      ;
; 34.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.200      ;
; 34.559 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 5.632      ;
; 34.560 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.028      ; 5.490      ;
; 34.586 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.146      ;
; 34.593 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.007      ; 5.436      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.007      ; 5.435      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.594 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.177      ;
; 34.611 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.007      ; 5.418      ;
; 34.614 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.028      ; 5.436      ;
; 34.616 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.301      ;
; 34.625 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.028      ; 5.425      ;
; 34.638 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.290     ; 5.094      ;
; 34.662 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.155     ; 5.205      ;
; 34.663 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.155     ; 5.204      ;
; 34.673 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.108     ; 5.241      ;
; 34.674 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.108     ; 5.240      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]             ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.676 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]            ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.173     ; 5.095      ;
; 34.680 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.155     ; 5.187      ;
; 34.691 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.108     ; 5.223      ;
; 34.701 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.169      ; 5.490      ;
; 34.728 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.155     ; 5.139      ;
; 34.729 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.155     ; 5.138      ;
; 34.746 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.155     ; 5.121      ;
; 34.758 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.105     ; 5.159      ;
; 34.767 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.412     ; 4.843      ;
; 34.767 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0      ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.412     ; 4.843      ;
; 34.767 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0] ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.412     ; 4.843      ;
; 34.767 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.412     ; 4.843      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.986 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.709      ;
; 17.054 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.641      ;
; 17.063 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.632      ;
; 17.100 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.595      ;
; 17.254 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.441      ;
; 17.344 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.351      ;
; 17.373 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.556      ;
; 17.420 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.509      ;
; 17.421 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.274      ;
; 17.441 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.488      ;
; 17.450 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.479      ;
; 17.483 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.446      ;
; 17.501 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.428      ;
; 17.514 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.415      ;
; 17.549 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.146      ;
; 17.549 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.380      ;
; 17.579 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.350      ;
; 17.587 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.342      ;
; 17.605 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.324      ;
; 17.641 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.288      ;
; 17.647 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.282      ;
; 17.656 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.273      ;
; 17.664 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.265      ;
; 17.666 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.263      ;
; 17.672 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 2.023      ;
; 17.673 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.256      ;
; 17.731 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.198      ;
; 17.749 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.180      ;
; 17.793 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.136      ;
; 17.808 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.121      ;
; 17.822 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.307     ; 1.873      ;
; 17.832 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.097      ;
; 17.847 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.082      ;
; 17.855 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.074      ;
; 17.875 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.054      ;
; 17.878 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.051      ;
; 17.884 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.045      ;
; 17.905 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.024      ;
; 17.919 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.010      ;
; 17.936 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.993      ;
; 17.937 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.992      ;
; 17.944 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.985      ;
; 17.945 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.984      ;
; 17.958 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.971      ;
; 18.000 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.929      ;
; 18.000 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.929      ;
; 18.001 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.928      ;
; 18.004 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.925      ;
; 18.010 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.919      ;
; 18.014 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.915      ;
; 18.022 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.907      ;
; 18.031 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.898      ;
; 18.043 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.886      ;
; 18.070 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.859      ;
; 18.074 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.855      ;
; 18.082 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.847      ;
; 18.084 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.845      ;
; 18.126 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.803      ;
; 18.126 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.803      ;
; 18.126 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.803      ;
; 18.130 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.799      ;
; 18.135 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.794      ;
; 18.142 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.787      ;
; 18.150 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.779      ;
; 18.169 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.760      ;
; 18.169 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.760      ;
; 18.171 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.758      ;
; 18.196 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.733      ;
; 18.208 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.721      ;
; 18.208 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.721      ;
; 18.252 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.677      ;
; 18.252 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.677      ;
; 18.253 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.676      ;
; 18.256 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.673      ;
; 18.261 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.668      ;
; 18.261 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.668      ;
; 18.262 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.667      ;
; 18.265 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.664      ;
; 18.766 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.163      ;
; 18.772 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.157      ;
; 18.773 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.156      ;
; 18.781 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.148      ;
; 18.792 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.137      ;
; 18.792 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.137      ;
; 18.794 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.135      ;
; 19.188 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 0.770      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.400 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[16]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[16]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[14]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[14]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[15]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[15]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                                   ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                   ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.434 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.082      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.729      ;
; 0.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.118      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.119      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.743      ;
; 0.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.745      ;
; 0.480 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[7]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.128      ;
; 0.483 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.752      ;
; 0.484 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[2]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.132      ;
; 0.485 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.754      ;
; 0.499 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.768      ;
; 0.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.774      ;
; 0.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.774      ;
; 0.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.774      ;
; 0.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.774      ;
; 0.516 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[9]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.785      ;
; 0.517 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.786      ;
; 0.526 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.794      ;
; 0.578 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.847      ;
; 0.597 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[3]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.600 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.606 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.874      ;
; 0.607 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.875      ;
; 0.607 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.875      ;
; 0.607 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.875      ;
; 0.607 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.876      ;
; 0.607 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.876      ;
; 0.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.876      ;
; 0.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.876      ;
; 0.609 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.877      ;
; 0.610 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.878      ;
; 0.613 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.881      ;
; 0.614 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.882      ;
; 0.615 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[13]                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.884      ;
; 0.620 ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                                   ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[10]                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.889      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.621 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.628 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.648 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.662 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.930      ;
; 0.690 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.842 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.110      ;
; 0.867 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.880 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.148      ;
; 0.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.180      ;
; 0.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.180      ;
; 0.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.181      ;
; 0.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.181      ;
; 0.981 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.246      ;
; 0.984 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.252      ;
; 0.988 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.255      ;
; 1.012 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.014 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.285      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.024 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.046 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.414 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.430      ; 1.074      ;
; 0.429 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.105      ; 0.729      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.437 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.430      ; 1.097      ;
; 0.445 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.430      ; 1.105      ;
; 0.453 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.105      ; 0.753      ;
; 0.469 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.717      ;
; 0.480 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.105      ; 0.780      ;
; 0.490 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 0.737      ;
; 0.493 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 0.739      ;
; 0.496 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.048      ; 0.739      ;
; 0.504 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.105      ; 0.804      ;
; 0.525 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 0.769      ;
; 0.533 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.412      ; 1.140      ;
; 0.557 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.306      ; 1.093      ;
; 0.568 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.306      ; 1.104      ;
; 0.577 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.744      ;
; 0.577 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[1]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.035     ; 0.737      ;
; 0.578 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[13]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.035     ; 0.738      ;
; 0.579 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[14]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.035     ; 0.739      ;
; 0.579 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[2]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.035     ; 0.739      ;
; 0.584 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.256      ; 1.035      ;
; 0.598 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.053      ; 0.846      ;
; 0.603 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.290      ; 1.088      ;
; 0.621 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.306      ; 1.157      ;
; 0.642 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.569      ; 1.441      ;
; 0.667 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 0.913      ;
; 0.668 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 0.914      ;
; 0.670 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.048      ; 0.913      ;
; 0.670 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.048      ; 0.913      ;
; 0.671 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.048      ; 0.914      ;
; 0.698 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 0.945      ;
; 0.699 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 0.946      ;
; 0.699 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.105      ; 0.999      ;
; 0.702 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.014      ; 0.911      ;
; 0.735 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.974      ;
; 0.739 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.906      ;
; 0.741 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.980      ;
; 0.744 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.983      ;
; 0.746 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.985      ;
; 0.749 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 0.988      ;
; 0.751 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 0.997      ;
; 0.751 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.105      ; 1.051      ;
; 0.753 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[12]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.035     ; 0.913      ;
; 0.753 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[0]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.035     ; 0.913      ;
; 0.754 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[3]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.035     ; 0.914      ;
; 0.755 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 1.001      ;
; 0.755 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[15]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.035     ; 0.915      ;
; 0.767 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.044      ; 1.006      ;
; 0.768 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.049      ; 1.012      ;
; 0.775 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.942      ;
; 0.776 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[4]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.233     ; 0.738      ;
; 0.776 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[6]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.233     ; 0.738      ;
; 0.778 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[9]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[9]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.233     ; 0.740      ;
; 0.778 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[10]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.233     ; 0.740      ;
; 0.807 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 0.974      ;
; 0.823 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.364      ; 1.417      ;
; 0.828 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.105      ; 1.128      ;
; 0.837 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 1.084      ;
; 0.865 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.105      ; 1.165      ;
; 0.875 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.108      ; 1.178      ;
; 0.884 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 1.130      ;
; 0.884 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 1.130      ;
; 0.903 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.306      ; 1.439      ;
; 0.903 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.225      ; 1.358      ;
; 0.905 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.014      ; 1.114      ;
; 0.906 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.108      ; 1.209      ;
; 0.911 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 1.157      ;
; 0.926 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.051      ; 1.172      ;
; 0.934 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.290      ; 1.419      ;
; 0.937 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.211     ; 0.921      ;
; 0.942 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.256      ; 1.393      ;
; 0.944 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.225      ; 1.399      ;
; 0.946 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.290      ; 1.431      ;
; 0.950 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.225      ; 1.405      ;
; 0.951 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[11]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.233     ; 0.913      ;
; 0.951 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[8]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.233     ; 0.913      ;
; 0.952 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[7]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.233     ; 0.914      ;
; 0.953 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[5]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.233     ; 0.915      ;
; 0.979 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 1.146      ;
; 0.991 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.225      ; 1.446      ;
; 0.994 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]                             ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[7]                                                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.199      ; 1.388      ;
; 0.997 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.052      ; 1.244      ;
; 1.000 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.430      ; 1.660      ;
; 1.000 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.028     ; 1.167      ;
; 1.006 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.049     ; 1.152      ;
; 1.010 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.246      ; 1.451      ;
; 1.012 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.246      ; 1.453      ;
; 1.026 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_done                                                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.100     ; 1.121      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.694 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.710 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.978      ;
; 1.013 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.281      ;
; 1.015 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.284      ;
; 1.018 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.288      ;
; 1.030 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.299      ;
; 1.116 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.384      ;
; 1.117 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.385      ;
; 1.120 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.388      ;
; 1.128 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.396      ;
; 1.135 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.403      ;
; 1.138 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.406      ;
; 1.142 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.410      ;
; 1.150 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.418      ;
; 1.153 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.421      ;
; 1.155 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.423      ;
; 1.204 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.472      ;
; 1.237 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.505      ;
; 1.239 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.507      ;
; 1.243 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.511      ;
; 1.250 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.518      ;
; 1.257 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.525      ;
; 1.259 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.527      ;
; 1.260 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.528      ;
; 1.261 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.529      ;
; 1.262 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.530      ;
; 1.269 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.537      ;
; 1.272 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.540      ;
; 1.274 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.542      ;
; 1.277 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.545      ;
; 1.305 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.573      ;
; 1.331 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.599      ;
; 1.339 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.607      ;
; 1.359 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.627      ;
; 1.372 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.640      ;
; 1.379 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.647      ;
; 1.381 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.649      ;
; 1.384 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.652      ;
; 1.384 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.652      ;
; 1.396 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.664      ;
; 1.454 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.722      ;
; 1.462 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.730      ;
; 1.470 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.738      ;
; 1.481 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.749      ;
; 1.503 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.771      ;
; 1.507 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 1.558      ;
; 1.535 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.803      ;
; 1.540 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.808      ;
; 1.585 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.853      ;
; 1.602 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.870      ;
; 1.608 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.876      ;
; 1.616 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.884      ;
; 1.648 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 1.699      ;
; 1.669 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.937      ;
; 1.677 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.945      ;
; 1.718 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 1.769      ;
; 1.792 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.060      ;
; 1.838 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.106      ;
; 1.841 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.109      ;
; 1.846 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.114      ;
; 1.849 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 1.900      ;
; 1.853 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.121      ;
; 1.860 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.128      ;
; 1.918 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.186      ;
; 1.961 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.229      ;
; 1.990 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.258      ;
; 1.995 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 2.046      ;
; 2.056 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 2.107      ;
; 2.220 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 2.271      ;
; 2.225 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 2.276      ;
; 2.275 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 2.326      ;
; 2.297 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.144     ; 2.348      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.583  ; 9.767        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.774  ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.824  ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]                           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                 ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 9.956  ; 9.956        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                                 ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                   ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                     ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                   ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                     ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                                 ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 10.043 ; 10.043       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]                           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                 ;
; 10.277 ; 10.277       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                         ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------+
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_busy_d0                                                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_busy_d1                                                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[0]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[10]                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[11]                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[12]                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[13]                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[14]                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[15]                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[16]                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[17]                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[1]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[2]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[3]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[4]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[5]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[6]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[7]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[8]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[9]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[0]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[10]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[11]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[12]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[13]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[14]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[15]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[16]                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[1]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[2]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[3]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[5]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[6]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[7]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[9]                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                                                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                        ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                       ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                        ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                        ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                    ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                          ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi                                          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[0] ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[1] ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[2] ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[3] ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[4] ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[5] ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[6] ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[7] ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                          ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[0]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[1]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[2]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[3]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[4]                                   ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
; 9.875 ; 10.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; 9.875 ; 10.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; 9.875 ; 10.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; 9.875 ; 10.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; 9.875 ; 10.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; 9.875 ; 10.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; 9.875 ; 10.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; 9.876 ; 10.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ;
; 9.878 ; 10.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; 9.879 ; 10.063       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[0]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[10]                                                                                  ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[11]                                                                                  ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[12]                                                                                  ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[13]                                                                                  ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[14]                                                                                  ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[15]                                                                                  ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[1]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[2]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[3]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[4]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[5]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[6]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[7]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[8]                                                                                   ;
; 19.427 ; 19.643       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[9]                                                                                   ;
; 19.430 ; 19.646       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ;
; 19.430 ; 19.646       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ;
; 19.430 ; 19.646       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ;
; 19.430 ; 19.646       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ;
; 19.430 ; 19.646       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ;
; 19.430 ; 19.646       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ;
; 19.473 ; 19.657       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Fall       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                                     ;
; 19.475 ; 19.691       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ;
; 19.475 ; 19.691       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ;
; 19.475 ; 19.691       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ;
; 19.475 ; 19.691       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ;
; 19.475 ; 19.691       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ;
; 19.475 ; 19.691       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ;
; 19.475 ; 19.691       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ;
; 19.475 ; 19.691       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ;
; 19.477 ; 19.693       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_lrc_d0                                                                     ;
; 19.477 ; 19.693       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_done                                                                        ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;
; 19.478 ; 19.694       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ;
; 19.492 ; 19.708       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ;
; 19.492 ; 19.708       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ;
; 19.492 ; 19.708       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ;
; 19.492 ; 19.708       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ;
; 19.492 ; 19.708       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ;
; 19.492 ; 19.708       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ;
; 19.492 ; 19.708       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ;
; 19.492 ; 19.708       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[9]                                                                  ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                   ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                   ;
; 19.504 ; 19.720       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ;
; 19.584 ; 19.800       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ;
; 19.584 ; 19.800       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ;
; 19.584 ; 19.800       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ;
; 19.584 ; 19.800       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;
; 19.584 ; 19.800       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ;
; 19.584 ; 19.800       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ;
; 19.584 ; 19.800       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ;
; 19.590 ; 19.806       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ;
; 19.594 ; 19.810       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                   ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                   ;
; 19.596 ; 19.812       ; 0.216          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]                              ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]                             ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]                             ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]                             ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]                             ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]                              ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]                              ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]                              ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]                              ;
; 19.613 ; 19.843       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.640 ; 19.870       ; 0.230          ; High Pulse Width ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[10]                             ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_lrc   ; aud_bclk   ; 3.392  ; 3.512  ; Rise       ; aud_bclk                                              ;
; sd_miso   ; sys_clk    ; -2.519 ; -2.257 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sys_rst_n ; sys_clk    ; -5.915 ; -5.314 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_lrc   ; aud_bclk   ; -0.810 ; -0.942 ; Rise       ; aud_bclk                                              ;
; sd_miso   ; sys_clk    ; 6.020  ; 5.954  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sys_rst_n ; sys_clk    ; 6.473  ; 5.892  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_dacdat ; aud_bclk   ; 7.888  ; 7.794  ; Fall       ; aud_bclk                                              ;
; sd_cs      ; sys_clk    ; 7.374  ; 7.133  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi    ; sys_clk    ; 7.085  ; 6.941  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk     ; sys_clk    ; 12.990 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_cs      ; sys_clk    ; 16.309 ; 16.060 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi    ; sys_clk    ; 16.284 ; 16.017 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk     ; sys_clk    ;        ; 12.911 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; aud_mclk   ; sys_clk    ; 3.046  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; aud_mclk   ; sys_clk    ;        ; 2.918  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_dacdat ; aud_bclk   ; 7.635  ; 7.546  ; Fall       ; aud_bclk                                              ;
; sd_cs      ; sys_clk    ; 6.212  ; 5.895  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi    ; sys_clk    ; 5.935  ; 5.606  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk     ; sys_clk    ; 12.531 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_cs      ; sys_clk    ; 15.597 ; 15.346 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi    ; sys_clk    ; 15.146 ; 14.813 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk     ; sys_clk    ;        ; 12.455 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; aud_mclk   ; sys_clk    ; 2.585  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; aud_mclk   ; sys_clk    ;        ; 2.462  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.138 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                        ; Synchronization Node                                                                                                        ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]         ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.138                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.457       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 15.681       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.199                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 18.607       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 15.592       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 34.375                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                        ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 18.430       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 15.945       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.652                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 18.441       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 16.211       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.728                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 18.617       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 16.111       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.802                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.667       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 16.135       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.815                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 18.431       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 16.384       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 34.979                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 18.461       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 16.518       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 35.475                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 18.649       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 16.826       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 35.676                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 18.464       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 17.212       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 35.709                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 18.586       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 17.123       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.969       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 34.728       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 73.769                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                        ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.176       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 34.593       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.837                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.175       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 34.662       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 73.876                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.968       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 34.908       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.017                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.175       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 34.842       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.065                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 38.972       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 35.093       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.375                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.972       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 35.403       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.514                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 39.177       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 35.337       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.638                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.691       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.947       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 74.706                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.826       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 35.880       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 75.053                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.971       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 36.082       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 7.998  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 8.471  ; 0.000         ;
; aud_bclk                                              ; 18.327 ; 0.000         ;
; sys_clk                                               ; 18.606 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; aud_bclk                                              ; 0.128 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.166 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; sys_clk                                               ; 0.201 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; sys_clk                                               ; 9.435  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 9.734  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 9.795  ; 0.000         ;
; aud_bclk                                              ; 19.295 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.998  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.898      ;
; 8.151  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.745      ;
; 8.171  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 1.718      ;
; 8.171  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 1.718      ;
; 8.171  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 1.718      ;
; 8.171  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 1.718      ;
; 8.250  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 1.643      ;
; 8.260  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.636      ;
; 8.266  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.630      ;
; 8.267  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 1.622      ;
; 8.267  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 1.622      ;
; 8.289  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.607      ;
; 8.395  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.501      ;
; 8.400  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.496      ;
; 8.406  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.490      ;
; 8.410  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.486      ;
; 8.436  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.460      ;
; 8.438  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.458      ;
; 8.446  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.450      ;
; 8.457  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.439      ;
; 8.461  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.435      ;
; 8.485  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.411      ;
; 8.512  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 1.381      ;
; 8.513  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 1.380      ;
; 8.518  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 1.375      ;
; 8.520  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.376      ;
; 8.534  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 1.359      ;
; 8.535  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.361      ;
; 8.550  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.346      ;
; 8.562  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.334      ;
; 8.594  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.302      ;
; 8.596  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.300      ;
; 8.610  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.286      ;
; 8.612  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.284      ;
; 8.615  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.281      ;
; 8.621  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.275      ;
; 8.627  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.269      ;
; 8.631  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.265      ;
; 8.705  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.191      ;
; 8.710  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.186      ;
; 8.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.184      ;
; 8.744  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.152      ;
; 8.750  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.146      ;
; 8.750  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.146      ;
; 8.765  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.131      ;
; 8.766  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 1.127      ;
; 8.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 1.120      ;
; 8.773  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.123      ;
; 8.787  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 1.127      ;
; 8.788  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.108      ;
; 8.809  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.087      ;
; 8.819  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.077      ;
; 8.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.046      ;
; 8.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.046      ;
; 8.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.046      ;
; 8.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.046      ;
; 8.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.046      ;
; 8.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.046      ;
; 8.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.046      ;
; 8.860  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 1.046      ;
; 8.879  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.017      ;
; 8.894  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 1.002      ;
; 8.929  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.967      ;
; 8.954  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.942      ;
; 8.956  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.940      ;
; 9.002  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.894      ;
; 9.012  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.884      ;
; 9.043  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 0.868      ;
; 9.043  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 0.868      ;
; 9.043  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 0.868      ;
; 9.043  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 0.868      ;
; 9.043  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 0.868      ;
; 9.043  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 0.868      ;
; 9.043  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 0.868      ;
; 9.043  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 0.868      ;
; 9.056  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.840      ;
; 9.101  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.795      ;
; 9.122  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 0.774      ;
; 9.183  ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 0.718      ;
; 9.450  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.450      ;
; 9.450  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.449      ;
; 9.451  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.448      ;
; 9.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.447      ;
; 9.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.447      ;
; 9.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.447      ;
; 9.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.446      ;
; 9.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.446      ;
; 9.454  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.445      ;
; 9.455  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.445      ;
; 9.514  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.385      ;
; 9.518  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.382      ;
; 9.518  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.381      ;
; 9.519  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 0.380      ;
; 9.520  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.380      ;
; 9.527  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.373      ;
; 17.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.037      ;
; 17.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.037      ;
; 17.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.037      ;
; 17.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.037      ;
; 17.983 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 1.968      ;
+--------+------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.471  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done    ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.430      ;
; 8.490  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.412      ;
; 8.687  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.215      ;
; 8.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.190      ;
; 8.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.190      ;
; 8.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.190      ;
; 8.724  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done    ; audio_sd_ctrl:u_audio_sd_ctrl|rd_start_en                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.177      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.731  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.172      ;
; 8.751  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.151      ;
; 8.751  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.151      ;
; 8.751  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 1.151      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[18]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[19]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.762  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[22]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.141      ;
; 8.854  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.047      ;
; 8.854  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.047      ;
; 8.854  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.047      ;
; 8.854  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.047      ;
; 8.854  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[8]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 1.047      ;
; 8.925  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.986      ;
; 8.931  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.980      ;
; 8.931  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.980      ;
; 8.931  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.980      ;
; 8.931  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.980      ;
; 8.931  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.980      ;
; 8.931  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.980      ;
; 8.931  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.980      ;
; 8.931  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.980      ;
; 8.962  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 0.940      ;
; 8.976  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_we_reg       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.097      ; 1.130      ;
; 8.976  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.097      ; 1.130      ;
; 8.978  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 1.131      ;
; 9.002  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_we_reg       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.091      ; 1.098      ;
; 9.002  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.091      ; 1.098      ;
; 9.004  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.094      ; 1.099      ;
; 9.010  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 0.892      ;
; 9.012  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 0.899      ;
; 9.072  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.838      ;
; 9.072  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.838      ;
; 9.072  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.838      ;
; 9.091  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.819      ;
; 9.091  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.819      ;
; 9.091  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.819      ;
; 9.091  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.819      ;
; 9.112  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.798      ;
; 9.124  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.786      ;
; 9.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.785      ;
; 9.125  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_en       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 0.785      ;
; 9.347  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.098      ; 0.760      ;
; 9.352  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.098      ; 0.755      ;
; 9.354  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.104      ; 0.759      ;
; 9.357  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 0.760      ;
; 9.360  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.098      ; 0.747      ;
; 9.362  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.102      ; 0.749      ;
; 9.364  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.104      ; 0.749      ;
; 9.376  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.102      ; 0.735      ;
; 9.379  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 0.738      ;
; 9.380  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.098      ; 0.727      ;
; 9.381  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.104      ; 0.732      ;
; 9.384  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.102      ; 0.727      ;
; 9.384  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.104      ; 0.729      ;
; 9.385  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 0.732      ;
; 9.407  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 0.710      ;
; 9.563  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.108      ; 0.554      ;
; 16.490 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.461      ;
; 16.492 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[7]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.459      ;
; 16.610 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[3]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[8]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.341      ;
; 16.644 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[2]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 3.306      ;
; 16.644 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[3]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 3.306      ;
; 16.644 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 3.306      ;
; 16.644 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[5]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 3.306      ;
; 16.644 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[4]                 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[6]                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 3.306      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'aud_bclk'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.327 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.446      ; 2.126      ;
; 18.341 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.446      ; 2.112      ;
; 18.848 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[9]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.588      ; 1.747      ;
; 18.878 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.523      ; 1.652      ;
; 18.901 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.523      ; 1.629      ;
; 18.991 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.588      ; 1.604      ;
; 19.207 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.523      ; 1.323      ;
; 19.228 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.523      ; 1.302      ;
; 19.295 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.588      ; 1.300      ;
; 19.317 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.588      ; 1.278      ;
; 19.331 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.523      ; 1.199      ;
; 19.337 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.523      ; 1.193      ;
; 19.356 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.523      ; 1.174      ;
; 19.398 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.446      ; 1.055      ;
; 19.442 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.588      ; 1.153      ;
; 19.530 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.523      ; 1.000      ;
; 19.558 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.446      ; 0.895      ;
; 19.632 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.588      ; 0.963      ;
; 19.645 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.588      ; 0.950      ;
; 19.804 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.588      ; 0.791      ;
; 19.919 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.446      ; 0.534      ;
; 20.012 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                ; aud_bclk     ; aud_bclk    ; 20.000       ; 0.446      ; 0.441      ;
; 37.178 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.787      ;
; 37.179 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.786      ;
; 37.191 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.774      ;
; 37.229 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.736      ;
; 37.230 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.735      ;
; 37.242 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.723      ;
; 37.260 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.705      ;
; 37.260 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.705      ;
; 37.261 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.704      ;
; 37.273 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.692      ;
; 37.275 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.587      ;
; 37.279 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.797      ;
; 37.280 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.796      ;
; 37.292 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.784      ;
; 37.311 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.654      ;
; 37.326 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.536      ;
; 37.342 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.623      ;
; 37.346 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.516      ;
; 37.357 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.505      ;
; 37.361 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.715      ;
; 37.369 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.596      ;
; 37.374 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.702      ;
; 37.375 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.701      ;
; 37.376 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.486      ;
; 37.387 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.689      ;
; 37.397 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.013     ; 2.597      ;
; 37.397 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.465      ;
; 37.410 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.555      ;
; 37.411 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.554      ;
; 37.420 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.545      ;
; 37.423 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.542      ;
; 37.427 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.435      ;
; 37.428 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.434      ;
; 37.451 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.514      ;
; 37.456 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.620      ;
; 37.458 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.404      ;
; 37.468 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.013     ; 2.526      ;
; 37.470 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.069      ; 2.606      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.481 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.433      ;
; 37.492 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.013     ; 2.502      ;
; 37.492 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.042     ; 2.473      ;
; 37.497 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.019      ; 2.529      ;
; 37.498 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.013     ; 2.496      ;
; 37.498 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.019      ; 2.528      ;
; 37.500 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.059     ; 2.448      ;
; 37.501 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.059     ; 2.447      ;
; 37.507 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.145     ; 2.355      ;
; 37.510 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; 0.019      ; 2.516      ;
; 37.513 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.059     ; 2.435      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.532 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.382      ;
; 37.547 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.083     ; 2.377      ;
; 37.548 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.083     ; 2.376      ;
; 37.559 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.083     ; 2.365      ;
; 37.560 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.083     ; 2.364      ;
; 37.560 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10 ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.083     ; 2.364      ;
; 37.563 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4  ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.013     ; 2.431      ;
; 37.563 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.351      ;
; 37.563 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.351      ;
; 37.563 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.351      ;
; 37.563 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.351      ;
; 37.563 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]         ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.351      ;
; 37.563 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]        ; aud_bclk     ; aud_bclk    ; 40.000       ; -0.061     ; 2.351      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.606 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 1.209      ;
; 18.677 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 1.138      ;
; 18.678 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 1.137      ;
; 18.681 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 1.134      ;
; 18.756 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 1.059      ;
; 18.764 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 1.051      ;
; 18.765 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.186      ;
; 18.775 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.176      ;
; 18.791 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.160      ;
; 18.808 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.143      ;
; 18.829 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.122      ;
; 18.830 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.121      ;
; 18.839 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.112      ;
; 18.853 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 0.962      ;
; 18.855 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.096      ;
; 18.858 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.093      ;
; 18.875 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.076      ;
; 18.882 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.069      ;
; 18.911 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 0.904      ;
; 18.913 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.038      ;
; 18.915 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.036      ;
; 18.916 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.035      ;
; 18.917 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.034      ;
; 18.922 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.029      ;
; 18.923 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.028      ;
; 18.929 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 0.886      ;
; 18.929 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.022      ;
; 18.929 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.022      ;
; 18.932 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.019      ;
; 18.939 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.012      ;
; 18.964 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.987      ;
; 18.972 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.979      ;
; 18.976 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.975      ;
; 18.981 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.970      ;
; 18.985 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.966      ;
; 18.996 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.955      ;
; 18.997 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.954      ;
; 19.009 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.942      ;
; 19.012 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.939      ;
; 19.016 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.935      ;
; 19.023 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.172     ; 0.792      ;
; 19.025 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.926      ;
; 19.032 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.919      ;
; 19.032 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.919      ;
; 19.033 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.918      ;
; 19.040 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.911      ;
; 19.044 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.907      ;
; 19.048 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.903      ;
; 19.049 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.902      ;
; 19.052 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.899      ;
; 19.064 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.887      ;
; 19.064 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.887      ;
; 19.064 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.887      ;
; 19.065 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.886      ;
; 19.065 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.886      ;
; 19.099 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.852      ;
; 19.101 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.850      ;
; 19.105 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.846      ;
; 19.108 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.843      ;
; 19.112 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.839      ;
; 19.116 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.835      ;
; 19.117 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.834      ;
; 19.120 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.831      ;
; 19.121 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.830      ;
; 19.121 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.830      ;
; 19.132 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.819      ;
; 19.132 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.819      ;
; 19.132 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.819      ;
; 19.158 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.793      ;
; 19.165 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.786      ;
; 19.167 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.784      ;
; 19.168 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.783      ;
; 19.169 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.782      ;
; 19.174 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.777      ;
; 19.200 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.751      ;
; 19.200 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.751      ;
; 19.200 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.751      ;
; 19.201 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.750      ;
; 19.399 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.552      ;
; 19.404 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.547      ;
; 19.404 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.547      ;
; 19.405 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.546      ;
; 19.413 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.538      ;
; 19.414 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.537      ;
; 19.414 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.537      ;
; 19.606 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 20.000       ; -0.022     ; 0.359      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'aud_bclk'                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.128 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.253      ; 0.485      ;
; 0.138 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.253      ; 0.495      ;
; 0.143 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.253      ; 0.500      ;
; 0.196 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.042      ; 0.324      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.314      ;
; 0.208 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.315      ;
; 0.209 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.316      ;
; 0.210 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.180      ; 0.494      ;
; 0.210 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.316      ;
; 0.211 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.180      ; 0.495      ;
; 0.222 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.042      ; 0.348      ;
; 0.223 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[1]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.006      ; 0.313      ;
; 0.224 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.042      ; 0.350      ;
; 0.224 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[13]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.006      ; 0.314      ;
; 0.225 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[14]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.006      ; 0.315      ;
; 0.225 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[2]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.006      ; 0.315      ;
; 0.232 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.013      ; 0.329      ;
; 0.237 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.175      ; 0.496      ;
; 0.239 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.346      ;
; 0.241 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.180      ; 0.525      ;
; 0.242 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.145      ; 0.471      ;
; 0.265 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.372      ;
; 0.275 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.093      ; 0.452      ;
; 0.280 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.387      ;
; 0.281 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.387      ;
; 0.281 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.387      ;
; 0.281 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.388      ;
; 0.282 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.388      ;
; 0.297 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[12]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.006      ; 0.387      ;
; 0.297 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[0]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.006      ; 0.387      ;
; 0.298 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[3]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.006      ; 0.388      ;
; 0.298 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.010      ; 0.392      ;
; 0.299 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[15]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.006      ; 0.389      ;
; 0.306 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.013      ; 0.403      ;
; 0.306 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.414      ;
; 0.307 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.013      ; 0.404      ;
; 0.307 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.415      ;
; 0.312 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.042      ; 0.438      ;
; 0.319 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.425      ;
; 0.321 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.292      ; 0.717      ;
; 0.323 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.013      ; 0.420      ;
; 0.324 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.431      ;
; 0.326 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.432      ;
; 0.326 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.042      ; 0.452      ;
; 0.331 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.438      ;
; 0.333 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.440      ;
; 0.334 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.022      ; 0.440      ;
; 0.340 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.447      ;
; 0.341 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.042      ; 0.467      ;
; 0.343 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[4]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.113     ; 0.314      ;
; 0.343 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[6]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.113     ; 0.314      ;
; 0.345 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[10]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.113     ; 0.316      ;
; 0.346 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[9]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[9]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.113     ; 0.317      ;
; 0.363 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.010      ; 0.457      ;
; 0.378 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.145      ; 0.607      ;
; 0.379 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.042      ; 0.505      ;
; 0.380 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.180      ; 0.664      ;
; 0.380 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.013      ; 0.477      ;
; 0.390 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.498      ;
; 0.393 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.500      ;
; 0.395 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.134      ; 0.633      ;
; 0.396 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.059      ; 0.539      ;
; 0.398 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.084     ; 0.398      ;
; 0.405 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.134      ; 0.643      ;
; 0.405 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.512      ;
; 0.408 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.013      ; 0.505      ;
; 0.410 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.059      ; 0.553      ;
; 0.411 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.134      ; 0.649      ;
; 0.412 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.145      ; 0.641      ;
; 0.416 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.523      ;
; 0.416 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[8]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.113     ; 0.387      ;
; 0.417 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.524      ;
; 0.417 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[11]                                                                                  ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.113     ; 0.388      ;
; 0.418 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[5]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.113     ; 0.389      ;
; 0.418 ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[7]                                                                                   ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.113     ; 0.389      ;
; 0.422 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.253      ; 0.779      ;
; 0.423 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.130      ; 0.637      ;
; 0.425 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.024      ; 0.533      ;
; 0.427 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.130      ; 0.641      ;
; 0.429 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.173      ; 0.706      ;
; 0.429 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.093      ; 0.606      ;
; 0.430 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.134      ; 0.668      ;
; 0.456 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.034     ; 0.506      ;
; 0.468 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_done                                                                        ; aud_bclk     ; aud_bclk    ; 0.000        ; -0.047     ; 0.505      ;
; 0.471 ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ; aud_bclk     ; aud_bclk    ; 0.000        ; 0.023      ; 0.578      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.166 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.489      ;
; 0.184 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.506      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_busy                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[3]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[1]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                                   ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[1]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[16]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[16]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[14]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[14]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[15]                                                                ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_cnt[15]                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                   ; audio_sd_ctrl:u_audio_sd_ctrl|flow_cnt[0]                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[7]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.508      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[3]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_flag                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.511      ;
; 0.189 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[2]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.511      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.205 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[0]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[1]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_finish_en                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_data_flag                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                                                        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.213 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.335      ;
; 0.220 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.341      ;
; 0.220 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[9]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.342      ;
; 0.223 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.345      ;
; 0.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[0]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.350      ;
; 0.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[3]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.350      ;
; 0.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[2]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.350      ;
; 0.230 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[1]                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.350      ;
; 0.253 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.255 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[0]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[5]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[1]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[2]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[3]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[4]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]                                                     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[3]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; audio_sd_ctrl:u_audio_sd_ctrl|rd_sec_addr[13]                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21]                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[8]                                   ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.599      ;
; 0.267 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.276 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.296 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.312 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.359 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.479      ;
; 0.371 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.376 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.397 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.517      ;
; 0.397 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.517      ;
; 0.397 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.517      ;
; 0.398 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.398 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.519      ;
; 0.424 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.544      ;
; 0.429 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.429 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.548      ;
; 0.445 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.565      ;
; 0.446 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.299 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.307 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.448 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.569      ;
; 0.457 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.582      ;
; 0.499 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.619      ;
; 0.507 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.627      ;
; 0.511 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.634      ;
; 0.520 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.640      ;
; 0.523 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.646      ;
; 0.528 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.648      ;
; 0.562 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.682      ;
; 0.570 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.690      ;
; 0.577 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.697      ;
; 0.579 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.699      ;
; 0.580 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.700      ;
; 0.586 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.706      ;
; 0.589 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.709      ;
; 0.589 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.709      ;
; 0.590 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.712      ;
; 0.593 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.713      ;
; 0.612 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.732      ;
; 0.620 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.740      ;
; 0.643 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.763      ;
; 0.644 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.764      ;
; 0.646 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.766      ;
; 0.652 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.772      ;
; 0.655 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.775      ;
; 0.656 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.776      ;
; 0.659 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.779      ;
; 0.667 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.787      ;
; 0.669 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.789      ;
; 0.672 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.792      ;
; 0.675 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.795      ;
; 0.685 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.805      ;
; 0.688 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.808      ;
; 0.694 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.814      ;
; 0.709 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.829      ;
; 0.711 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.831      ;
; 0.722 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.842      ;
; 0.735 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.855      ;
; 0.751 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.871      ;
; 0.752 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 0.748      ;
; 0.759 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.879      ;
; 0.815 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 0.811      ;
; 0.825 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.945      ;
; 0.826 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.946      ;
; 0.829 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.949      ;
; 0.834 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.954      ;
; 0.834 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.954      ;
; 0.840 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.960      ;
; 0.842 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.962      ;
; 0.858 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 0.854      ;
; 0.902 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.022      ;
; 0.908 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.028      ;
; 0.908 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 0.904      ;
; 0.920 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 0.916      ;
; 1.002 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 0.998      ;
; 1.051 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 1.047      ;
; 1.075 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 1.071      ;
; 1.079 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 1.075      ;
; 1.083 ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ; sys_clk      ; sys_clk     ; 0.000        ; -0.088     ; 1.079      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 9.466  ; 9.650        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]                           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                 ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                   ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                     ;
; 9.645  ; 9.645        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                                 ;
; 10.133 ; 10.349       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 10.354 ; 10.354       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|dri_clk|clk                                  ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                                   ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                                     ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]                         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                                 ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[0]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[1]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[2]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[3]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[4]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[5]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[6]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[7]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[8]|clk                               ;
; 10.383 ; 10.383       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_wm8978|u_wm8978_config|u_i2c_dri|clk_cnt[9]|clk                               ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]                           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]                           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; sys_clk ; Rise       ; wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_we_reg          ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_we_reg          ;
; 9.738 ; 9.968        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[8]                                ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_brp|dffe15a[9]                                ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]                                                                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]                                                                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]                                                                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]                                                                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]                                                                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]                                                                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[10]                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[11]                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[12]                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[13]                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[14]                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[15]                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[8]                                                                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t[9]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                       ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[0]                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[1]                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|dffpipe_a09:ws_bwp|dffe15a[2]                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[0]                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[1]                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[2]                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[3]                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|wrptr_g[7]                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]                                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]                                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]                                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]                                                                    ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]                                                                    ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                      ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[1]                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[2]                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[0]  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[10] ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[10]          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[11]          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[12]          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[13]          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[14]          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[15]          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[8]           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[9]           ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d0                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_en_d1                 ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[0]           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[1]           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[2]           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[3]           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[4]           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[5]           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[6]           ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_val_data[7]           ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; 9.799 ; 10.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[16]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[17]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[18]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[19]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[20]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[21]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[22]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[23]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[24]        ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'aud_bclk'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 19.295 ; 19.525       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[10]                             ;
; 19.295 ; 19.525       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[11]                             ;
; 19.295 ; 19.525       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[4]                              ;
; 19.295 ; 19.525       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[6]                              ;
; 19.295 ; 19.525       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[7]                              ;
; 19.295 ; 19.525       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[8]                              ;
; 19.295 ; 19.525       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[9]                              ;
; 19.295 ; 19.525       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a4~portb_address_reg0    ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ;
; 19.307 ; 19.491       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                   ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                   ;
; 19.318 ; 19.502       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                   ;
; 19.319 ; 19.503       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ;
; 19.319 ; 19.503       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ;
; 19.319 ; 19.503       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ;
; 19.319 ; 19.503       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;
; 19.319 ; 19.503       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                   ;
; 19.319 ; 19.503       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                   ;
; 19.319 ; 19.503       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                   ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]                              ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[12]                             ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[13]                             ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[14]                             ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[15]                             ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[1]                              ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[2]                              ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[3]                              ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|q_b[5]                              ;
; 19.321 ; 19.551       ; 0.230          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ;
; 19.326 ; 19.510       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ;
; 19.328 ; 19.544       ; 0.216          ; High Pulse Width ; aud_bclk ; Fall       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_dacdat                                                                     ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ;
; 19.331 ; 19.515       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[0]                                                                                   ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[12]                                                                                  ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[13]                                                                                  ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[14]                                                                                  ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[15]                                                                                  ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[1]                                                                                   ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[2]                                                                                   ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[3]                                                                                   ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[0]                                                                  ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[12]                                                                 ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[13]                                                                 ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[14]                                                                 ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[15]                                                                 ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[1]                                                                  ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[2]                                                                  ;
; 19.372 ; 19.556       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[3]                                                                  ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|aud_lrc_d0                                                                     ;
; 19.376 ; 19.560       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_done                                                                        ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[10]                                                                                  ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[11]                                                                                  ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[4]                                                                                   ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[5]                                                                                   ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[6]                                                                                   ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[7]                                                                                   ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[8]                                                                                   ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; audio_sd_ctrl:u_audio_sd_ctrl|dac_data[9]                                                                                   ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[0]                                                                      ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[1]                                                                      ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[2]                                                                      ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[3]                                                                      ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[4]                                                                      ;
; 19.377 ; 19.561       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|tx_cnt[5]                                                                      ;
; 19.380 ; 19.564       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[10]                                                                 ;
; 19.380 ; 19.564       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[11]                                                                 ;
; 19.380 ; 19.564       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[4]                                                                  ;
; 19.380 ; 19.564       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[5]                                                                  ;
; 19.380 ; 19.564       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[6]                                                                  ;
; 19.380 ; 19.564       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[7]                                                                  ;
; 19.380 ; 19.564       ; 0.184          ; Low Pulse Width  ; aud_bclk ; Rise       ; wm8978_ctrl:u_wm8978|audio_send:u_audio_send|dac_data_t[8]                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_lrc   ; aud_bclk   ; 1.831  ; 2.404  ; Rise       ; aud_bclk                                              ;
; sd_miso   ; sys_clk    ; -5.932 ; -5.406 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sys_rst_n ; sys_clk    ; -7.722 ; -7.477 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_lrc   ; aud_bclk   ; -0.645 ; -1.209 ; Rise       ; aud_bclk                                              ;
; sd_miso   ; sys_clk    ; 7.803  ; 7.164  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sys_rst_n ; sys_clk    ; 8.018  ; 7.770  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_dacdat ; aud_bclk   ; 4.731  ; 4.830  ; Fall       ; aud_bclk                                              ;
; sd_cs      ; sys_clk    ; 3.673  ; 3.624  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi    ; sys_clk    ; 3.487  ; 3.430  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk     ; sys_clk    ; 11.515 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_cs      ; sys_clk    ; 13.003 ; 13.061 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi    ; sys_clk    ; 13.013 ; 13.021 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk     ; sys_clk    ;        ; 11.581 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; aud_mclk   ; sys_clk    ; 1.504  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; aud_mclk   ; sys_clk    ;        ; 1.551  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_dacdat ; aud_bclk   ; 4.612  ; 4.709  ; Fall       ; aud_bclk                                              ;
; sd_cs      ; sys_clk    ; 2.884  ; 3.009  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi    ; sys_clk    ; 2.756  ; 2.843  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk     ; sys_clk    ; 11.283 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_cs      ; sys_clk    ; 12.660 ; 12.708 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi    ; sys_clk    ; 12.414 ; 12.460 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk     ; sys_clk    ;        ; 11.348 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; aud_mclk   ; sys_clk    ; 1.270  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; aud_mclk   ; sys_clk    ;        ; 1.315  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.338 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                        ; Synchronization Node                                                                                                        ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]         ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]          ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 37.338                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.298       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.040       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 37.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.356       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.015       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 37.405                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                        ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[10]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 19.270       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 18.135       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 37.518                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 19.274       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 18.244       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 37.557                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 19.340       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 18.217       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 37.574                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.375       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.199       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 37.593                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.269       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 18.324       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 37.692                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.299       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.393       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 37.911                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.374       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 18.537       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 38.008                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.327       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.681       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 38.010                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.304       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.706       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.105                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.546       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.559       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 77.108                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                        ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ;                        ;              ;                  ; 39.611       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ;                        ;              ;                  ; 37.497       ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.156                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.609       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.547       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.181                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.546       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.635       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.233                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.611       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.622       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.548       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 37.693       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.396                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.548       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.848       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.446                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 39.610       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 37.836       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.529                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.411       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.118       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.570                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.465       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.105       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 77.735                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                ;                        ;              ;                  ;              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1]                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                        ;              ;                  ;              ;
;  aud_bclk                                                                                                                   ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                        ;              ;                  ;              ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.545       ;
;  fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_s3f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.190       ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 5.158  ; 0.128 ; N/A      ; N/A     ; 9.435               ;
;  aud_bclk                                              ; 14.964 ; 0.128 ; N/A      ; N/A     ; 19.295              ;
;  sys_clk                                               ; 16.816 ; 0.201 ; N/A      ; N/A     ; 9.435               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5.158  ; 0.186 ; N/A      ; N/A     ; 9.716               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 6.506  ; 0.166 ; N/A      ; N/A     ; 9.715               ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  aud_bclk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_lrc   ; aud_bclk   ; 3.851  ; 4.126  ; Rise       ; aud_bclk                                              ;
; sd_miso   ; sys_clk    ; -1.636 ; -1.250 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sys_rst_n ; sys_clk    ; -5.381 ; -4.961 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_lrc   ; aud_bclk   ; -0.645 ; -0.942 ; Rise       ; aud_bclk                                              ;
; sd_miso   ; sys_clk    ; 7.803  ; 7.164  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sys_rst_n ; sys_clk    ; 8.018  ; 7.770  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_dacdat ; aud_bclk   ; 8.761  ; 8.757  ; Fall       ; aud_bclk                                              ;
; sd_cs      ; sys_clk    ; 7.914  ; 7.749  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi    ; sys_clk    ; 7.609  ; 7.507  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk     ; sys_clk    ; 13.215 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_cs      ; sys_clk    ; 16.744 ; 16.600 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi    ; sys_clk    ; 16.725 ; 16.547 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk     ; sys_clk    ;        ; 13.176 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; aud_mclk   ; sys_clk    ; 3.272  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; aud_mclk   ; sys_clk    ;        ; 3.164  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+
; aud_dacdat ; aud_bclk   ; 4.612  ; 4.709  ; Fall       ; aud_bclk                                              ;
; sd_cs      ; sys_clk    ; 2.884  ; 3.009  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi    ; sys_clk    ; 2.756  ; 2.843  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sd_clk     ; sys_clk    ; 11.283 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_cs      ; sys_clk    ; 12.660 ; 12.708 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi    ; sys_clk    ; 12.414 ; 12.460 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk     ; sys_clk    ;        ; 11.348 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; aud_mclk   ; sys_clk    ; 1.270  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; aud_mclk   ; sys_clk    ;        ; 1.315  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; aud_mclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_dacdat    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; aud_adcdat              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_bclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_lrc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_miso                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_mclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; aud_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_mclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; aud_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_mclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; aud_dacdat    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; aud_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_mosi       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_cs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; aud_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; aud_bclk                                              ; aud_bclk                                              ; 1301     ; 0        ; 33       ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; aud_bclk                                              ; 11       ; 0        ; 0        ; 0        ;
; sys_clk                                               ; sys_clk                                               ; 96       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 691      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 105      ; 0        ; 0        ; 0        ;
; aud_bclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 11       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 94       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 3072     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; aud_bclk                                              ; aud_bclk                                              ; 1301     ; 0        ; 33       ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; aud_bclk                                              ; 11       ; 0        ; 0        ; 0        ;
; sys_clk                                               ; sys_clk                                               ; 96       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 691      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 105      ; 0        ; 0        ; 0        ;
; aud_bclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 11       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 94       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 3072     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 455   ; 455  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jan 17 18:20:23 2019
Info: Command: quartus_sta top_audio_sd -c top_audio_sd
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_s3f1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'top_audio_sd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.158               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.506               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.964               0.000 aud_bclk 
    Info (332119):    16.816               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 aud_bclk 
    Info (332119):     0.451               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.485               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.643               0.000 sys_clk 
    Info (332119):     9.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.716               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.554               0.000 aud_bclk 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.808 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.474
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.474               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.669               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.072               0.000 aud_bclk 
    Info (332119):    16.986               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.414               0.000 aud_bclk 
    Info (332119):     0.430               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.583
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.583               0.000 sys_clk 
    Info (332119):     9.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.716               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.427               0.000 aud_bclk 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.138 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: wm8978_ctrl:u_wm8978|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.998
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.998               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.471               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    18.327               0.000 aud_bclk 
    Info (332119):    18.606               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 aud_bclk 
    Info (332119):     0.166               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.201               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.435               0.000 sys_clk 
    Info (332119):     9.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.795               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.295               0.000 aud_bclk 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.338 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 519 megabytes
    Info: Processing ended: Thu Jan 17 18:20:26 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


