m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/simulation/modelsim
vsevenseg
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1585907300
!i10b 1
!s100 iZ==f7LzZ[`N_TbARlNfU3
ITeZA>4ch1Vg>0PzYmKee]2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 sevenseg_sv_unit
S1
R0
w1585907217
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/sevenseg.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/sevenseg.sv
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1585907300.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/sevenseg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/sevenseg.sv|
!i113 1
Z5 o-sv -work work
Z6 !s92 -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7
Z7 tCvgOpt 0
vsevenseg_tb
R1
!s110 1585907301
!i10b 1
!s100 cb2o7mP4@n7^A@XHVmFE93
I5[[ZLIVg_:o7h33D5hDnY3
R2
!s105 sevenseg_tb_sv_unit
S1
R0
w1585907119
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/sevenseg_tb.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/sevenseg_tb.sv
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/sevenseg_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_7/sevenseg_tb.sv|
!i113 1
R5
R6
R7
