/*
 * Copyright (c) 2012 Qualcomm Atheros, Inc.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#ifndef ALX_REG_H
#define ALX_REG_H

/**********************************************************************/
/* following registers are mapped to both pci config and memory space */
/**********************************************************************/

#define ALX_VENDOR_ID			PCI_VENDOR_ID_ATTANSIC

/* pci dev-ids */
#define ALX_DEV_ID_AR8161               0x1091
#define ALX_DEV_ID_E2200                0xe091
#define ALX_DEV_ID_AR8162               0x1090
#define ALX_DEV_ID_AR8171               0x10A1
#define ALX_DEV_ID_AR8172               0x10A0

/* rev definition,
 * bit(0): with xD support
 * bit(1): with Card Reader function
 * bit(7:2): real revision
 */
#define ALX_PCI_REVID_WTH_CR            BIT(1)
#define ALX_PCI_REVID_WTH_XD            BIT(0)
#define ALX_PCI_REVID_MASK              0x1FU
#define ALX_PCI_REVID_SHIFT             3
#define ALX_REV_A0                      0
#define ALX_REV_A1                      1
#define ALX_REV_B0                      2
#define ALX_REV_C0                      3

#define ALX_PM_CSR                      0x0044
#define ALX_PM_CSR_PME_STAT             BIT(15)
#define ALX_PM_CSR_DSCAL_MASK           0x3U
#define ALX_PM_CSR_DSCAL_SHIFT          13
#define ALX_PM_CSR_DSEL_MASK            0xFU
#define ALX_PM_CSR_DSEL_SHIFT           9
#define ALX_PM_CSR_PME_EN               BIT(8)
#define ALX_PM_CSR_PWST_MASK            0x3U
#define ALX_PM_CSR_PWST_SHIFT           0

#define ALX_DEV_CAP                     0x005C
#define ALX_DEV_CAP_SPLSL_MASK          0x3UL
#define ALX_DEV_CAP_SPLSL_SHIFT         26
#define ALX_DEV_CAP_SPLV_MASK           0xFFUL
#define ALX_DEV_CAP_SPLV_SHIFT          18
#define ALX_DEV_CAP_RBER                BIT(15)
#define ALX_DEV_CAP_PIPRS               BIT(14)
#define ALX_DEV_CAP_AIPRS               BIT(13)
#define ALX_DEV_CAP_ABPRS               BIT(12)
#define ALX_DEV_CAP_L1ACLAT_MASK        0x7UL
#define ALX_DEV_CAP_L1ACLAT_SHIFT       9
#define ALX_DEV_CAP_L0SACLAT_MASK       0x7UL
#define ALX_DEV_CAP_L0SACLAT_SHIFT      6
#define ALX_DEV_CAP_EXTAG               BIT(5)
#define ALX_DEV_CAP_PHANTOM             BIT(4)
#define ALX_DEV_CAP_MPL_MASK            0x7UL
#define ALX_DEV_CAP_MPL_SHIFT           0
#define ALX_DEV_CAP_MPL_128             1
#define ALX_DEV_CAP_MPL_256             2
#define ALX_DEV_CAP_MPL_512             3
#define ALX_DEV_CAP_MPL_1024            4
#define ALX_DEV_CAP_MPL_2048            5
#define ALX_DEV_CAP_MPL_4096            6

#define ALX_DEV_CTRL                    0x0060
#define ALX_DEV_CTRL_MAXRRS_MASK        0x7U
#define ALX_DEV_CTRL_MAXRRS_SHIFT       12
#define ALX_DEV_CTRL_MAXRRS_MIN         2
#define ALX_DEV_CTRL_NOSNP_EN           BIT(11)
#define ALX_DEV_CTRL_AUXPWR_EN          BIT(10)
#define ALX_DEV_CTRL_PHANTOM_EN         BIT(9)
#define ALX_DEV_CTRL_EXTAG_EN           BIT(8)
#define ALX_DEV_CTRL_MPL_MASK           0x7U
#define ALX_DEV_CTRL_MPL_SHIFT          5
#define ALX_DEV_CTRL_RELORD_EN          BIT(4)
#define ALX_DEV_CTRL_URR_EN             BIT(3)
#define ALX_DEV_CTRL_FERR_EN            BIT(2)
#define ALX_DEV_CTRL_NFERR_EN           BIT(1)
#define ALX_DEV_CTRL_CERR_EN            BIT(0)

#define ALX_DEV_STAT                    0x0062
#define ALX_DEV_STAT_XS_PEND            BIT(5)
#define ALX_DEV_STAT_AUXPWR             BIT(4)
#define ALX_DEV_STAT_UR                 BIT(3)
#define ALX_DEV_STAT_FERR               BIT(2)
#define ALX_DEV_STAT_NFERR              BIT(1)
#define ALX_DEV_STAT_CERR               BIT(0)

#define ALX_LNK_CAP                     0x0064
#define ALX_LNK_CAP_PRTNUM_MASK         0xFFUL
#define ALX_LNK_CAP_PRTNUM_SHIFT        24
#define ALX_LNK_CAP_CLK_PM              BIT(18)
#define ALX_LNK_CAP_L1EXTLAT_MASK       0x7UL
#define ALX_LNK_CAP_L1EXTLAT_SHIFT      15
#define ALX_LNK_CAP_L0SEXTLAT_MASK      0x7UL
#define ALX_LNK_CAP_L0SEXTLAT_SHIFT     12
#define ALX_LNK_CAP_ASPM_SUP_MASK       0x3UL
#define ALX_LNK_CAP_ASPM_SUP_SHIFT      10
#define ALX_LNK_CAP_ASPM_SUP_L0S        1
#define ALX_LNK_CAP_ASPM_SUP_L0SL1      3
#define ALX_LNK_CAP_MAX_LWH_MASK        0x3FUL
#define ALX_LNK_CAP_MAX_LWH_SHIFT       4
#define ALX_LNK_CAP_MAX_LSPD_MASK       0xFUL
#define ALX_LNK_CAP_MAX_LSPD_SHIFT      0

#define ALX_LNK_CTRL                    0x0068
#define ALX_LNK_CTRL_CLK_PM_EN          BIT(8)
#define ALX_LNK_CTRL_EXTSYNC            BIT(7)
#define ALX_LNK_CTRL_CMNCLK_CFG         BIT(6)
#define ALX_LNK_CTRL_RCB_128B           BIT(3)
#define ALX_LNK_CTRL_ASPM_MASK          0x3U
#define ALX_LNK_CTRL_ASPM_SHIFT         0
#define ALX_LNK_CTRL_ASPM_DIS           0
#define ALX_LNK_CTRL_ASPM_ENL0S         1
#define ALX_LNK_CTRL_ASPM_ENL1          2
#define ALX_LNK_CTRL_ASPM_ENL0SL1       3

#define ALX_LNK_STAT                    0x006A
#define ALX_LNK_STAT_SCLKCFG            BIT(12)
#define ALX_LNK_STAT_LNKTRAIN           BIT(11)
#define ALX_LNK_STAT_TRNERR             BIT(10)
#define ALX_LNK_STAT_LNKSPD_MASK        0xFU
#define ALX_LNK_STAT_LNKSPD_SHIFT       0
#define ALX_LNK_STAT_NEGLW_MASK         0x3FU
#define ALX_LNK_STAT_NEGLW_SHIFT        4

#define ALX_MSIX_MASK                   0x0090
#define ALX_MSIX_PENDING                0x0094

#define ALX_UE_SVRT                     0x010C
#define ALX_UE_SVRT_UR                  BIT(20)
#define ALX_UE_SVRT_ECRCERR             BIT(19)
#define ALX_UE_SVRT_MTLP                BIT(18)
#define ALX_UE_SVRT_RCVOVFL             BIT(17)
#define ALX_UE_SVRT_UNEXPCPL            BIT(16)
#define ALX_UE_SVRT_CPLABRT             BIT(15)
#define ALX_UE_SVRT_CPLTO               BIT(14)
#define ALX_UE_SVRT_FCPROTERR           BIT(13)
#define ALX_UE_SVRT_PTLP                BIT(12)
#define ALX_UE_SVRT_DLPROTERR           BIT(4)
#define ALX_UE_SVRT_TRNERR              BIT(0)

/* eeprom & flash load register */
#define ALX_EFLD                        0x0204
#define ALX_EFLD_F_ENDADDR_MASK         0x3FFUL
#define ALX_EFLD_F_ENDADDR_SHIFT        16
#define ALX_EFLD_F_EXIST                BIT(10)
#define ALX_EFLD_E_EXIST                BIT(9)
#define ALX_EFLD_EXIST                  BIT(8)
#define ALX_EFLD_STAT                   BIT(5)
#define ALX_EFLD_IDLE                   BIT(4)
#define ALX_EFLD_START                  BIT(0)

/* eFuse load register */
#define ALX_SLD                         0x0218
#define ALX_SLD_FREQ_MASK               0x3UL
#define ALX_SLD_FREQ_SHIFT              24
#define ALX_SLD_FREQ_100K               0
#define ALX_SLD_FREQ_200K               1
#define ALX_SLD_FREQ_300K               2
#define ALX_SLD_FREQ_400K               3
#define ALX_SLD_EXIST                   BIT(23)
#define ALX_SLD_SLVADDR_MASK            0x7FUL
#define ALX_SLD_SLVADDR_SHIFT           16
#define ALX_SLD_IDLE                    BIT(13)
#define ALX_SLD_STAT                    BIT(12)
#define ALX_SLD_START                   BIT(11)
#define ALX_SLD_STARTADDR_MASK          0xFFUL
#define ALX_SLD_STARTADDR_SHIFT         0
#define ALX_SLD_MAX_TO                  100

#define ALX_PCIE_MSIC                   0x021C
#define ALX_PCIE_MSIC_MSIX_DIS          BIT(22)
#define ALX_PCIE_MSIC_MSI_DIS           BIT(21)

#define ALX_PPHY_MISC1                  0x1000
#define ALX_PPHY_MISC1_RCVDET           BIT(2)
#define ALX_PPHY_MISC1_NFTS_MASK        0xFFUL
#define ALX_PPHY_MISC1_NFTS_SHIFT       16
#define ALX_PPHY_MISC1_NFTS_HIPERF      0xA0

#define ALX_PPHY_MISC2                  0x1004
#define ALX_PPHY_MISC2_L0S_TH_MASK      0x3UL
#define ALX_PPHY_MISC2_L0S_TH_SHIFT     18
#define ALX_PPHY_MISC2_CDR_BW_MASK      0x3UL
#define ALX_PPHY_MISC2_CDR_BW_SHIFT     16

#define ALX_PDLL_TRNS1                  0x1104
#define ALX_PDLL_TRNS1_D3PLLOFF_EN      BIT(11)
#define ALX_PDLL_TRNS1_REGCLK_SEL_NORM  BIT(10)
#define ALX_PDLL_TRNS1_REPLY_TO_MASK    0x3FFUL
#define ALX_PDLL_TRNS1_REPLY_TO_SHIFT   0

#define ALX_TLEXTN_STATS                0x1208
#define ALX_TLEXTN_STATS_DEVNO_MASK     0x1FUL
#define ALX_TLEXTN_STATS_DEVNO_SHIFT    16
#define ALX_TLEXTN_STATS_BUSNO_MASK     0xFFUL
#define ALX_TLEXTN_STATS_BUSNO_SHIFT    8

#define ALX_EFUSE_CTRL                  0x12C0
#define ALX_EFUSE_CTRL_FLAG             BIT(31)
#define ALX_EUFSE_CTRL_ACK              BIT(30)
#define ALX_EFUSE_CTRL_ADDR_MASK        0x3FFUL
#define ALX_EFUSE_CTRL_ADDR_SHIFT       16

#define ALX_EFUSE_DATA                  0x12C4

#define ALX_SPI_OP1                     0x12C8
#define ALX_SPI_OP1_RDID_MASK           0xFFUL
#define ALX_SPI_OP1_RDID_SHIFT          24
#define ALX_SPI_OP1_CE_MASK             0xFFUL
#define ALX_SPI_OP1_CE_SHIFT            16
#define ALX_SPI_OP1_SE_MASK             0xFFUL
#define ALX_SPI_OP1_SE_SHIFT            8
#define ALX_SPI_OP1_PRGRM_MASK          0xFFUL
#define ALX_SPI_OP1_PRGRM_SHIFT         0

#define ALX_SPI_OP2                     0x12CC
#define ALX_SPI_OP2_READ_MASK           0xFFUL
#define ALX_SPI_OP2_READ_SHIFT          24
#define ALX_SPI_OP2_WRSR_MASK           0xFFUL
#define ALX_SPI_OP2_WRSR_SHIFT          16
#define ALX_SPI_OP2_RDSR_MASK           0xFFUL
#define ALX_SPI_OP2_RDSR_SHIFT          8
#define ALX_SPI_OP2_WREN_MASK           0xFFUL
#define ALX_SPI_OP2_WREN_SHIFT          0

#define ALX_SPI_OP3                     0x12E4
#define ALX_SPI_OP3_WRDI_MASK           0xFFUL
#define ALX_SPI_OP3_WRDI_SHIFT          8
#define ALX_SPI_OP3_EWSR_MASK           0xFFUL
#define ALX_SPI_OP3_EWSR_SHIFT          0

#define ALX_EF_CTRL                     0x12D0
#define ALX_EF_CTRL_FSTS_MASK           0xFFUL
#define ALX_EF_CTRL_FSTS_SHIFT          20
#define ALX_EF_CTRL_CLASS_MASK          0x7UL
#define ALX_EF_CTRL_CLASS_SHIFT         16
#define ALX_EF_CTRL_CLASS_F_UNKNOWN     0
#define ALX_EF_CTRL_CLASS_F_STD         1
#define ALX_EF_CTRL_CLASS_F_SST         2
#define ALX_EF_CTRL_CLASS_E_UNKNOWN     0
#define ALX_EF_CTRL_CLASS_E_1K          1
#define ALX_EF_CTRL_CLASS_E_4K          2
#define ALX_EF_CTRL_FRET                BIT(15)
#define ALX_EF_CTRL_TYP_MASK            0x3UL
#define ALX_EF_CTRL_TYP_SHIFT           12
#define ALX_EF_CTRL_TYP_NONE            0
#define ALX_EF_CTRL_TYP_F               1
#define ALX_EF_CTRL_TYP_E               2
#define ALX_EF_CTRL_TYP_UNKNOWN         3
#define ALX_EF_CTRL_ONE_CLK             BIT(10)
#define ALX_EF_CTRL_ECLK_MASK           0x3UL
#define ALX_EF_CTRL_ECLK_SHIFT          8
#define ALX_EF_CTRL_ECLK_125K           0
#define ALX_EF_CTRL_ECLK_250K           1
#define ALX_EF_CTRL_ECLK_500K           2
#define ALX_EF_CTRL_ECLK_1M             3
#define ALX_EF_CTRL_FBUSY               BIT(7)
#define ALX_EF_CTRL_ACTION              BIT(6)
#define ALX_EF_CTRL_AUTO_OP             BIT(5)
#define ALX_EF_CTRL_SST_MODE            BIT(4)
#define ALX_EF_CTRL_INST_MASK           0xFUL
#define ALX_EF_CTRL_INST_SHIFT          0
#define ALX_EF_CTRL_INST_NONE           0
#define ALX_EF_CTRL_INST_READ           1
#define ALX_EF_CTRL_INST_RDID           2
#define ALX_EF_CTRL_INST_RDSR           3
#define ALX_EF_CTRL_INST_WREN           4
#define ALX_EF_CTRL_INST_PRGRM          5
#define ALX_EF_CTRL_INST_SE             6
#define ALX_EF_CTRL_INST_CE             7
#define ALX_EF_CTRL_INST_WRSR           10
#define ALX_EF_CTRL_INST_EWSR           11
#define ALX_EF_CTRL_INST_WRDI           12
#define ALX_EF_CTRL_INST_WRITE          2

#define ALX_EF_ADDR                     0x12D4
#define ALX_EF_DATA                     0x12D8
#define ALX_SPI_ID                      0x12DC

#define ALX_SPI_CFG_START               0x12E0

#define ALX_PMCTRL                      0x12F8
#define ALX_PMCTRL_HOTRST_WTEN          BIT(31)
/* bit30: L0s/L1 controlled by MAC based on throughput(setting in 15A0) */
#define ALX_PMCTRL_ASPM_FCEN            BIT(30)
#define ALX_PMCTRL_SADLY_EN             BIT(29)
#define ALX_PMCTRL_L0S_BUFSRX_EN        BIT(28)
#define ALX_PMCTRL_LCKDET_TIMER_MASK    0xFUL
#define ALX_PMCTRL_LCKDET_TIMER_SHIFT   24
#define ALX_PMCTRL_LCKDET_TIMER_DEF     0xC
/* bit[23:20] if pm_request_l1 time > @, then enter L0s not L1 */
#define ALX_PMCTRL_L1REQ_TO_MASK        0xFUL
#define ALX_PMCTRL_L1REQ_TO_SHIFT       20
#define ALX_PMCTRL_L1REG_TO_DEF         0xF
#define ALX_PMCTRL_TXL1_AFTER_L0S       BIT(19)
#define ALX_PMCTRL_L1_TIMER_MASK        0x7UL
#define ALX_PMCTRL_L1_TIMER_SHIFT       16
#define ALX_PMCTRL_L1_TIMER_DIS         0
#define ALX_PMCTRL_L1_TIMER_2US         1
#define ALX_PMCTRL_L1_TIMER_4US         2
#define ALX_PMCTRL_L1_TIMER_8US         3
#define ALX_PMCTRL_L1_TIMER_16US        4
#define ALX_PMCTRL_L1_TIMER_24US        5
#define ALX_PMCTRL_L1_TIMER_32US        6
#define ALX_PMCTRL_L1_TIMER_63US        7
#define ALX_PMCTRL_RCVR_WT_1US          BIT(15)
#define ALX_PMCTRL_PWM_VER_11           BIT(14)
/* bit13: enable pcie clk switch in L1 state */
#define ALX_PMCTRL_L1_CLKSW_EN          BIT(13)
#define ALX_PMCTRL_L0S_EN               BIT(12)
#define ALX_PMCTRL_RXL1_AFTER_L0S       BIT(11)
#define ALX_PMCTRL_L0S_TIMER_MASK       0x7UL
#define ALX_PMCTRL_L0S_TIMER_SHIFT      8
#define ALX_PMCTRL_L1_BUFSRX_EN         BIT(7)
/* bit6: power down serdes RX */
#define ALX_PMCTRL_L1_SRDSRX_PWD        BIT(6)
#define ALX_PMCTRL_L1_SRDSPLL_EN        BIT(5)
#define ALX_PMCTRL_L1_SRDS_EN           BIT(4)
#define ALX_PMCTRL_L1_EN                BIT(3)
#define ALX_PMCTRL_CLKREQ_EN            BIT(2)
#define ALX_PMCTRL_RBER_EN              BIT(1)
#define ALX_PMCTRL_SPRSDWER_EN          BIT(0)

#define ALX_LTSSM_CTRL                  0x12FC
#define ALX_LTSSM_WRO_EN                BIT(12)

/*******************************************************/
/* following registers are mapped only to memory space */
/*******************************************************/

#define ALX_MASTER                      0x1400
#define ALX_MASTER_OTP_FLG              BIT(31)
#define ALX_MASTER_DEV_NUM_MASK         0x7FUL
#define ALX_MASTER_DEV_NUM_SHIFT        24
#define ALX_MASTER_REV_NUM_MASK         0xFFUL
#define ALX_MASTER_REV_NUM_SHIFT        16
#define ALX_MASTER_DEASSRT              BIT(15)
#define ALX_MASTER_RDCLR_INT            BIT(14)
#define ALX_MASTER_DMA_RST              BIT(13)
/* bit12: 1:alwys select pclk from serdes, not sw to 25M */
#define ALX_MASTER_PCLKSEL_SRDS         BIT(12)
/* bit11: irq moduration for rx */
#define ALX_MASTER_IRQMOD2_EN           BIT(11)
/* bit10: irq moduration for tx/rx */
#define ALX_MASTER_IRQMOD1_EN           BIT(10)
#define ALX_MASTER_MANU_INT             BIT(9)
#define ALX_MASTER_MANUTIMER_EN         BIT(8)
#define ALX_MASTER_SYSALVTIMER_EN       BIT(7)
#define ALX_MASTER_OOB_DIS              BIT(6)
/* bit5: wakeup without pcie clk */
#define ALX_MASTER_WAKEN_25M            BIT(5)
#define ALX_MASTER_BERT_START           BIT(4)
#define ALX_MASTER_PCIE_TSTMOD_MASK     0x3UL
#define ALX_MASTER_PCIE_TSTMOD_SHIFT    2
#define ALX_MASTER_PCIE_RST             BIT(1)
/* bit0: MAC & DMA reset */
#define ALX_MASTER_DMA_MAC_RST          BIT(0)
#define ALX_DMA_MAC_RST_TO              50

#define ALX_MANU_TIMER                  0x1404

#define ALX_IRQ_MODU_TIMER              0x1408
/* hi-16bit is only for RX */
#define ALX_IRQ_MODU_TIMER2_MASK        0xFFFFUL
#define ALX_IRQ_MODU_TIMER2_SHIFT       16
#define ALX_IRQ_MODU_TIMER1_MASK        0xFFFFUL
#define ALX_IRQ_MODU_TIMER1_SHIFT       0

#define ALX_PHY_CTRL                    0x140C
#define ALX_PHY_CTRL_ADDR_MASK          0x1FUL
#define ALX_PHY_CTRL_ADDR_SHIFT         19
#define ALX_PHY_CTRL_BP_VLTGSW          BIT(18)
#define ALX_PHY_CTRL_100AB_EN           BIT(17)
#define ALX_PHY_CTRL_10AB_EN            BIT(16)
#define ALX_PHY_CTRL_PLL_BYPASS         BIT(15)
/* bit14: affect MAC & PHY, go to low power sts */
#define ALX_PHY_CTRL_POWER_DOWN         BIT(14)
/* bit13: 1:pll always ON, 0:can switch in lpw */
#define ALX_PHY_CTRL_PLL_ON             BIT(13)
#define ALX_PHY_CTRL_RST_ANALOG         BIT(12)
#define ALX_PHY_CTRL_HIB_PULSE          BIT(11)
#define ALX_PHY_CTRL_HIB_EN             BIT(10)
#define ALX_PHY_CTRL_GIGA_DIS           BIT(9)
/* bit8: poweron rst */
#define ALX_PHY_CTRL_IDDQ_DIS           BIT(8)
/* bit7: while reboot, it affects bit8 */
#define ALX_PHY_CTRL_IDDQ               BIT(7)
#define ALX_PHY_CTRL_LPW_EXIT           BIT(6)
#define ALX_PHY_CTRL_GATE_25M           BIT(5)
#define ALX_PHY_CTRL_RVRS_ANEG          BIT(4)
#define ALX_PHY_CTRL_ANEG_NOW           BIT(3)
#define ALX_PHY_CTRL_LED_MODE           BIT(2)
#define ALX_PHY_CTRL_RTL_MODE           BIT(1)
/* bit0: out of dsp RST state */
#define ALX_PHY_CTRL_DSPRST_OUT         BIT(0)
#define ALX_PHY_CTRL_DSPRST_TO          80
#define ALX_PHY_CTRL_CLS                (\
	ALX_PHY_CTRL_LED_MODE           |\
	ALX_PHY_CTRL_100AB_EN           |\
	ALX_PHY_CTRL_PLL_ON)

#define ALX_MAC_STS                     0x1410
#define ALX_MAC_STS_SFORCE_MASK         0xFUL
#define ALX_MAC_STS_SFORCE_SHIFT        14
#define ALX_MAC_STS_CALIB_DONE          BIT13
#define ALX_MAC_STS_CALIB_RES_MASK      0x1FUL
#define ALX_MAC_STS_CALIB_RES_SHIFT     8
#define ALX_MAC_STS_CALIBERR_MASK       0xFUL
#define ALX_MAC_STS_CALIBERR_SHIFT      4
#define ALX_MAC_STS_TXQ_BUSY            BIT(3)
#define ALX_MAC_STS_RXQ_BUSY            BIT(2)
#define ALX_MAC_STS_TXMAC_BUSY          BIT(1)
#define ALX_MAC_STS_RXMAC_BUSY          BIT(0)
#define ALX_MAC_STS_IDLE                (\
	ALX_MAC_STS_TXQ_BUSY            |\
	ALX_MAC_STS_RXQ_BUSY            |\
	ALX_MAC_STS_TXMAC_BUSY          |\
	ALX_MAC_STS_RXMAC_BUSY)

#define ALX_MDIO                        0x1414
#define ALX_MDIO_MODE_EXT               BIT(30)
#define ALX_MDIO_POST_READ              BIT(29)
#define ALX_MDIO_AUTO_POLLING           BIT(28)
#define ALX_MDIO_BUSY                   BIT(27)
#define ALX_MDIO_CLK_SEL_MASK           0x7UL
#define ALX_MDIO_CLK_SEL_SHIFT          24
#define ALX_MDIO_CLK_SEL_25MD4          0
#define ALX_MDIO_CLK_SEL_25MD6          2
#define ALX_MDIO_CLK_SEL_25MD8          3
#define ALX_MDIO_CLK_SEL_25MD10         4
#define ALX_MDIO_CLK_SEL_25MD32         5
#define ALX_MDIO_CLK_SEL_25MD64         6
#define ALX_MDIO_CLK_SEL_25MD128        7
#define ALX_MDIO_START                  BIT(23)
#define ALX_MDIO_SPRES_PRMBL            BIT(22)
/* bit21: 1:read,0:write */
#define ALX_MDIO_OP_READ                BIT(21)
#define ALX_MDIO_REG_MASK               0x1FUL
#define ALX_MDIO_REG_SHIFT              16
#define ALX_MDIO_DATA_MASK              0xFFFFUL
#define ALX_MDIO_DATA_SHIFT             0
#define ALX_MDIO_MAX_AC_TO              120

#define ALX_MDIO_EXTN                   0x1448
#define ALX_MDIO_EXTN_PORTAD_MASK       0x1FUL
#define ALX_MDIO_EXTN_PORTAD_SHIFT      21
#define ALX_MDIO_EXTN_DEVAD_MASK        0x1FUL
#define ALX_MDIO_EXTN_DEVAD_SHIFT       16
#define ALX_MDIO_EXTN_REG_MASK          0xFFFFUL
#define ALX_MDIO_EXTN_REG_SHIFT         0

#define ALX_PHY_STS                     0x1418
#define ALX_PHY_STS_LPW                 BIT(31)
#define ALX_PHY_STS_LPI                 BIT(30)
#define ALX_PHY_STS_PWON_STRIP_MASK     0xFFFUL
#define ALX_PHY_STS_PWON_STRIP_SHIFT    16

#define ALX_PHY_STS_DUPLEX              BIT(3)
#define ALX_PHY_STS_LINKUP              BIT(2)
#define ALX_PHY_STS_SPEED_MASK          0x3UL
#define ALX_PHY_STS_SPEED_SHIFT         0
#define ALX_PHY_STS_SPEED_1000M         2
#define ALX_PHY_STS_SPEED_100M          1
#define ALX_PHY_STS_SPEED_10M           0

#define ALX_BIST0                       0x141C
#define ALX_BIST0_COL_MASK              0x3FUL
#define ALX_BIST0_COL_SHIFT             24
#define ALX_BIST0_ROW_MASK              0xFFFUL
#define ALX_BIST0_ROW_SHIFT             12
#define ALX_BIST0_STEP_MASK             0xFUL
#define ALX_BIST0_STEP_SHIFT            8
#define ALX_BIST0_PATTERN_MASK          0x7UL
#define ALX_BIST0_PATTERN_SHIFT         4
#define ALX_BIST0_CRIT                  BIT(3)
#define ALX_BIST0_FIXED                 BIT(2)
#define ALX_BIST0_FAIL                  BIT(1)
#define ALX_BIST0_START                 BIT(0)

#define ALX_BIST1                       0x1420
#define ALX_BIST1_COL_MASK              0x3FUL
#define ALX_BIST1_COL_SHIFT             24
#define ALX_BIST1_ROW_MASK              0xFFFUL
#define ALX_BIST1_ROW_SHIFT             12
#define ALX_BIST1_STEP_MASK             0xFUL
#define ALX_BIST1_STEP_SHIFT            8
#define ALX_BIST1_PATTERN_MASK          0x7UL
#define ALX_BIST1_PATTERN_SHIFT         4
#define ALX_BIST1_CRIT                  BIT(3)
#define ALX_BIST1_FIXED                 BIT(2)
#define ALX_BIST1_FAIL                  BIT(1)
#define ALX_BIST1_START                 BIT(0)

#define ALX_SERDES                      0x1424
#define ALX_SERDES_PHYCLK_SLWDWN        BIT(18)
#define ALX_SERDES_MACCLK_SLWDWN        BIT(17)
#define ALX_SERDES_SELFB_PLL_MASK       0x3UL
#define ALX_SERDES_SELFB_PLL_SHIFT      14
/* bit13: 1:gtx_clk, 0:25M */
#define ALX_SERDES_PHYCLK_SEL_GTX       BIT(13)
/* bit12: 1:serdes,0:25M */
#define ALX_SERDES_PCIECLK_SEL_SRDS     BIT(12)
#define ALX_SERDES_BUFS_RX_EN           BIT(11)
#define ALX_SERDES_PD_RX                BIT(10)
#define ALX_SERDES_PLL_EN               BIT(9)
#define ALX_SERDES_EN                   BIT(8)
/* bit6: 0:state-machine,1:csr */
#define ALX_SERDES_SELFB_PLL_SEL_CSR    BIT(6)
#define ALX_SERDES_SELFB_PLL_CSR_MASK   0x3UL
#define ALX_SERDES_SELFB_PLL_CSR_SHIFT  4
/* 4-12% OV-CLK */
#define ALX_SERDES_SELFB_PLL_CSR_4      3
/* 0-4% OV-CLK */
#define ALX_SERDES_SELFB_PLL_CSR_0      2
/* 12-18% OV-CLK */
#define ALX_SERDES_SELFB_PLL_CSR_12     1
/* 18-25% OV-CLK */
#define ALX_SERDES_SELFB_PLL_CSR_18     0
#define ALX_SERDES_VCO_SLOW             BIT(3)
#define ALX_SERDES_VCO_FAST             BIT(2)
#define ALX_SERDES_LOCKDCT_EN           BIT(1)
#define ALX_SERDES_LOCKDCTED            BIT(0)

#define ALX_LED_CTRL                    0x1428
#define ALX_LED_CTRL_PATMAP2_MASK       0x3UL
#define ALX_LED_CTRL_PATMAP2_SHIFT      8
#define ALX_LED_CTRL_PATMAP1_MASK       0x3UL
#define ALX_LED_CTRL_PATMAP1_SHIFT      6
#define ALX_LED_CTRL_PATMAP0_MASK       0x3UL
#define ALX_LED_CTRL_PATMAP0_SHIFT      4
#define ALX_LED_CTRL_D3_MODE_MASK       0x3UL
#define ALX_LED_CTRL_D3_MODE_SHIFT      2
#define ALX_LED_CTRL_D3_MODE_NORMAL     0
#define ALX_LED_CTRL_D3_MODE_WOL_DIS    1
#define ALX_LED_CTRL_D3_MODE_WOL_ANY    2
#define ALX_LED_CTRL_D3_MODE_WOL_EN     3
#define ALX_LED_CTRL_DUTY_CYCL_MASK     0x3UL
#define ALX_LED_CTRL_DUTY_CYCL_SHIFT    0
/* 50% */
#define ALX_LED_CTRL_DUTY_CYCL_50       0
/* 12.5% */
#define ALX_LED_CTRL_DUTY_CYCL_125      1
/* 25% */
#define ALX_LED_CTRL_DUTY_CYCL_25       2
/* 75% */
#define ALX_LED_CTRL_DUTY_CYCL_75       3

#define ALX_LED_PATN                    0x142C
#define ALX_LED_PATN1_MASK              0xFFFFUL
#define ALX_LED_PATN1_SHIFT             16
#define ALX_LED_PATN0_MASK              0xFFFFUL
#define ALX_LED_PATN0_SHIFT             0

#define ALX_LED_PATN2                   0x1430
#define ALX_LED_PATN2_MASK              0xFFFFUL
#define ALX_LED_PATN2_SHIFT             0

#define ALX_SYSALV                      0x1434
#define ALX_SYSALV_FLAG                 BIT(0)

#define ALX_PCIERR_INST                 0x1438
#define ALX_PCIERR_INST_TX_RATE_MASK    0xFUL
#define ALX_PCIERR_INST_TX_RATE_SHIFT   4
#define ALX_PCIERR_INST_RX_RATE_MASK    0xFUL
#define ALX_PCIERR_INST_RX_RATE_SHIFT   0

#define ALX_LPI_DECISN_TIMER            0x143C

#define ALX_LPI_CTRL                    0x1440
#define ALX_LPI_CTRL_CHK_DA             BIT(31)
#define ALX_LPI_CTRL_ENH_TO_MASK        0x1FFFUL
#define ALX_LPI_CTRL_ENH_TO_SHIFT       12
#define ALX_LPI_CTRL_ENH_TH_MASK        0x1FUL
#define ALX_LPI_CTRL_ENH_TH_SHIFT       6
#define ALX_LPI_CTRL_ENH_EN             BIT(5)
#define ALX_LPI_CTRL_CHK_RX             BIT(4)
#define ALX_LPI_CTRL_CHK_STATE          BIT(3)
#define ALX_LPI_CTRL_GMII               BIT(2)
#define ALX_LPI_CTRL_TO_PHY             BIT(1)
#define ALX_LPI_CTRL_EN                 BIT(0)

#define ALX_LPI_WAIT                    0x1444
#define ALX_LPI_WAIT_TIMER_MASK         0xFFFFUL
#define ALX_LPI_WAIT_TIMER_SHIFT        0

/* heart-beat, for swoi/cifs */
#define ALX_HRTBT_VLAN                  0x1450
#define ALX_HRTBT_VLANID_MASK           0xFFFFUL
#define ALX_HRRBT_VLANID_SHIFT          0

#define ALX_HRTBT_CTRL                  0x1454
#define ALX_HRTBT_CTRL_EN               BIT(31)
#define ALX_HRTBT_CTRL_PERIOD_MASK      0x3FUL
#define ALX_HRTBT_CTRL_PERIOD_SHIFT     25
#define ALX_HRTBT_CTRL_HASVLAN          BIT(24)
#define ALX_HRTBT_CTRL_HDRADDR_MASK     0xFFFUL
#define ALX_HRTBT_CTRL_HDRADDR_SHIFT    12
#define ALX_HRTBT_CTRL_HDRADDRB0_MASK   0x7FFUL
#define ALX_HRTBT_CTRL_HDRADDRB0_SHIFT  13
#define ALX_HRTBT_CTRL_PKT_FRAG         BIT(12)
#define ALX_HRTBT_CTRL_PKTLEN_MASK      0xFFFUL
#define ALX_HRTBT_CTRL_PKTLEN_SHIFT     0

/* for B0+, bit[13..] for C0+ */
#define ALX_HRTBT_EXT_CTRL				0x1AD0
#define L1F_HRTBT_EXT_CTRL_PERIOD_HIGH_MASK		0x3FUL
#define L1F_HRTBT_EXT_CTRL_PERIOD_HIGH_SHIFT		24
#define L1F_HRTBT_EXT_CTRL_SWOI_STARTUP_PKT_EN		BIT(23)
#define L1F_HRTBT_EXT_CTRL_IOAC_2_FRAGMENTED		BIT(22)
#define L1F_HRTBT_EXT_CTRL_IOAC_1_FRAGMENTED		BIT(21)
#define L1F_HRTBT_EXT_CTRL_IOAC_1_KEEPALIVE_EN		BIT(20)
#define L1F_HRTBT_EXT_CTRL_IOAC_1_HAS_VLAN		BIT(19)
#define L1F_HRTBT_EXT_CTRL_IOAC_1_IS_8023		BIT(18)
#define L1F_HRTBT_EXT_CTRL_IOAC_1_IS_IPV6		BIT(17)
#define L1F_HRTBT_EXT_CTRL_IOAC_2_KEEPALIVE_EN		BIT(16)
#define L1F_HRTBT_EXT_CTRL_IOAC_2_HAS_VLAN		BIT(15)
#define L1F_HRTBT_EXT_CTRL_IOAC_2_IS_8023		BIT(14)
#define L1F_HRTBT_EXT_CTRL_IOAC_2_IS_IPV6		BIT(13)
#define ALX_HRTBT_EXT_CTRL_NS_EN			BIT(12)
#define ALX_HRTBT_EXT_CTRL_FRAG_LEN_MASK		0xFFUL
#define ALX_HRTBT_EXT_CTRL_FRAG_LEN_SHIFT		4
#define ALX_HRTBT_EXT_CTRL_IS_8023			BIT(3)
#define ALX_HRTBT_EXT_CTRL_IS_IPV6			BIT(2)
#define ALX_HRTBT_EXT_CTRL_WAKEUP_EN			BIT(1)
#define ALX_HRTBT_EXT_CTRL_ARP_EN			BIT(0)

#define ALX_HRTBT_REM_IPV4_ADDR				0x1AD4
#define ALX_HRTBT_HOST_IPV4_ADDR			0x1478
#define ALX_HRTBT_REM_IPV6_ADDR3			0x1AD8
#define ALX_HRTBT_REM_IPV6_ADDR2			0x1ADC
#define ALX_HRTBT_REM_IPV6_ADDR1			0x1AE0
#define ALX_HRTBT_REM_IPV6_ADDR0			0x1AE4

/* 1B8C ~ 1B94 for C0+ */
#define ALX_SWOI_ACER_CTRL				0x1B8C
#define ALX_SWOI_ORIG_ACK_NAK_EN			BIT(20)
#define ALX_SWOI_ORIG_ACK_NAK_PKT_LEN_MASK		0XFFUL
#define ALX_SWOI_ORIG_ACK_NAK_PKT_LEN_SHIFT		12
#define ALX_SWOI_ORIG_ACK_ADDR_MASK			0XFFFUL
#define ALX_SWOI_ORIG_ACK_ADDR_SHIFT			0

#define ALX_SWOI_IOAC_CTRL_2				0x1B90
#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_FRAG_LEN_MASK	0xFFUL
#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_FRAG_LEN_SHIFT	24
#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_PKT_LEN_MASK	0xFFFUL
#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_PKT_LEN_SHIFT	12
#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_HDR_ADDR_MASK	0xFFFUL
#define ALX_SWOI_IOAC_CTRL_2_SWOI_1_HDR_ADDR_SHIFT	0

#define ALX_SWOI_IOAC_CTRL_3				0x1B94
#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_FRAG_LEN_MASK	0xFFUL
#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_FRAG_LEN_SHIFT	24
#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_PKT_LEN_MASK	0xFFFUL
#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_PKT_LEN_SHIFT	12
#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_HDR_ADDR_MASK	0xFFFUL
#define ALX_SWOI_IOAC_CTRL_3_SWOI_2_HDR_ADDR_SHIFT	0

/*SWOI_HOST_IPV6_ADDR reuse reg1a60-1a6c, 1a70-1a7c, 1aa0-1aac, 1ab0-1abc.*/
#define ALX_HRTBT_WAKEUP_PORT               0x1AE8
#define ALX_HRTBT_WAKEUP_PORT_SRC_MASK      0xFFFFUL
#define ALX_HRTBT_WAKEUP_PORT_SRC_SHIFT     16
#define ALX_HRTBT_WAKEUP_PORT_DEST_MASK     0xFFFFUL
#define ALX_HRTBT_WAKEUP_PORT_DEST_SHIFT    0

#define ALX_HRTBT_WAKEUP_DATA7              0x1AEC
#define ALX_HRTBT_WAKEUP_DATA6              0x1AF0
#define ALX_HRTBT_WAKEUP_DATA5              0x1AF4
#define ALX_HRTBT_WAKEUP_DATA4              0x1AF8
#define ALX_HRTBT_WAKEUP_DATA3              0x1AFC
#define ALX_HRTBT_WAKEUP_DATA2              0x1B80
#define ALX_HRTBT_WAKEUP_DATA1              0x1B84
#define ALX_HRTBT_WAKEUP_DATA0              0x1B88

#define ALX_RXPARSE                     0x1458
#define ALX_RXPARSE_FLT6_L4_MASK        0x3UL
#define ALX_RXPARSE_FLT6_L4_SHIFT       30
#define ALX_RXPARSE_FLT6_L3_MASK        0x3UL
#define ALX_RXPARSE_FLT6_L3_SHIFT       28
#define ALX_RXPARSE_FLT5_L4_MASK        0x3UL
#define ALX_RXPARSE_FLT5_L4_SHIFT       26
#define ALX_RXPARSE_FLT5_L3_MASK        0x3UL
#define ALX_RXPARSE_FLT5_L3_SHIFT       24
#define ALX_RXPARSE_FLT4_L4_MASK        0x3UL
#define ALX_RXPARSE_FLT4_L4_SHIFT       22
#define ALX_RXPARSE_FLT4_L3_MASK        0x3UL
#define ALX_RXPARSE_FLT4_L3_SHIFT       20
#define ALX_RXPARSE_FLT3_L4_MASK        0x3UL
#define ALX_RXPARSE_FLT3_L4_SHIFT       18
#define ALX_RXPARSE_FLT3_L3_MASK        0x3UL
#define ALX_RXPARSE_FLT3_L3_SHIFT       16
#define ALX_RXPARSE_FLT2_L4_MASK        0x3UL
#define ALX_RXPARSE_FLT2_L4_SHIFT       14
#define ALX_RXPARSE_FLT2_L3_MASK        0x3UL
#define ALX_RXPARSE_FLT2_L3_SHIFT       12
#define ALX_RXPARSE_FLT1_L4_MASK        0x3UL
#define ALX_RXPARSE_FLT1_L4_SHIFT       10
#define ALX_RXPARSE_FLT1_L3_MASK        0x3UL
#define ALX_RXPARSE_FLT1_L3_SHIFT       8
#define ALX_RXPARSE_FLT6_EN             BIT(5)
#define ALX_RXPARSE_FLT5_EN             BIT(4)
#define ALX_RXPARSE_FLT4_EN             BIT(3)
#define ALX_RXPARSE_FLT3_EN             BIT(2)
#define ALX_RXPARSE_FLT2_EN             BIT(1)
#define ALX_RXPARSE_FLT1_EN             BIT(0)
#define ALX_RXPARSE_FLT_L4_UDP          0
#define ALX_RXPARSE_FLT_L4_TCP          1
#define ALX_RXPARSE_FLT_L4_BOTH         2
#define ALX_RXPARSE_FLT_L4_NONE         3
#define ALX_RXPARSE_FLT_L3_IPV6         0
#define ALX_RXPARSE_FLT_L3_IPV4         1
#define ALX_RXPARSE_FLT_L3_BOTH         2

/* Terodo support */
#define ALX_TRD_CTRL                    0x145C
#define ALX_TRD_CTRL_EN                 BIT(31)
#define ALX_TRD_CTRL_BUBBLE_WAKE_EN     BIT(30)
#define ALX_TRD_CTRL_PREFIX_CMP_HW      BIT(28)
#define ALX_TRD_CTRL_RSHDR_ADDR_MASK    0xFFFUL
#define ALX_TRD_CTRL_RSHDR_ADDR_SHIFT   16
#define ALX_TRD_CTRL_SINTV_MAX_MASK     0xFFUL
#define ALX_TRD_CTRL_SINTV_MAX_SHIFT    8
#define ALX_TRD_CTRL_SINTV_MIN_MASK     0xFFUL
#define ALX_TRD_CTRL_SINTV_MIN_SHIFT    0

#define ALX_TRD_RS                      0x1460
#define ALX_TRD_RS_SZ_MASK              0xFFFUL
#define ALX_TRD_RS_SZ_SHIFT             20
#define ALX_TRD_RS_NONCE_OFS_MASK       0xFFFUL
#define ALX_TRD_RS_NONCE_OFS_SHIFT      8
#define ALX_TRD_RS_SEQ_OFS_MASK         0xFFUL
#define ALX_TRD_RS_SEQ_OFS_SHIFT        0

#define ALX_TRD_SRV_IP4                 0x1464

#define ALX_TRD_CLNT_EXTNL_IP4          0x1468

#define ALX_TRD_PORT                    0x146C
#define ALX_TRD_PORT_CLNT_EXTNL_MASK    0xFFFFUL
#define ALX_TRD_PORT_CLNT_EXTNL_SHIFT   16
#define ALX_TRD_PORT_SRV_MASK           0xFFFFUL
#define ALX_TRD_PORT_SRV_SHIFT          0

#define ALX_TRD_PREFIX                  0x1470

#define ALX_TRD_BUBBLE_DA_IP4           0x1478

#define ALX_TRD_BUBBLE_DA_PORT          0x147C

/* for B0 */
#define ALX_IDLE_DECISN_TIMER           0x1474
/* 1ms */
#define ALX_IDLE_DECISN_TIMER_DEF       0x400


#define ALX_MAC_CTRL                    0x1480
#define ALX_MAC_CTRL_FAST_PAUSE         BIT(31)
#define ALX_MAC_CTRL_WOLSPED_SWEN       BIT(30)
/* bit29: 1:legacy(hi5b), 0:marvl(lo5b)*/
#define ALX_MAC_CTRL_MHASH_ALG_HI5B     BIT(29)
#define ALX_MAC_CTRL_SPAUSE_EN          BIT(28)
#define ALX_MAC_CTRL_DBG_EN             BIT(27)
#define ALX_MAC_CTRL_BRD_EN             BIT(26)
#define ALX_MAC_CTRL_MULTIALL_EN        BIT(25)
#define ALX_MAC_CTRL_RX_XSUM_EN         BIT(24)
#define ALX_MAC_CTRL_THUGE              BIT(23)
#define ALX_MAC_CTRL_MBOF               BIT(22)
#define ALX_MAC_CTRL_SPEED_MASK         0x3UL
#define ALX_MAC_CTRL_SPEED_SHIFT        20
#define ALX_MAC_CTRL_SPEED_10_100       1
#define ALX_MAC_CTRL_SPEED_1000         2
#define ALX_MAC_CTRL_SIMR               BIT(19)
#define ALX_MAC_CTRL_SSTCT              BIT(17)
#define ALX_MAC_CTRL_TPAUSE             BIT(16)
#define ALX_MAC_CTRL_PROMISC_EN         BIT(15)
#define ALX_MAC_CTRL_VLANSTRIP          BIT(14)
#define ALX_MAC_CTRL_PRMBLEN_MASK       0xFUL
#define ALX_MAC_CTRL_PRMBLEN_SHIFT      10
#define ALX_MAC_CTRL_RHUGE_EN           BIT(9)
#define ALX_MAC_CTRL_FLCHK              BIT(8)
#define ALX_MAC_CTRL_PCRCE              BIT(7)
#define ALX_MAC_CTRL_CRCE               BIT(6)
#define ALX_MAC_CTRL_FULLD              BIT(5)
#define ALX_MAC_CTRL_LPBACK_EN          BIT(4)
#define ALX_MAC_CTRL_RXFC_EN            BIT(3)
#define ALX_MAC_CTRL_TXFC_EN            BIT(2)
#define ALX_MAC_CTRL_RX_EN              BIT(1)
#define ALX_MAC_CTRL_TX_EN              BIT(0)

#define ALX_GAP                         0x1484
#define ALX_GAP_IPGR2_MASK              0x7FUL
#define ALX_GAP_IPGR2_SHIFT             24
#define ALX_GAP_IPGR1_MASK              0x7FUL
#define ALX_GAP_IPGR1_SHIFT             16
#define ALX_GAP_MIN_IFG_MASK            0xFFUL
#define ALX_GAP_MIN_IFG_SHIFT           8
#define ALX_GAP_IPGT_MASK               0x7FUL
#define ALX_GAP_IPGT_SHIFT              0

#define ALX_STAD0                       0x1488
#define ALX_STAD1                       0x148C

#define ALX_HASH_TBL0                   0x1490
#define ALX_HASH_TBL1                   0x1494

#define ALX_HALFD                       0x1498
#define ALX_HALFD_JAM_IPG_MASK          0xFUL
#define ALX_HALFD_JAM_IPG_SHIFT         24
#define ALX_HALFD_ABEBT_MASK            0xFUL
#define ALX_HALFD_ABEBT_SHIFT           20
#define ALX_HALFD_ABEBE                 BIT(19)
#define ALX_HALFD_BPNB                  BIT(18)
#define ALX_HALFD_NOBO                  BIT(17)
#define ALX_HALFD_EDXSDFR               BIT(16)
#define ALX_HALFD_RETRY_MASK            0xFUL
#define ALX_HALFD_RETRY_SHIFT           12
#define ALX_HALFD_LCOL_MASK             0x3FFUL
#define ALX_HALFD_LCOL_SHIFT            0

#define ALX_MTU                         0x149C
#define ALX_MTU_JUMBO_TH                1514
#define ALX_MTU_STD_ALGN                1536
#define ALX_MTU_MIN                     64

#define ALX_SRAM0                       0x1500
#define ALX_SRAM_RFD_TAIL_ADDR_MASK     0xFFFUL
#define ALX_SRAM_RFD_TAIL_ADDR_SHIFT    16
#define ALX_SRAM_RFD_HEAD_ADDR_MASK     0xFFFUL
#define ALX_SRAM_RFD_HEAD_ADDR_SHIFT    0

#define ALX_SRAM1                       0x1510
#define ALX_SRAM_RFD_LEN_MASK           0xFFFUL
#define ALX_SRAM_RFD_LEN_SHIFT          0

#define ALX_SRAM2                       0x1518
#define ALX_SRAM_TRD_TAIL_ADDR_MASK     0xFFFUL
#define ALX_SRAM_TRD_TAIL_ADDR_SHIFT    16
#define ALX_SRMA_TRD_HEAD_ADDR_MASK     0xFFFUL
#define ALX_SRAM_TRD_HEAD_ADDR_SHIFT    0

#define ALX_SRAM3                       0x151C
#define ALX_SRAM_TRD_LEN_MASK           0xFFFUL
#define ALX_SRAM_TRD_LEN_SHIFT          0

#define ALX_SRAM4                       0x1520
#define ALX_SRAM_RXF_TAIL_ADDR_MASK     0xFFFUL
#define ALX_SRAM_RXF_TAIL_ADDR_SHIFT    16
#define ALX_SRAM_RXF_HEAD_ADDR_MASK     0xFFFUL
#define ALX_SRAM_RXF_HEAD_ADDR_SHIFT    0

#define ALX_SRAM5                       0x1524
#define ALX_SRAM_RXF_LEN_MASK           0xFFFUL
#define ALX_SRAM_RXF_LEN_SHIFT          0
#define ALX_SRAM_RXF_LEN_8K             (8*1024)

#define ALX_SRAM6                       0x1528
#define ALX_SRAM_TXF_TAIL_ADDR_MASK     0xFFFUL
#define ALX_SRAM_TXF_TAIL_ADDR_SHIFT    16
#define ALX_SRAM_TXF_HEAD_ADDR_MASK     0xFFFUL
#define ALX_SRAM_TXF_HEAD_ADDR_SHIFT    0

#define ALX_SRAM7                       0x152C
#define ALX_SRAM_TXF_LEN_MASK           0xFFFUL
#define ALX_SRAM_TXF_LEN_SHIFT          0

#define ALX_SRAM8                       0x1530
#define ALX_SRAM_PATTERN_ADDR_MASK      0xFFFUL
#define ALX_SRAM_PATTERN_ADDR_SHIFT     16
#define ALX_SRAM_TSO_ADDR_MASK          0xFFFUL
#define ALX_SRAM_TSO_ADDR_SHIFT         0

#define ALX_SRAM9                       0x1534
#define ALX_SRAM_LOAD_PTR               BIT(0)

#define ALX_RX_BASE_ADDR_HI             0x1540

#define ALX_TX_BASE_ADDR_HI             0x1544

#define ALX_RFD_ADDR_LO                 0x1550
#define ALX_RFD_RING_SZ                 0x1560
#define ALX_RFD_BUF_SZ                  0x1564
#define ALX_RFD_BUF_SZ_MASK             0xFFFFUL
#define ALX_RFD_BUF_SZ_SHIFT            0

#define ALX_RRD_ADDR_LO                 0x1568
#define ALX_RRD_RING_SZ                 0x1578
#define ALX_RRD_RING_SZ_MASK            0xFFFUL
#define ALX_RRD_RING_SZ_SHIFT           0

/* pri3: highest, pri0: lowest */
#define ALX_TPD_PRI3_ADDR_LO            0x14E4
#define ALX_TPD_PRI2_ADDR_LO            0x14E0
#define ALX_TPD_PRI1_ADDR_LO            0x157C
#define ALX_TPD_PRI0_ADDR_LO            0x1580

/* producer index is 16bit */
#define ALX_TPD_PRI3_PIDX               0x1618
#define ALX_TPD_PRI2_PIDX               0x161A
#define ALX_TPD_PRI1_PIDX               0x15F0
#define ALX_TPD_PRI0_PIDX               0x15F2

/* consumer index is 16bit */
#define ALX_TPD_PRI3_CIDX               0x161C
#define ALX_TPD_PRI2_CIDX               0x161E
#define ALX_TPD_PRI1_CIDX               0x15F4
#define ALX_TPD_PRI0_CIDX               0x15F6

#define ALX_TPD_RING_SZ                 0x1584
#define ALX_TPD_RING_SZ_MASK            0xFFFFUL
#define ALX_TPD_RING_SZ_SHIFT           0

#define ALX_CMB_ADDR_LO                 0x1588

#define ALX_TXQ0                        0x1590
#define ALX_TXQ0_TXF_BURST_PREF_MASK    0xFFFFUL
#define ALX_TXQ0_TXF_BURST_PREF_SHIFT   16
#define ALX_TXQ_TXF_BURST_PREF_DEF      0x200
#define ALX_TXQ0_PEDING_CLR             BIT(8)
#define ALX_TXQ0_LSO_8023_EN            BIT(7)
#define ALX_TXQ0_MODE_ENHANCE           BIT(6)
#define ALX_TXQ0_EN                     BIT(5)
#define ALX_TXQ0_SUPT_IPOPT             BIT(4)
#define ALX_TXQ0_TPD_BURSTPREF_MASK     0xFUL
#define ALX_TXQ0_TPD_BURSTPREF_SHIFT    0
#define ALX_TXQ_TPD_BURSTPREF_DEF       5

#define ALX_TXQ1                        0x1594
/* bit11:  drop large packet, len > (rfd buf) */
#define ALX_TXQ1_ERRLGPKT_DROP_EN       BIT(11)
/* bit[9:0]: 8bytes unit */
#define ALX_TXQ1_JUMBO_TSOTHR_MASK      0x7FFUL
#define ALX_TXQ1_JUMBO_TSOTHR_SHIFT     0
#define ALX_TXQ1_JUMBO_TSO_TH           (7*1024)

/* L1 entrance control */
#define ALX_TXQ2                        0x1598
#define ALX_TXQ2_BURST_EN               BIT(31)
#define ALX_TXQ2_BURST_HI_WM_MASK       0xFFFUL
#define ALX_TXQ2_BURST_HI_WM_SHIFT      16
#define ALX_TXQ2_BURST_LO_WM_MASK       0xFFFUL
#define ALX_TXQ2_BURST_LO_WM_SHIFT      0

#define ALX_RXQ0                        0x15A0
#define ALX_RXQ0_EN                     BIT(31)
#define ALX_RXQ0_CUT_THRU_EN            BIT(30)
#define ALX_RXQ0_RSS_HASH_EN            BIT(29)
/* bit28: 0:goto Q0, 1:as table */
#define ALX_RXQ0_NON_IP_QTBL            BIT(28)
#define ALX_RXQ0_RSS_MODE_MASK          0x3UL
#define ALX_RXQ0_RSS_MODE_SHIFT         26
#define ALX_RXQ0_RSS_MODE_DIS           0
#define ALX_RXQ0_RSS_MODE_SQSI          1
#define ALX_RXQ0_RSS_MODE_MQSI          2
#define ALX_RXQ0_RSS_MODE_MQMI          3
#define ALX_RXQ0_NUM_RFD_PREF_MASK      0x3FUL
#define ALX_RXQ0_NUM_RFD_PREF_SHIFT     20
#define ALX_RXQ0_NUM_RFD_PREF_DEF       8
#define ALX_RXQ0_IDT_TBL_SIZE_MASK      0x1FFUL
#define ALX_RXQ0_IDT_TBL_SIZE_SHIFT     8
#define ALX_RXQ0_IDT_TBL_SIZE_DEF       0x100
#define ALX_RXQ0_IPV6_PARSE_EN          BIT(7)
#define ALX_RXQ0_RSS_HSTYP_MASK		0xFUL
#define ALX_RXQ0_RSS_HSTYP_SHIFT	2
#define ALX_RXQ0_RSS_HSTYP_IPV6_TCP_EN  BIT(5)
#define ALX_RXQ0_RSS_HSTYP_IPV6_EN      BIT(4)
#define ALX_RXQ0_RSS_HSTYP_IPV4_TCP_EN  BIT(3)
#define ALX_RXQ0_RSS_HSTYP_IPV4_EN      BIT(2)
#define ALX_RXQ0_RSS_HSTYP_ALL          (\
	ALX_RXQ0_RSS_HSTYP_IPV6_TCP_EN  |\
	ALX_RXQ0_RSS_HSTYP_IPV4_TCP_EN  |\
	ALX_RXQ0_RSS_HSTYP_IPV6_EN      |\
	ALX_RXQ0_RSS_HSTYP_IPV4_EN)
#define ALX_RXQ0_ASPM_THRESH_MASK       0x3UL
#define ALX_RXQ0_ASPM_THRESH_SHIFT      0
#define ALX_RXQ0_ASPM_THRESH_NO         0
#define ALX_RXQ0_ASPM_THRESH_1M         1
#define ALX_RXQ0_ASPM_THRESH_10M        2
#define ALX_RXQ0_ASPM_THRESH_100M       3

#define ALX_RXQ1                        0x15A4
/* 32bytes unit */
#define ALX_RXQ1_JUMBO_LKAH_MASK        0xFUL
#define ALX_RXQ1_JUMBO_LKAH_SHIFT       12
#define ALX_RXQ1_RFD_PREF_DOWN_MASK     0x3FUL
#define ALX_RXQ1_RFD_PREF_DOWN_SHIFT    6
#define ALX_RXQ1_RFD_PREF_UP_MASK       0x3FUL
#define ALX_RXQ1_RFD_PREF_UP_SHIFT      0

#define ALX_RXQ2                        0x15A8
/* XOFF: USED SRAM LOWER THAN IT, THEN NOTIFY THE PEER TO SEND AGAIN */
#define ALX_RXQ2_RXF_XOFF_THRESH_MASK   0xFFFUL
#define ALX_RXQ2_RXF_XOFF_THRESH_SHIFT  16
#define ALX_RXQ2_RXF_XON_THRESH_MASK    0xFFFUL
#define ALX_RXQ2_RXF_XON_THRESH_SHIFT   0
/* Size = tx-packet(1522) + IPG(12) + SOF(8) + 64(Pause) + IPG(12) + SOF(8) +
 *        rx-packet(1522) + delay-of-link(64)
 *      = 3212.
 */
#define ALX_RXQ2_RXF_FLOW_CTRL_RSVD     3212

#define ALX_RXQ3                        0x15AC
#define ALX_RXQ3_RXD_TIMER_MASK         0x7FFFUL
#define ALX_RXQ3_RXD_TIMER_SHIFT        16
/* 8bytes unit */
#define ALX_RXQ3_RXD_THRESH_MASK        0xFFFUL
#define ALX_RXQ3_RXD_THRESH_SHIFT       0

#define ALX_DMA                         0x15C0
#define ALX_DMA_SMB_NOW                 BIT(31)
#define ALX_DMA_WPEND_CLR               BIT(30)
#define ALX_DMA_RPEND_CLR               BIT(29)
#define ALX_DMA_WSRAM_RDCTRL            BIT(28)
#define ALX_DMA_RCHNL_SEL_MASK          0x3UL
#define ALX_DMA_RCHNL_SEL_SHIFT         26
#define ALX_DMA_RCHNL_SEL_1             0
#define ALX_DMA_RCHNL_SEL_2             1
#define ALX_DMA_RCHNL_SEL_3             2
#define ALX_DMA_RCHNL_SEL_4             3
#define ALX_DMA_SMB_EN                  BIT(21)
#define ALX_DMA_WDLY_CNT_MASK           0xFUL
#define ALX_DMA_WDLY_CNT_SHIFT          16
#define ALX_DMA_WDLY_CNT_DEF            4
#define ALX_DMA_RDLY_CNT_MASK           0x1FUL
#define ALX_DMA_RDLY_CNT_SHIFT          11
#define ALX_DMA_RDLY_CNT_DEF            15
/* bit10: 0:tpd with pri, 1: data */
#define ALX_DMA_RREQ_PRI_DATA           BIT(10)
#define ALX_DMA_WREQ_BLEN_MASK          0x7UL
#define ALX_DMA_WREQ_BLEN_SHIFT         7
#define ALX_DMA_RREQ_BLEN_MASK          0x7UL
#define ALX_DMA_RREQ_BLEN_SHIFT         4
#define ALX_DMA_PENDING_AUTO_RST        BIT(3)
#define ALX_DMA_RORDER_MODE_MASK        0x7UL
#define ALX_DMA_RORDER_MODE_SHIFT       0
#define ALX_DMA_RORDER_MODE_OUT         4
#define ALX_DMA_RORDER_MODE_ENHANCE     2
#define ALX_DMA_RORDER_MODE_IN          1

#define ALX_WOL0                        0x14A0
#define ALX_WOL0_PT7_MATCH              BIT(31)
#define ALX_WOL0_PT6_MATCH              BIT(30)
#define ALX_WOL0_PT5_MATCH              BIT(29)
#define ALX_WOL0_PT4_MATCH              BIT(28)
#define ALX_WOL0_PT3_MATCH              BIT(27)
#define ALX_WOL0_PT2_MATCH              BIT(26)
#define ALX_WOL0_PT1_MATCH              BIT(25)
#define ALX_WOL0_PT0_MATCH              BIT(24)
#define ALX_WOL0_PT7_EN                 BIT(23)
#define ALX_WOL0_PT6_EN                 BIT(22)
#define ALX_WOL0_PT5_EN                 BIT(21)
#define ALX_WOL0_PT4_EN                 BIT(20)
#define ALX_WOL0_PT3_EN                 BIT(19)
#define ALX_WOL0_PT2_EN                 BIT(18)
#define ALX_WOL0_PT1_EN                 BIT(17)
#define ALX_WOL0_PT0_EN                 BIT(16)
#define ALX_WOL0_IPV4_SYNC_EVT          BIT(14)
#define ALX_WOL0_IPV6_SYNC_EVT          BIT(13)
#define ALX_WOL0_LINK_EVT               BIT(10)
#define ALX_WOL0_MAGIC_EVT              BIT(9)
#define ALX_WOL0_PATTERN_EVT            BIT(8)
#define ALX_WOL0_SWOI_EVT               BIT(7)
#define ALX_WOL0_OOB_EN                 BIT(6)
#define ALX_WOL0_PME_LINK               BIT(5)
#define ALX_WOL0_LINK_EN                BIT(4)
#define ALX_WOL0_PME_MAGIC_EN           BIT(3)
#define ALX_WOL0_MAGIC_EN               BIT(2)
#define ALX_WOL0_PME_PATTERN_EN         BIT(1)
#define ALX_WOL0_PATTERN_EN             BIT(0)

#define ALX_WOL1                        0x14A4
#define ALX_WOL1_PT3_LEN_MASK           0xFFUL
#define ALX_WOL1_PT3_LEN_SHIFT          24
#define ALX_WOL1_PT2_LEN_MASK           0xFFUL
#define ALX_WOL1_PT2_LEN_SHIFT          16
#define ALX_WOL1_PT1_LEN_MASK           0xFFUL
#define ALX_WOL1_PT1_LEN_SHIFT          8
#define ALX_WOL1_PT0_LEN_MASK           0xFFUL
#define ALX_WOL1_PT0_LEN_SHIFT          0

#define ALX_WOL2                        0x14A8
#define ALX_WOL2_PT7_LEN_MASK           0xFFUL
#define ALX_WOL2_PT7_LEN_SHIFT          24
#define ALX_WOL2_PT6_LEN_MASK           0xFFUL
#define ALX_WOL2_PT6_LEN_SHIFT          16
#define ALX_WOL2_PT5_LEN_MASK           0xFFUL
#define ALX_WOL2_PT5_LEN_SHIFT          8
#define ALX_WOL2_PT4_LEN_MASK           0xFFUL
#define ALX_WOL2_PT4_LEN_SHIFT          0

#define ALX_RFD_PIDX                    0x15E0
#define ALX_RFD_PIDX_MASK               0xFFFUL
#define ALX_RFD_PIDX_SHIFT              0

#define ALX_RFD_CIDX                    0x15F8
#define ALX_RFD_CIDX_MASK               0xFFFUL
#define ALX_RFD_CIDX_SHIFT              0

/* MIB */
#define ALX_MIB_BASE                    0x1700
#define ALX_MIB_RX_OK                   (ALX_MIB_BASE + 0)
#define ALX_MIB_RX_BC                   (ALX_MIB_BASE + 4)
#define ALX_MIB_RX_MC                   (ALX_MIB_BASE + 8)
#define ALX_MIB_RX_PAUSE                (ALX_MIB_BASE + 12)
#define ALX_MIB_RX_CTRL                 (ALX_MIB_BASE + 16)
#define ALX_MIB_RX_FCS                  (ALX_MIB_BASE + 20)
#define ALX_MIB_RX_LENERR               (ALX_MIB_BASE + 24)
#define ALX_MIB_RX_BYTCNT               (ALX_MIB_BASE + 28)
#define ALX_MIB_RX_RUNT                 (ALX_MIB_BASE + 32)
#define ALX_MIB_RX_FRAGMENT             (ALX_MIB_BASE + 36)
#define ALX_MIB_RX_64B                  (ALX_MIB_BASE + 40)
#define ALX_MIB_RX_127B                 (ALX_MIB_BASE + 44)
#define ALX_MIB_RX_255B                 (ALX_MIB_BASE + 48)
#define ALX_MIB_RX_511B                 (ALX_MIB_BASE + 52)
#define ALX_MIB_RX_1023B                (ALX_MIB_BASE + 56)
#define ALX_MIB_RX_1518B                (ALX_MIB_BASE + 60)
#define ALX_MIB_RX_SZMAX                (ALX_MIB_BASE + 64)
#define ALX_MIB_RX_OVSZ                 (ALX_MIB_BASE + 68)
#define ALX_MIB_RXF_OV                  (ALX_MIB_BASE + 72)
#define ALX_MIB_RRD_OV                  (ALX_MIB_BASE + 76)
#define ALX_MIB_RX_ALIGN                (ALX_MIB_BASE + 80)
#define ALX_MIB_RX_BCCNT                (ALX_MIB_BASE + 84)
#define ALX_MIB_RX_MCCNT                (ALX_MIB_BASE + 88)
#define ALX_MIB_RX_ERRADDR              (ALX_MIB_BASE + 92)
#define ALX_MIB_TX_OK                   (ALX_MIB_BASE + 96)
#define ALX_MIB_TX_BC                   (ALX_MIB_BASE + 100)
#define ALX_MIB_TX_MC                   (ALX_MIB_BASE + 104)
#define ALX_MIB_TX_PAUSE                (ALX_MIB_BASE + 108)
#define ALX_MIB_TX_EXCDEFER             (ALX_MIB_BASE + 112)
#define ALX_MIB_TX_CTRL                 (ALX_MIB_BASE + 116)
#define ALX_MIB_TX_DEFER                (ALX_MIB_BASE + 120)
#define ALX_MIB_TX_BYTCNT               (ALX_MIB_BASE + 124)
#define ALX_MIB_TX_64B                  (ALX_MIB_BASE + 128)
#define ALX_MIB_TX_127B                 (ALX_MIB_BASE + 132)
#define ALX_MIB_TX_255B                 (ALX_MIB_BASE + 136)
#define ALX_MIB_TX_511B                 (ALX_MIB_BASE + 140)
#define ALX_MIB_TX_1023B                (ALX_MIB_BASE + 144)
#define ALX_MIB_TX_1518B                (ALX_MIB_BASE + 148)
#define ALX_MIB_TX_SZMAX                (ALX_MIB_BASE + 152)
#define ALX_MIB_TX_1COL                 (ALX_MIB_BASE + 156)
#define ALX_MIB_TX_2COL                 (ALX_MIB_BASE + 160)
#define ALX_MIB_TX_LATCOL               (ALX_MIB_BASE + 164)
#define ALX_MIB_TX_ABRTCOL              (ALX_MIB_BASE + 168)
#define ALX_MIB_TX_UNDRUN               (ALX_MIB_BASE + 172)
#define ALX_MIB_TX_TRDBEOP              (ALX_MIB_BASE + 176)
#define ALX_MIB_TX_LENERR               (ALX_MIB_BASE + 180)
#define ALX_MIB_TX_TRUNC                (ALX_MIB_BASE + 184)
#define ALX_MIB_TX_BCCNT                (ALX_MIB_BASE + 188)
#define ALX_MIB_TX_MCCNT                (ALX_MIB_BASE + 192)
#define ALX_MIB_UPDATE                  (ALX_MIB_BASE + 196)

#define ALX_RX_STATS_BIN	ALX_MIB_RX_OK
#define ALX_RX_STATS_END	ALX_MIB_RX_ERRADDR
#define ALX_TX_STATS_BIN	ALX_MIB_TX_OK
#define ALX_TX_STATS_END	ALX_MIB_TX_MCCNT

#define ALX_ISR                         0x1600
#define ALX_ISR_DIS                     BIT(31)
#define ALX_ISR_RX_Q7                   BIT(30)
#define ALX_ISR_RX_Q6                   BIT(29)
#define ALX_ISR_RX_Q5                   BIT(28)
#define ALX_ISR_RX_Q4                   BIT(27)
#define ALX_ISR_PCIE_LNKDOWN            BIT(26)
#define ALX_ISR_PCIE_CERR               BIT(25)
#define ALX_ISR_PCIE_NFERR              BIT(24)
#define ALX_ISR_PCIE_FERR               BIT(23)
#define ALX_ISR_PCIE_UR                 BIT(22)
#define ALX_ISR_MAC_TX                  BIT(21)
#define ALX_ISR_MAC_RX                  BIT(20)
#define ALX_ISR_RX_Q3                   BIT(19)
#define ALX_ISR_RX_Q2                   BIT(18)
#define ALX_ISR_RX_Q1                   BIT(17)
#define ALX_ISR_RX_Q0                   BIT(16)
#define ALX_ISR_TX_Q0                   BIT(15)
#define ALX_ISR_TXQ_TO                  BIT(14)
#define ALX_ISR_PHY_LPW                 BIT(13)
#define ALX_ISR_PHY                     BIT(12)
#define ALX_ISR_TX_CREDIT               BIT(11)
#define ALX_ISR_DMAW                    BIT(10)
#define ALX_ISR_DMAR                    BIT(9)
#define ALX_ISR_TXF_UR                  BIT(8)
#define ALX_ISR_TX_Q3                   BIT(7)
#define ALX_ISR_TX_Q2                   BIT(6)
#define ALX_ISR_TX_Q1                   BIT(5)
#define ALX_ISR_RFD_UR                  BIT(4)
#define ALX_ISR_RXF_OV                  BIT(3)
#define ALX_ISR_MANU                    BIT(2)
#define ALX_ISR_TIMER                   BIT(1)
#define ALX_ISR_SMB                     BIT(0)

#define ALX_IMR                         0x1604

/* re-send assert msg if SW no response */
#define ALX_INT_RETRIG                  0x1608
#define ALX_INT_RETRIG_TIMER_MASK       0xFFFFUL
#define ALX_INT_RETRIG_TIMER_SHIFT      0
/* 40ms */
#define ALX_INT_RETRIG_TO               20000

/* re-send deassert msg if SW no response */
#define ALX_INT_DEASST_TIMER            0x1614

/* reg1620 used for sleep status */
#define ALX_PATTERN_MASK                0x1620
#define ALX_PATTERN_MASK_LEN            128


#define ALX_FLT1_SRC_IP0                0x1A00
#define ALX_FLT1_SRC_IP1                0x1A04
#define ALX_FLT1_SRC_IP2                0x1A08
#define ALX_FLT1_SRC_IP3                0x1A0C
#define ALX_FLT1_DST_IP0                0x1A10
#define ALX_FLT1_DST_IP1                0x1A14
#define ALX_FLT1_DST_IP2                0x1A18
#define ALX_FLT1_DST_IP3                0x1A1C
#define ALX_FLT1_PORT                   0x1A20
#define ALX_FLT1_PORT_DST_MASK          0xFFFFUL
#define ALX_FLT1_PORT_DST_SHIFT         16
#define ALX_FLT1_PORT_SRC_MASK          0xFFFFUL
#define ALX_FLT1_PORT_SRC_SHIFT         0

#define ALX_FLT2_SRC_IP0                0x1A24
#define ALX_FLT2_SRC_IP1                0x1A28
#define ALX_FLT2_SRC_IP2                0x1A2C
#define ALX_FLT2_SRC_IP3                0x1A30
#define ALX_FLT2_DST_IP0                0x1A34
#define ALX_FLT2_DST_IP1                0x1A38
#define ALX_FLT2_DST_IP2                0x1A40
#define ALX_FLT2_DST_IP3                0x1A44
#define ALX_FLT2_PORT                   0x1A48
#define ALX_FLT2_PORT_DST_MASK          0xFFFFUL
#define ALX_FLT2_PORT_DST_SHIFT         16
#define ALX_FLT2_PORT_SRC_MASK          0xFFFFUL
#define ALX_FLT2_PORT_SRC_SHIFT         0

#define ALX_FLT3_SRC_IP0                0x1A4C
#define ALX_FLT3_SRC_IP1                0x1A50
#define ALX_FLT3_SRC_IP2                0x1A54
#define ALX_FLT3_SRC_IP3                0x1A58
#define ALX_FLT3_DST_IP0                0x1A5C
#define ALX_FLT3_DST_IP1                0x1A60
#define ALX_FLT3_DST_IP2                0x1A64
#define ALX_FLT3_DST_IP3                0x1A68
#define ALX_FLT3_PORT                   0x1A6C
#define ALX_FLT3_PORT_DST_MASK          0xFFFFUL
#define ALX_FLT3_PORT_DST_SHIFT         16
#define ALX_FLT3_PORT_SRC_MASK          0xFFFFUL
#define ALX_FLT3_PORT_SRC_SHIFT         0

#define ALX_FLT4_SRC_IP0                0x1A70
#define ALX_FLT4_SRC_IP1                0x1A74
#define ALX_FLT4_SRC_IP2                0x1A78
#define ALX_FLT4_SRC_IP3                0x1A7C
#define ALX_FLT4_DST_IP0                0x1A80
#define ALX_FLT4_DST_IP1                0x1A84
#define ALX_FLT4_DST_IP2                0x1A88
#define ALX_FLT4_DST_IP3                0x1A8C
#define ALX_FLT4_PORT                   0x1A90
#define ALX_FLT4_PORT_DST_MASK          0xFFFFUL
#define ALX_FLT4_PORT_DST_SHIFT         16
#define ALX_FLT4_PORT_SRC_MASK          0xFFFFUL
#define ALX_FLT4_PORT_SRC_SHIFT         0

#define ALX_FLT5_SRC_IP0                0x1A94
#define ALX_FLT5_SRC_IP1                0x1A98
#define ALX_FLT5_SRC_IP2                0x1A9C
#define ALX_FLT5_SRC_IP3                0x1AA0
#define ALX_FLT5_DST_IP0                0x1AA4
#define ALX_FLT5_DST_IP1                0x1AA8
#define ALX_FLT5_DST_IP2                0x1AAC
#define ALX_FLT5_DST_IP3                0x1AB0
#define ALX_FLT5_PORT                   0x1AB4
#define ALX_FLT5_PORT_DST_MASK          0xFFFFUL
#define ALX_FLT5_PORT_DST_SHIFT         16
#define ALX_FLT5_PORT_SRC_MASK          0xFFFFUL
#define ALX_FLT5_PORT_SRC_SHIFT         0

#define ALX_FLT6_SRC_IP0                0x1AB8
#define ALX_FLT6_SRC_IP1                0x1ABC
#define ALX_FLT6_SRC_IP2                0x1AC0
#define ALX_FLT6_SRC_IP3                0x1AC8
#define ALX_FLT6_DST_IP0                0x1620
#define ALX_FLT6_DST_IP1                0x1624
#define ALX_FLT6_DST_IP2                0x1628
#define ALX_FLT6_DST_IP3                0x162C
#define ALX_FLT6_PORT                   0x1630
#define ALX_FLT6_PORT_DST_MASK          0xFFFFUL
#define ALX_FLT6_PORT_DST_SHIFT         16
#define ALX_FLT6_PORT_SRC_MASK          0xFFFFUL
#define ALX_FLT6_PORT_SRC_SHIFT         0

#define ALX_FLTCTRL                     0x1634
#define ALX_FLTCTRL_PSTHR_TIMER_MASK    0xFFUL
#define ALX_FLTCTRL_PSTHR_TIMER_SHIFT   24
#define ALX_FLTCTRL_CHK_DSTPRT6         BIT(23)
#define ALX_FLTCTRL_CHK_SRCPRT6         BIT(22)
#define ALX_FLTCTRL_CHK_DSTIP6          BIT(21)
#define ALX_FLTCTRL_CHK_SRCIP6          BIT(20)
#define ALX_FLTCTRL_CHK_DSTPRT5         BIT(19)
#define ALX_FLTCTRL_CHK_SRCPRT5         BIT(18)
#define ALX_FLTCTRL_CHK_DSTIP5          BIT(17)
#define ALX_FLTCTRL_CHK_SRCIP5          BIT(16)
#define ALX_FLTCTRL_CHK_DSTPRT4         BIT(15)
#define ALX_FLTCTRL_CHK_SRCPRT4         BIT(14)
#define ALX_FLTCTRL_CHK_DSTIP4          BIT(13)
#define ALX_FLTCTRL_CHK_SRCIP4          BIT(12)
#define ALX_FLTCTRL_CHK_DSTPRT3         BIT(11)
#define ALX_FLTCTRL_CHK_SRCPRT3         BIT(10)
#define ALX_FLTCTRL_CHK_DSTIP3          BIT(9)
#define ALX_FLTCTRL_CHK_SRCIP3          BIT(8)
#define ALX_FLTCTRL_CHK_DSTPRT2         BIT(7)
#define ALX_FLTCTRL_CHK_SRCPRT2         BIT(6)
#define ALX_FLTCTRL_CHK_DSTIP2          BIT(5)
#define ALX_FLTCTRL_CHK_SRCIP2          BIT(4)
#define ALX_FLTCTRL_CHK_DSTPRT1         BIT(3)
#define ALX_FLTCTRL_CHK_SRCPRT1         BIT(2)
#define ALX_FLTCTRL_CHK_DSTIP1          BIT(1)
#define ALX_FLTCTRL_CHK_SRCIP1          BIT(0)

#define ALX_DROP_ALG1                   0x1638
#define ALX_DROP_ALG1_BWCHGVAL_MASK     0xFFFFFUL
#define ALX_DROP_ALG1_BWCHGVAL_SHIFT    12
/* bit11:  0:3.125%, 1:6.25% */
#define ALX_DROP_ALG1_BWCHGSCL_6        BIT(11)
#define ALX_DROP_ALG1_ASUR_LWQ_EN       BIT(10)
#define ALX_DROP_ALG1_BWCHGVAL_EN       BIT(9)
#define ALX_DROP_ALG1_BWCHGSCL_EN       BIT(8)
#define ALX_DROP_ALG1_PSTHR_AUTO        BIT(7)
#define ALX_DROP_ALG1_MIN_PSTHR_MASK    0x3UL
#define ALX_DROP_ALG1_MIN_PSTHR_SHIFT   5
#define ALX_DROP_ALG1_MIN_PSTHR_1_16    0
#define ALX_DROP_ALG1_MIN_PSTHR_1_8     1
#define ALX_DROP_ALG1_MIN_PSTHR_1_4     2
#define ALX_DROP_ALG1_MIN_PSTHR_1_2     3
#define ALX_DROP_ALG1_PSCL_MASK         0x3UL
#define ALX_DROP_ALG1_PSCL_SHIFT        3
#define ALX_DROP_ALG1_PSCL_1_4          0
#define ALX_DROP_ALG1_PSCL_1_8          1
#define ALX_DROP_ALG1_PSCL_1_16         2
#define ALX_DROP_ALG1_PSCL_1_32         3
#define ALX_DROP_ALG1_TIMESLOT_MASK     0x7UL
#define ALX_DROP_ALG1_TIMESLOT_SHIFT    0
#define ALX_DROP_ALG1_TIMESLOT_4MS      0
#define ALX_DROP_ALG1_TIMESLOT_8MS      1
#define ALX_DROP_ALG1_TIMESLOT_16MS     2
#define ALX_DROP_ALG1_TIMESLOT_32MS     3
#define ALX_DROP_ALG1_TIMESLOT_64MS     4
#define ALX_DROP_ALG1_TIMESLOT_128MS    5
#define ALX_DROP_ALG1_TIMESLOT_256MS    6
#define ALX_DROP_ALG1_TIMESLOT_512MS    7

#define ALX_DROP_ALG2                   0x163C
#define ALX_DROP_ALG2_SMPLTIME_MASK     0xFUL
#define ALX_DROP_ALG2_SMPLTIME_SHIFT    24
#define ALX_DROP_ALG2_LWQBW_MASK        0xFFFFFFUL
#define ALX_DROP_ALG2_LWQBW_SHIFT       0

#define ALX_SMB_TIMER                   0x15C4

#define ALX_TINT_TPD_THRSHLD            0x15C8

#define ALX_TINT_TIMER                  0x15CC

#define ALX_CLK_GATE                    0x1814
/* bit[8:6]: for B0+ */
#define ALX_CLK_GATE_125M_SW_DIS_CR     BIT(8)
#define ALX_CLK_GATE_125M_SW_AZ         BIT(7)
#define ALX_CLK_GATE_125M_SW_IDLE       BIT(6)
#define ALX_CLK_GATE_RXMAC              BIT(5)
#define ALX_CLK_GATE_TXMAC              BIT(4)
#define ALX_CLK_GATE_RXQ                BIT(3)
#define ALX_CLK_GATE_TXQ                BIT(2)
#define ALX_CLK_GATE_DMAR               BIT(1)
#define ALX_CLK_GATE_DMAW               BIT(0)
#define ALX_CLK_GATE_ALL_A0         (\
	ALX_CLK_GATE_RXMAC          |\
	ALX_CLK_GATE_TXMAC          |\
	ALX_CLK_GATE_RXQ            |\
	ALX_CLK_GATE_TXQ            |\
	ALX_CLK_GATE_DMAR           |\
	ALX_CLK_GATE_DMAW)
#define ALX_CLK_GATE_ALL_B0         (\
	ALX_CLK_GATE_ALL_A0)

/* PORST affect */
#define ALX_BTROM_CFG                   0x1800

/* interop between drivers */
#define ALX_DRV                         0x1804
#define ALX_DRV_PHY_AUTO                BIT(28)
#define ALX_DRV_PHY_1000                BIT(27)
#define ALX_DRV_PHY_100                 BIT(26)
#define ALX_DRV_PHY_10                  BIT(25)
#define ALX_DRV_PHY_DUPLEX              BIT(24)
/* bit23: adv Pause */
#define ALX_DRV_PHY_PAUSE		BIT(23)
/* bit22: adv Asym Pause */
#define ALX_DRV_PHY_APAUSE              BIT(22)
/* bit21: 1:en AZ */
#define ALX_DRV_PHY_EEE			BIT(21)
#define ALX_DRV_PHY_MASK                0xFFUL
#define ALX_DRV_PHY_SHIFT               21
#define ALX_DRV_PHY_UNKNOWN             0
#define ALX_DRV_DISABLE                 BIT(18)
#define ALX_DRV_WOLS5_EN                BIT(17)
#define ALX_DRV_WOLS5_BIOS_EN           BIT(16)
#define ALX_DRV_AZ_EN                   BIT(12)
#define ALX_DRV_WOLPATTERN_EN           BIT(11)
#define ALX_DRV_WOLLINKUP_EN            BIT(10)
#define ALX_DRV_WOLMAGIC_EN             BIT(9)
#define ALX_DRV_WOLCAP_BIOS_EN          BIT(8)
#define ALX_DRV_ASPM_SPD1000LMT_MASK    0x3UL
#define ALX_DRV_ASPM_SPD1000LMT_SHIFT   4
#define ALX_DRV_ASPM_SPD1000LMT_100M    0
#define ALX_DRV_ASPM_SPD1000LMT_NO      1
#define ALX_DRV_ASPM_SPD1000LMT_1M      2
#define ALX_DRV_ASPM_SPD1000LMT_10M     3
#define ALX_DRV_ASPM_SPD100LMT_MASK     0x3UL
#define ALX_DRV_ASPM_SPD100LMT_SHIFT    2
#define ALX_DRV_ASPM_SPD100LMT_1M       0
#define ALX_DRV_ASPM_SPD100LMT_10M      1
#define ALX_DRV_ASPM_SPD100LMT_100M     2
#define ALX_DRV_ASPM_SPD100LMT_NO       3
#define ALX_DRV_ASPM_SPD10LMT_MASK      0x3UL
#define ALX_DRV_ASPM_SPD10LMT_SHIFT     0
#define ALX_DRV_ASPM_SPD10LMT_1M        0
#define ALX_DRV_ASPM_SPD10LMT_10M       1
#define ALX_DRV_ASPM_SPD10LMT_100M      2
#define ALX_DRV_ASPM_SPD10LMT_NO        3

/* flag of phy inited */
#define ALX_PHY_INITED           0x003F

/* PERST affect */
#define ALX_DRV_ERR1                    0x1808
#define ALX_DRV_ERR1_GEN                BIT(31)
#define ALX_DRV_ERR1_NOR                BIT(30)
#define ALX_DRV_ERR1_TRUNC              BIT(29)
#define ALX_DRV_ERR1_RES                BIT(28)
#define ALX_DRV_ERR1_INTFATAL           BIT(27)
#define ALX_DRV_ERR1_TXQPEND            BIT(26)
#define ALX_DRV_ERR1_DMAW               BIT(25)
#define ALX_DRV_ERR1_DMAR               BIT(24)
#define ALX_DRV_ERR1_PCIELNKDWN         BIT(23)
#define ALX_DRV_ERR1_PKTSIZE            BIT(22)
#define ALX_DRV_ERR1_FIFOFUL            BIT(21)
#define ALX_DRV_ERR1_RFDUR              BIT(20)
#define ALX_DRV_ERR1_RRDSI              BIT(19)
#define ALX_DRV_ERR1_UPDATE             BIT(18)

#define ALX_DRV_ERR2                    0x180C

#define ALX_DBG_ADDR                    0x1900
#define ALX_DBG_DATA                    0x1904

#define ALX_SYNC_IPV4_SA                0x1A00
#define ALX_SYNC_IPV4_DA                0x1A04

#define ALX_SYNC_V4PORT                 0x1A08
#define ALX_SYNC_V4PORT_DST_MASK        0xFFFFUL
#define ALX_SYNC_V4PORT_DST_SHIFT       16
#define ALX_SYNC_V4PORT_SRC_MASK        0xFFFFUL
#define ALX_SYNC_V4PORT_SRC_SHIFT       0

#define ALX_SYNC_IPV6_SA0               0x1A0C
#define ALX_SYNC_IPV6_SA1               0x1A10
#define ALX_SYNC_IPV6_SA2               0x1A14
#define ALX_SYNC_IPV6_SA3               0x1A18
#define ALX_SYNC_IPV6_DA0               0x1A1C
#define ALX_SYNC_IPV6_DA1               0x1A20
#define ALX_SYNC_IPV6_DA2               0x1A24
#define ALX_SYNC_IPV6_DA3               0x1A28

#define ALX_SYNC_V6PORT                 0x1A2C
#define ALX_SYNC_V6PORT_DST_MASK        0xFFFFUL
#define ALX_SYNC_V6PORT_DST_SHIFT       16
#define ALX_SYNC_V6PORT_SRC_MASK        0xFFFFUL
#define ALX_SYNC_V6PORT_SRC_SHIFT       0

#define ALX_ARP_REMOTE_IPV4             0x1A30
#define ALX_ARP_HOST_IPV4               0x1A34
#define ALX_ARP_MAC0                    0x1A38
#define ALX_ARP_MAC1                    0x1A3C

#define ALX_1ST_REMOTE_IPV6_0           0x1A40
#define ALX_1ST_REMOTE_IPV6_1           0x1A44
#define ALX_1ST_REMOTE_IPV6_2           0x1A48
#define ALX_1ST_REMOTE_IPV6_3           0x1A4C

#define ALX_1ST_SN_IPV6_0               0x1A50
#define ALX_1ST_SN_IPV6_1               0x1A54
#define ALX_1ST_SN_IPV6_2               0x1A58
#define ALX_1ST_SN_IPV6_3               0x1A5C

#define ALX_1ST_TAR_IPV6_1_0            0x1A60
#define ALX_1ST_TAR_IPV6_1_1            0x1A64
#define ALX_1ST_TAR_IPV6_1_2            0x1A68
#define ALX_1ST_TAR_IPV6_1_3            0x1A6C
#define ALX_1ST_TAR_IPV6_2_0            0x1A70
#define ALX_1ST_TAR_IPV6_2_1            0x1A74
#define ALX_1ST_TAR_IPV6_2_2            0x1A78
#define ALX_1ST_TAR_IPV6_2_3            0x1A7C

#define ALX_2ND_REMOTE_IPV6_0           0x1A80
#define ALX_2ND_REMOTE_IPV6_1           0x1A84
#define ALX_2ND_REMOTE_IPV6_2           0x1A88
#define ALX_2ND_REMOTE_IPV6_3           0x1A8C

#define ALX_2ND_SN_IPV6_0               0x1A90
#define ALX_2ND_SN_IPV6_1               0x1A94
#define ALX_2ND_SN_IPV6_2               0x1A98
#define ALX_2ND_SN_IPV6_3               0x1A9C

#define ALX_2ND_TAR_IPV6_1_0            0x1AA0
#define ALX_2ND_TAR_IPV6_1_1            0x1AA4
#define ALX_2ND_TAR_IPV6_1_2            0x1AA8
#define ALX_2ND_TAR_IPV6_1_3            0x1AAC
#define ALX_2ND_TAR_IPV6_2_0            0x1AB0
#define ALX_2ND_TAR_IPV6_2_1            0x1AB4
#define ALX_2ND_TAR_IPV6_2_2            0x1AB8
#define ALX_2ND_TAR_IPV6_2_3            0x1ABC

#define ALX_1ST_NS_MAC0                 0x1AC0
#define ALX_1ST_NS_MAC1                 0x1AC4

#define ALX_2ND_NS_MAC0                 0x1AC8
#define ALX_2ND_NS_MAC1                 0x1ACC

#define ALX_PMOFLD                      0x144C
/* bit[11:10]: for B0+ */
#define ALX_PMOFLD_ECMA_IGNR_FRG_SSSR   BIT(11)
#define ALX_PMOFLD_ARP_CNFLCT_WAKEUP    BIT(10)
#define ALX_PMOFLD_MULTI_SOLD           BIT(9)
#define ALX_PMOFLD_ICMP_XSUM            BIT(8)
#define ALX_PMOFLD_GARP_REPLY           BIT(7)
#define ALX_PMOFLD_SYNCV6_ANY           BIT(6)
#define ALX_PMOFLD_SYNCV4_ANY           BIT(5)
#define ALX_PMOFLD_BY_HW                BIT(4)
#define ALX_PMOFLD_NS_EN                BIT(3)
#define ALX_PMOFLD_ARP_EN               BIT(2)
#define ALX_PMOFLD_SYNCV6_EN            BIT(1)
#define ALX_PMOFLD_SYNCV4_EN            BIT(0)

/* reg 1830 ~ 186C for C0+, 16 bit map patterns and wake packet detection */
#define ALX_WOL_CTRL2			0x1830
#define ALX_WOL_CTRL2_DATA_STORE	BIT(3)
#define ALX_WOL_CTRL2_PTRN_EVT		BIT(2)
#define ALX_WOL_CTRL2_PME_PTRN_EN	BIT(1)
#define ALX_WOL_CTRL2_PTRN_EN		BIT(0)

#define ALX_WOL_CTRL3			0x1834
#define ALX_WOL_CTRL3_PTRN_ADDR_MASK	0xFFFFFUL
#define ALX_WOL_CTRL3_PTRN_ADDR_SHIFT	0

#define ALX_WOL_CTRL4			0x1838
#define ALX_WOL_CTRL4_PT15_MATCH	BIT(31)
#define ALX_WOL_CTRL4_PT14_MATCH	BIT(30)
#define ALX_WOL_CTRL4_PT13_MATCH	BIT(29)
#define ALX_WOL_CTRL4_PT12_MATCH	BIT(28)
#define ALX_WOL_CTRL4_PT11_MATCH	BIT(27)
#define ALX_WOL_CTRL4_PT10_MATCH	BIT(26)
#define ALX_WOL_CTRL4_PT9_MATCH		BIT(25)
#define ALX_WOL_CTRL4_PT8_MATCH		BIT(24)
#define ALX_WOL_CTRL4_PT7_MATCH		BIT(23)
#define ALX_WOL_CTRL4_PT6_MATCH		BIT(22)
#define ALX_WOL_CTRL4_PT5_MATCH		BIT(21)
#define ALX_WOL_CTRL4_PT4_MATCH		BIT(20)
#define ALX_WOL_CTRL4_PT3_MATCH		BIT(19)
#define ALX_WOL_CTRL4_PT2_MATCH		BIT(18)
#define ALX_WOL_CTRL4_PT1_MATCH		BIT(17)
#define ALX_WOL_CTRL4_PT0_MATCH		BIT(16)
#define ALX_WOL_CTRL4_PT15_EN		BIT(15)
#define ALX_WOL_CTRL4_PT14_EN		BIT(14)
#define ALX_WOL_CTRL4_PT13_EN		BIT(13)
#define ALX_WOL_CTRL4_PT12_EN		BIT(12)
#define ALX_WOL_CTRL4_PT11_EN		BIT(11)
#define ALX_WOL_CTRL4_PT10_EN		BIT(10)
#define ALX_WOL_CTRL4_PT9_EN		BIT(9)
#define ALX_WOL_CTRL4_PT8_EN		BIT(8)
#define ALX_WOL_CTRL4_PT7_EN		BIT(7)
#define ALX_WOL_CTRL4_PT6_EN		BIT(6)
#define ALX_WOL_CTRL4_PT5_EN		BIT(5)
#define ALX_WOL_CTRL4_PT4_EN		BIT(4)
#define ALX_WOL_CTRL4_PT3_EN		BIT(3)
#define ALX_WOL_CTRL4_PT2_EN		BIT(2)
#define ALX_WOL_CTRL4_PT1_EN		BIT(1)
#define ALX_WOL_CTRL4_PT0_EN		BIT(0)

#define ALX_WOL_CTRL5			0x183C
#define ALX_WOL_CTRL5_PT3_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT3_LEN_SHIFT	24
#define ALX_WOL_CTRL5_PT2_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT2_LEN_SHIFT	16
#define ALX_WOL_CTRL5_PT1_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT1_LEN_SHIFT	8
#define ALX_WOL_CTRL5_PT0_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT0_LEN_SHIFT	0

#define ALX_WOL_CTRL6			0x1840
#define ALX_WOL_CTRL5_PT7_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT7_LEN_SHIFT	24
#define ALX_WOL_CTRL5_PT6_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT6_LEN_SHIFT	16
#define ALX_WOL_CTRL5_PT5_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT5_LEN_SHIFT	8
#define ALX_WOL_CTRL5_PT4_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT4_LEN_SHIFT	0

#define ALX_WOL_CTRL7			0x1844
#define ALX_WOL_CTRL5_PT11_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT11_LEN_SHIFT	24
#define ALX_WOL_CTRL5_PT10_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT10_LEN_SHIFT	16
#define ALX_WOL_CTRL5_PT9_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT9_LEN_SHIFT	8
#define ALX_WOL_CTRL5_PT8_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT8_LEN_SHIFT	0

#define ALX_WOL_CTRL8			0x1848
#define ALX_WOL_CTRL5_PT15_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT15_LEN_SHIFT	24
#define ALX_WOL_CTRL5_PT14_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT14_LEN_SHIFT	16
#define ALX_WOL_CTRL5_PT13_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT13_LEN_SHIFT	8
#define ALX_WOL_CTRL5_PT12_LEN_MASK	0xFFUL
#define ALX_WOL_CTRL5_PT12_LEN_SHIFT	0

#define ALX_ACER_FIXED_PTN0		0x1850
#define ALX_ACER_FIXED_PTN0_MASK	0xFFFFFFFFUL
#define ALX_ACER_FIXED_PTN0_SHIFT	0

#define ALX_ACER_FIXED_PTN1		0x1854
#define ALX_ACER_FIXED_PTN1_MASK	0xFFFFUL
#define ALX_ACER_FIXED_PTN1_SHIFT	0

#define ALX_ACER_RANDOM_NUM0		0x1858
#define ALX_ACER_RANDOM_NUM0_MASK	0xFFFFFFFFUL
#define ALX_ACER_RANDOM_NUM0_SHIFT	0

#define ALX_ACER_RANDOM_NUM1		0x185C
#define ALX_ACER_RANDOM_NUM1_MASK	0xFFFFFFFFUL
#define ALX_ACER_RANDOM_NUM1_SHIFT	0

#define ALX_ACER_RANDOM_NUM2		0x1860
#define ALX_ACER_RANDOM_NUM2_MASK	0xFFFFFFFFUL
#define ALX_ACER_RANDOM_NUM2_SHIFT	0

#define ALX_ACER_RANDOM_NUM3		0x1864
#define ALX_ACER_RANDOM_NUM3_MASK	0xFFFFFFFFUL
#define ALX_ACER_RANDOM_NUM3_SHIFT	0

#define ALX_ACER_MAGIC			0x1868
#define ALX_ACER_MAGIC_EN		BIT(31)
#define ALX_ACER_MAGIC_PME_EN		BIT(30)
#define ALX_ACER_MAGIC_MATCH		BIT(29)
#define ALX_ACER_MAGIC_FF_CHECK		BIT(10)
#define ALX_ACER_MAGIC_RAN_LEN_MASK	0x1FUL
#define ALX_ACER_MAGIC_RAN_LEN_SHIFT	5
#define ALX_ACER_MAGIC_FIX_LEN_MASK	0x1FUL
#define ALX_ACER_MAGIC_FIX_LEN_SHIFT	0

#define ALX_ACER_TIMER			0x186C
#define ALX_ACER_TIMER_EN		BIT(31)
#define ALX_ACER_TIMER_PME_EN		BIT(30)
#define ALX_ACER_TIMER_MATCH		BIT(29)
#define ALX_ACER_TIMER_THRES_MASK	0x1FFFFUL
#define ALX_ACER_TIMER_THRES_SHIFT	0
#define ALX_ACER_TIMER_THRES_DEF	1

/* RSS definitions */
#define ALX_RSS_KEY0			0x14B0
#define ALX_RSS_KEY1			0x14B4
#define ALX_RSS_KEY2			0x14B8
#define ALX_RSS_KEY3			0x14BC
#define ALX_RSS_KEY4			0x14C0
#define ALX_RSS_KEY5			0x14C4
#define ALX_RSS_KEY6			0x14C8
#define ALX_RSS_KEY7			0x14CC
#define ALX_RSS_KEY8			0x14D0
#define ALX_RSS_KEY9			0x14D4

#define ALX_RSS_IDT_TBL0                0x1B00
#define ALX_RSS_IDT_TBL1                0x1B04
#define ALX_RSS_IDT_TBL2                0x1B08
#define ALX_RSS_IDT_TBL3                0x1B0C
#define ALX_RSS_IDT_TBL4                0x1B10
#define ALX_RSS_IDT_TBL5                0x1B14
#define ALX_RSS_IDT_TBL6                0x1B18
#define ALX_RSS_IDT_TBL7                0x1B1C
#define ALX_RSS_IDT_TBL8                0x1B20
#define ALX_RSS_IDT_TBL9                0x1B24
#define ALX_RSS_IDT_TBL10               0x1B28
#define ALX_RSS_IDT_TBL11               0x1B2C
#define ALX_RSS_IDT_TBL12               0x1B30
#define ALX_RSS_IDT_TBL13               0x1B34
#define ALX_RSS_IDT_TBL14               0x1B38
#define ALX_RSS_IDT_TBL15               0x1B3C
#define ALX_RSS_IDT_TBL16               0x1B40
#define ALX_RSS_IDT_TBL17               0x1B44
#define ALX_RSS_IDT_TBL18               0x1B48
#define ALX_RSS_IDT_TBL19               0x1B4C
#define ALX_RSS_IDT_TBL20               0x1B50
#define ALX_RSS_IDT_TBL21               0x1B54
#define ALX_RSS_IDT_TBL22               0x1B58
#define ALX_RSS_IDT_TBL23               0x1B5C
#define ALX_RSS_IDT_TBL24               0x1B60
#define ALX_RSS_IDT_TBL25               0x1B64
#define ALX_RSS_IDT_TBL26               0x1B68
#define ALX_RSS_IDT_TBL27               0x1B6C
#define ALX_RSS_IDT_TBL28               0x1B70
#define ALX_RSS_IDT_TBL29               0x1B74
#define ALX_RSS_IDT_TBL30               0x1B78
#define ALX_RSS_IDT_TBL31               0x1B7C

#define ALX_RSS_HASH_VAL                0x15B0
#define ALX_RSS_HASH_FLAG               0x15B4

#define ALX_RSS_BASE_CPU_NUM            0x15B8

#define ALX_MSI_MAP_TBL1                0x15D0
#define ALX_MSI_MAP_TBL1_ALERT_MASK     0xFUL
#define ALX_MSI_MAP_TBL1_ALERT_SHIFT    28
#define ALX_MSI_MAP_TBL1_TIMER_MASK     0xFUL
#define ALX_MSI_MAP_TBL1_TIMER_SHIFT    24
#define ALX_MSI_MAP_TBL1_TXQ1_MASK      0xFUL
#define ALX_MSI_MAP_TBL1_TXQ1_SHIFT     20
#define ALX_MSI_MAP_TBL1_TXQ0_MASK      0xFUL
#define ALX_MSI_MAP_TBL1_TXQ0_SHIFT     16
#define ALX_MSI_MAP_TBL1_RXQ3_MASK      0xFUL
#define ALX_MSI_MAP_TBL1_RXQ3_SHIFT     12
#define ALX_MSI_MAP_TBL1_RXQ2_MASK      0xFUL
#define ALX_MSI_MAP_TBL1_RXQ2_SHIFT     8
#define ALX_MSI_MAP_TBL1_RXQ1_MASK      0xFUL
#define ALX_MSI_MAP_TBL1_RXQ1_SHIFT     4
#define ALX_MSI_MAP_TBL1_RXQ0_MASK      0xFUL
#define ALX_MSI_MAP_TBL1_RXQ0_SHIFT     0

#define ALX_MSI_MAP_TBL2                0x15D8
#define ALX_MSI_MAP_TBL2_PHY_MASK       0xFUL
#define ALX_MSI_MAP_TBL2_PHY_SHIFT      28
#define ALX_MSI_MAP_TBL2_SMB_MASK       0xFUL
#define ALX_MSI_MAP_TBL2_SMB_SHIFT      24
#define ALX_MSI_MAP_TBL2_TXQ3_MASK      0xFUL
#define ALX_MSI_MAP_TBL2_TXQ3_SHIFT     20
#define ALX_MSI_MAP_TBL2_TXQ2_MASK      0xFUL
#define ALX_MSI_MAP_TBL2_TXQ2_SHIFT     16
#define ALX_MSI_MAP_TBL2_RXQ7_MASK      0xFUL
#define ALX_MSI_MAP_TBL2_RXQ7_SHIFT     12
#define ALX_MSI_MAP_TBL2_RXQ6_MASK      0xFUL
#define ALX_MSI_MAP_TBL2_RXQ6_SHIFT     8
#define ALX_MSI_MAP_TBL2_RXQ5_MASK      0xFUL
#define ALX_MSI_MAP_TBL2_RXQ5_SHIFT     4
#define ALX_MSI_MAP_TBL2_RXQ4_MASK      0xFUL
#define ALX_MSI_MAP_TBL2_RXQ4_SHIFT     0

#define ALX_MSI_ID_MAP                  0x15D4
#define ALX_MSI_ID_MAP_RXQ7             BIT(30)
#define ALX_MSI_ID_MAP_RXQ6             BIT(29)
#define ALX_MSI_ID_MAP_RXQ5             BIT(28)
#define ALX_MSI_ID_MAP_RXQ4             BIT(27)
/* bit26: 0:common,1:timer */
#define ALX_MSI_ID_MAP_PCIELNKDW        BIT(26)
#define ALX_MSI_ID_MAP_PCIECERR         BIT(25)
#define ALX_MSI_ID_MAP_PCIENFERR        BIT(24)
#define ALX_MSI_ID_MAP_PCIEFERR         BIT(23)
#define ALX_MSI_ID_MAP_PCIEUR           BIT(22)
#define ALX_MSI_ID_MAP_MACTX            BIT(21)
#define ALX_MSI_ID_MAP_MACRX            BIT(20)
#define ALX_MSI_ID_MAP_RXQ3             BIT(19)
#define ALX_MSI_ID_MAP_RXQ2             BIT(18)
#define ALX_MSI_ID_MAP_RXQ1             BIT(17)
#define ALX_MSI_ID_MAP_RXQ0             BIT(16)
#define ALX_MSI_ID_MAP_TXQ0             BIT(15)
#define ALX_MSI_ID_MAP_TXQTO            BIT(14)
#define ALX_MSI_ID_MAP_LPW              BIT(13)
#define ALX_MSI_ID_MAP_PHY              BIT(12)
#define ALX_MSI_ID_MAP_TXCREDIT         BIT(11)
#define ALX_MSI_ID_MAP_DMAW             BIT(10)
#define ALX_MSI_ID_MAP_DMAR             BIT(9)
#define ALX_MSI_ID_MAP_TXFUR            BIT(8)
#define ALX_MSI_ID_MAP_TXQ3             BIT(7)
#define ALX_MSI_ID_MAP_TXQ2             BIT(6)
#define ALX_MSI_ID_MAP_TXQ1             BIT(5)
#define ALX_MSI_ID_MAP_RFDUR            BIT(4)
#define ALX_MSI_ID_MAP_RXFOV            BIT(3)
#define ALX_MSI_ID_MAP_MANU             BIT(2)
#define ALX_MSI_ID_MAP_TIMER            BIT(1)
#define ALX_MSI_ID_MAP_SMB              BIT(0)

#define ALX_MSI_RETRANS_TIMER           0x1920
/* bit16: 1:line,0:standard */
#define ALX_MSI_MASK_SEL_LINE           BIT(16)
#define ALX_MSI_RETRANS_TM_MASK         0xFFFFUL
#define ALX_MSI_RETRANS_TM_SHIFT        0

#define ALX_CR_DMA_CTRL                 0x1930
#define ALX_CR_DMA_CTRL_PRI             BIT(22)
#define ALX_CR_DMA_CTRL_RRDRXD_JOINT    BIT(21)
#define ALX_CR_DMA_CTRL_BWCREDIT_MASK   0x3UL
#define ALX_CR_DMA_CTRL_BWCREDIT_SHIFT  19
#define ALX_CR_DMA_CTRL_BWCREDIT_2KB    0
#define ALX_CR_DMA_CTRL_BWCREDIT_1KB    1
#define ALX_CR_DMA_CTRL_BWCREDIT_4KB    2
#define ALX_CR_DMA_CTRL_BWCREDIT_8KB    3
#define ALX_CR_DMA_CTRL_BW_EN           BIT(18)
#define ALX_CR_DMA_CTRL_BW_RATIO_MASK   0x3UL
#define ALX_CR_DMA_CTRL_BW_RATIO_1_2    0
#define ALX_CR_DMA_CTRL_BW_RATIO_1_4    1
#define ALX_CR_DMA_CTRL_BW_RATIO_1_8    2
#define ALX_CR_DMA_CTRL_BW_RATIO_2_1    3
#define ALX_CR_DMA_CTRL_SOFT_RST        BIT(11)
#define ALX_CR_DMA_CTRL_TXEARLY_EN      BIT(10)
#define ALX_CR_DMA_CTRL_RXEARLY_EN      BIT(9)
#define ALX_CR_DMA_CTRL_WEARLY_EN       BIT(8)
#define ALX_CR_DMA_CTRL_RXTH_MASK       0xFUL
#define ALX_CR_DMA_CTRL_WTH_MASK        0xFUL


#define ALX_EFUSE_BIST                  0x1934
#define ALX_EFUSE_BIST_COL_MASK         0x3FUL
#define ALX_EFUSE_BIST_COL_SHIFT        24
#define ALX_EFUSE_BIST_ROW_MASK         0x7FUL
#define ALX_EFUSE_BIST_ROW_SHIFT        12
#define ALX_EFUSE_BIST_STEP_MASK        0xFUL
#define ALX_EFUSE_BIST_STEP_SHIFT       8
#define ALX_EFUSE_BIST_PAT_MASK         0x7UL
#define ALX_EFUSE_BIST_PAT_SHIFT        4
#define ALX_EFUSE_BIST_CRITICAL         BIT(3)
#define ALX_EFUSE_BIST_FIXED            BIT(2)
#define ALX_EFUSE_BIST_FAIL             BIT(1)
#define ALX_EFUSE_BIST_NOW              BIT(0)

/* CR DMA ctrl */

/* TX QoS */
#define ALX_WRR                         0x1938
#define ALX_WRR_PRI_MASK                0x3UL
#define ALX_WRR_PRI_SHIFT               29
#define ALX_WRR_PRI_RESTRICT_ALL        0
#define ALX_WRR_PRI_RESTRICT_HI         1
#define ALX_WRR_PRI_RESTRICT_HI2        2
#define ALX_WRR_PRI_RESTRICT_NONE       3
#define ALX_WRR_PRI3_MASK               0x1FUL
#define ALX_WRR_PRI3_SHIFT              24
#define ALX_WRR_PRI2_MASK               0x1FUL
#define ALX_WRR_PRI2_SHIFT              16
#define ALX_WRR_PRI1_MASK               0x1FUL
#define ALX_WRR_PRI1_SHIFT              8
#define ALX_WRR_PRI0_MASK               0x1FUL
#define ALX_WRR_PRI0_SHIFT              0

#define ALX_HQTPD                       0x193C
#define ALX_HQTPD_BURST_EN              BIT(31)
#define ALX_HQTPD_Q3_NUMPREF_MASK       0xFUL
#define ALX_HQTPD_Q3_NUMPREF_SHIFT      8
#define ALX_HQTPD_Q2_NUMPREF_MASK       0xFUL
#define ALX_HQTPD_Q2_NUMPREF_SHIFT      4
#define ALX_HQTPD_Q1_NUMPREF_MASK       0xFUL
#define ALX_HQTPD_Q1_NUMPREF_SHIFT      0

#define ALX_CPUMAP1                     0x19A0
#define ALX_CPUMAP1_VCT7_MASK           0xFUL
#define ALX_CPUMAP1_VCT7_SHIFT          28
#define ALX_CPUMAP1_VCT6_MASK           0xFUL
#define ALX_CPUMAP1_VCT6_SHIFT          24
#define ALX_CPUMAP1_VCT5_MASK           0xFUL
#define ALX_CPUMAP1_VCT5_SHIFT          20
#define ALX_CPUMAP1_VCT4_MASK           0xFUL
#define ALX_CPUMAP1_VCT4_SHIFT          16
#define ALX_CPUMAP1_VCT3_MASK           0xFUL
#define ALX_CPUMAP1_VCT3_SHIFT          12
#define ALX_CPUMAP1_VCT2_MASK           0xFUL
#define ALX_CPUMAP1_VCT2_SHIFT          8
#define ALX_CPUMAP1_VCT1_MASK           0xFUL
#define ALX_CPUMAP1_VCT1_SHIFT          4
#define ALX_CPUMAP1_VCT0_MASK           0xFUL
#define ALX_CPUMAP1_VCT0_SHIFT          0

#define ALX_CPUMAP2                     0x19A4
#define ALX_CPUMAP2_VCT15_MASK          0xFUL
#define ALX_CPUMAP2_VCT15_SHIFT         28
#define ALX_CPUMAP2_VCT14_MASK          0xFUL
#define ALX_CPUMAP2_VCT14_SHIFT         24
#define ALX_CPUMAP2_VCT13_MASK          0xFUL
#define ALX_CPUMAP2_VCT13_SHIFT         20
#define ALX_CPUMAP2_VCT12_MASK          0xFUL
#define ALX_CPUMAP2_VCT12_SHIFT         16
#define ALX_CPUMAP2_VCT11_MASK          0xFUL
#define ALX_CPUMAP2_VCT11_SHIFT         12
#define ALX_CPUMAP2_VCT10_MASK          0xFUL
#define ALX_CPUMAP2_VCT10_SHIFT         8
#define ALX_CPUMAP2_VCT9_MASK           0xFUL
#define ALX_CPUMAP2_VCT9_SHIFT          4
#define ALX_CPUMAP2_VCT8_MASK           0xFUL
#define ALX_CPUMAP2_VCT8_SHIFT          0

#define ALX_MISC                        0x19C0
/* bit31: 0:vector,1:cpu */
#define ALX_MISC_MODU                   BIT(31)
#define ALX_MISC_OVERCUR                BIT(29)
#define ALX_MISC_PSWR_EN                BIT(28)
#define ALX_MISC_PSW_CTRL_MASK          0xFUL
#define ALX_MISC_PSW_CTRL_SHIFT         24
#define ALX_MISC_PSW_OCP_MASK           0x7UL
#define ALX_MISC_PSW_OCP_SHIFT          21
#define ALX_MISC_PSW_OCP_DEF            0x7
#define ALX_MISC_V18_HIGH               BIT(20)
#define ALX_MISC_LPO_CTRL_MASK          0xFUL
#define ALX_MISC_LPO_CTRL_SHIFT         16
#define ALX_MISC_ISO_EN                 BIT(12)
#define ALX_MISC_XSTANA_ALWAYS_ON       BIT(11)
#define ALX_MISC_SYS25M_SEL_ADAPTIVE    BIT(10)
#define ALX_MISC_SPEED_SIM              BIT(9)
#define ALX_MISC_S1_LWP_EN              BIT(8)
/* bit7: pcie/mac do pwsaving as phy in lpw state */
#define ALX_MISC_MACLPW                 BIT(7)
#define ALX_MISC_125M_SW                BIT(6)
#define ALX_MISC_INTNLOSC_OFF_EN        BIT(5)
/* bit4:  0:chipset,1:crystle */
#define ALX_MISC_EXTN25M_SEL            BIT(4)
#define ALX_MISC_INTNLOSC_OPEN          BIT(3)
#define ALX_MISC_SMBUS_AT_LED           BIT(2)
#define ALX_MISC_PPS_AT_LED_MASK        0x3UL
#define ALX_MISC_PPS_AT_LED_SHIFT       0
#define ALX_MISC_PPS_AT_LED_ACT         1
#define ALX_MISC_PPS_AT_LED_10_100      2
#define ALX_MISC_PPS_AT_LED_1000        3

#define ALX_MISC1                       0x19C4
#define ALX_MSC1_BLK_CRASPM_REQ         BIT(15)

#define ALX_MSIC2                       0x19C8
#define ALX_MSIC2_CALB_START            BIT(0)

#define ALX_MISC3                       0x19CC
/* bit1: 1:Software control 25M */
#define ALX_MISC3_25M_BY_SW             BIT(1)
/* bit0: 25M switch to intnl OSC */
#define ALX_MISC3_25M_NOTO_INTNL        BIT(0)

/* MSIX tbl in memory space */
#define ALX_MSIX_ENTRY_BASE		0x2000

/***************************** IO mapping registers ***************************/
#define ALX_IO_ADDR                     0x00
#define ALX_IO_DATA                     0x04
/* same as reg1400 */
#define ALX_IO_MASTER                   0x08
/* same as reg1480 */
#define ALX_IO_MAC_CTRL                 0x0C
/* same as reg1600 */
#define ALX_IO_ISR                      0x10
/* same as reg 1604 */
#define ALX_IO_IMR                      0x14
/* word, same as reg15F0 */
#define ALX_IO_TPD_PRI1_PIDX            0x18
/* word, same as reg15F2 */
#define ALX_IO_TPD_PRI0_PIDX            0x1A
/* word, same as reg15F4 */
#define ALX_IO_TPD_PRI1_CIDX            0x1C
/* word, same as reg15F6 */
#define ALX_IO_TPD_PRI0_CIDX            0x1E
/* word, same as reg15E0 */
#define ALX_IO_RFD_PIDX                 0x20
/* word, same as reg15F8 */
#define ALX_IO_RFD_CIDX                 0x30
/* same as reg1414 */
#define ALX_IO_MDIO                     0x38
/* same as reg140C */
#define ALX_IO_PHY_CTRL                 0x3C


/********************* PHY regs definition ***************************/

/* Autoneg Advertisement Register */
#define ALX_ADVERTISE_SPEED_MASK            0x01E0
#define ALX_ADVERTISE_DEFAULT_CAP           0x1DE0

/* 1000BASE-T Control Register (0x9) */
#define ALX_GIGA_CR_1000T_HD_CAPS           0x0100
#define ALX_GIGA_CR_1000T_FD_CAPS           0x0200
#define ALX_GIGA_CR_1000T_REPEATER_DTE      0x0400

#define ALX_GIGA_CR_1000T_MS_VALUE          0x0800

#define ALX_GIGA_CR_1000T_MS_ENABLE         0x1000

#define ALX_GIGA_CR_1000T_TEST_MODE_NORMAL  0x0000
#define ALX_GIGA_CR_1000T_TEST_MODE_1       0x2000
#define ALX_GIGA_CR_1000T_TEST_MODE_2       0x4000
#define ALX_GIGA_CR_1000T_TEST_MODE_3       0x6000
#define ALX_GIGA_CR_1000T_TEST_MODE_4       0x8000
#define ALX_GIGA_CR_1000T_SPEED_MASK        0x0300
#define ALX_GIGA_CR_1000T_DEFAULT_CAP       0x0300

/* 1000BASE-T Status Register */
#define ALX_MII_GIGA_SR                     0x0A

/* PHY Specific Status Register */
#define ALX_MII_GIGA_PSSR                   0x11
#define ALX_GIGA_PSSR_FC_RXEN               0x0004
#define ALX_GIGA_PSSR_FC_TXEN               0x0008
#define ALX_GIGA_PSSR_SPD_DPLX_RESOLVED     0x0800
#define ALX_GIGA_PSSR_DPLX                  0x2000
#define ALX_GIGA_PSSR_SPEED                 0xC000
#define ALX_GIGA_PSSR_10MBS                 0x0000
#define ALX_GIGA_PSSR_100MBS                0x4000
#define ALX_GIGA_PSSR_1000MBS               0x8000

/* PHY Interrupt Enable Register */
#define ALX_MII_IER                         0x12
#define ALX_IER_LINK_UP                     0x0400
#define ALX_IER_LINK_DOWN                   0x0800

/* PHY Interrupt Status Register */
#define ALX_MII_ISR                         0x13
#define ALX_ISR_LINK_UP                     0x0400
#define ALX_ISR_LINK_DOWN                   0x0800

/* Cable-Detect-Test Control Register */
#define ALX_MII_CDTC                        0x16
/* self clear */
#define ALX_CDTC_EN                         1
#define ALX_CDTC_PAIR_MASK                  0x3U
#define ALX_CDTC_PAIR_SHIFT                 8


/* Cable-Detect-Test Status Register */
#define ALX_MII_CDTS                        0x1C
#define ALX_CDTS_STATUS_MASK                0x3U
#define ALX_CDTS_STATUS_SHIFT               8
#define ALX_CDTS_STATUS_NORMAL              0
#define ALX_CDTS_STATUS_SHORT               1
#define ALX_CDTS_STATUS_OPEN                2
#define ALX_CDTS_STATUS_INVALID             3

#define ALX_MII_DBG_ADDR                    0x1D
#define ALX_MII_DBG_DATA                    0x1E

/***************************** debug port *************************************/

#define ALX_MIIDBG_ANACTRL                  0x00
#define ALX_ANACTRL_CLK125M_DELAY_EN        0x8000
#define ALX_ANACTRL_VCO_FAST                0x4000
#define ALX_ANACTRL_VCO_SLOW                0x2000
#define ALX_ANACTRL_AFE_MODE_EN             0x1000
#define ALX_ANACTRL_LCKDET_PHY              0x0800
#define ALX_ANACTRL_LCKDET_EN               0x0400
#define ALX_ANACTRL_OEN_125M                0x0200
#define ALX_ANACTRL_HBIAS_EN                0x0100
#define ALX_ANACTRL_HB_EN                   0x0080
#define ALX_ANACTRL_SEL_HSP                 0x0040
#define ALX_ANACTRL_CLASSA_EN               0x0020
#define ALX_ANACTRL_MANUSWON_SWR_MASK       0x3U
#define ALX_ANACTRL_MANUSWON_SWR_SHIFT      2
#define ALX_ANACTRL_MANUSWON_SWR_2V         0
#define ALX_ANACTRL_MANUSWON_SWR_1P9V       1
#define ALX_ANACTRL_MANUSWON_SWR_1P8V       2
#define ALX_ANACTRL_MANUSWON_SWR_1P7V       3
#define ALX_ANACTRL_MANUSWON_BW3_4M         0x0002
#define ALX_ANACTRL_RESTART_CAL             0x0001
#define ALX_ANACTRL_DEF                     0x02EF


#define ALX_MIIDBG_SYSMODCTRL               0x04
#define ALX_SYSMODCTRL_IECHOADJ_PFMH_PHY    0x8000
#define ALX_SYSMODCTRL_IECHOADJ_BIASGEN     0x4000
#define ALX_SYSMODCTRL_IECHOADJ_PFML_PHY    0x2000
#define ALX_SYSMODCTRL_IECHOADJ_PS_MASK     0x3U
#define ALX_SYSMODCTRL_IECHOADJ_PS_SHIFT    10
#define ALX_SYSMODCTRL_IECHOADJ_PS_40       3
#define ALX_SYSMODCTRL_IECHOADJ_PS_20       2
#define ALX_SYSMODCTRL_IECHOADJ_PS_0        1
#define ALX_SYSMODCTRL_IECHOADJ_10BT_100MV  0x0040
#define ALX_SYSMODCTRL_IECHOADJ_HLFAP_MASK  0x3U
#define ALX_SYSMODCTRL_IECHOADJ_HLFAP_SHIFT 4
#define ALX_SYSMODCTRL_IECHOADJ_VDFULBW     0x0008
#define ALX_SYSMODCTRL_IECHOADJ_VDBIASHLF   0x0004
#define ALX_SYSMODCTRL_IECHOADJ_VDAMPHLF    0x0002
#define ALX_SYSMODCTRL_IECHOADJ_VDLANSW     0x0001
/* en half bias */
#define ALX_SYSMODCTRL_IECHOADJ_DEF         0xBB8B


#define ALX_MIIDBG_SRDSYSMOD                0x05
#define ALX_SRDSYSMOD_LCKDET_EN             0x2000
#define ALX_SRDSYSMOD_PLL_EN                0x0800
#define ALX_SRDSYSMOD_SEL_HSP               0x0400
#define ALX_SRDSYSMOD_HLFTXDR               0x0200
#define ALX_SRDSYSMOD_TXCLK_DELAY_EN        0x0100
#define ALX_SRDSYSMOD_TXELECIDLE            0x0080
#define ALX_SRDSYSMOD_DEEMP_EN              0x0040
#define ALX_SRDSYSMOD_MS_PAD                0x0004
#define ALX_SRDSYSMOD_CDR_ADC_VLTG          0x0002
#define ALX_SRDSYSMOD_CDR_DAC_1MA           0x0001
#define ALX_SRDSYSMOD_DEF                   0x2C46


#define ALX_MIIDBG_HIBNEG                   0x0B
#define ALX_HIBNEG_PSHIB_EN                 0x8000
#define ALX_HIBNEG_WAKE_BOTH                0x4000
#define ALX_HIBNEG_ONOFF_ANACHG_SUDEN       0x2000
#define ALX_HIBNEG_HIB_PULSE                0x1000
#define ALX_HIBNEG_GATE_25M_EN              0x0800
#define ALX_HIBNEG_RST_80U                  0x0400
#define ALX_HIBNEG_RST_TIMER_MASK           0x3U
#define ALX_HIBNEG_RST_TIMER_SHIFT          8
#define ALX_HIBNEG_GTX_CLK_DELAY_MASK       0x3U
#define ALX_HIBNEG_GTX_CLK_DELAY_SHIFT      5
#define ALX_HIBNEG_BYPSS_BRKTIMER           0x0010
#define ALX_HIBNEG_DEF                      0xBC40
#define ALX_HIBNEG_NOHIB	(\
ALX_HIBNEG_DEF & ~(ALX_HIBNEG_PSHIB_EN | ALX_HIBNEG_HIB_PULSE))

#define ALX_MIIDBG_TST10BTCFG               0x12
#define ALX_TST10BTCFG_INTV_TIMER_MASK      0x3U
#define ALX_TST10BTCFG_INTV_TIMER_SHIFT     14
#define ALX_TST10BTCFG_TRIGER_TIMER_MASK    0x3U
#define ALX_TST10BTCFG_TRIGER_TIMER_SHIFT   12
#define ALX_TST10BTCFG_DIV_MAN_MLT3_EN      0x0800
#define ALX_TST10BTCFG_OFF_DAC_IDLE         0x0400
#define ALX_TST10BTCFG_LPBK_DEEP            0x0004
#define ALX_TST10BTCFG_DEF                  0x4C04

#define ALX_MIIDBG_AZ_ANADECT               0x15
#define ALX_AZ_ANADECT_10BTRX_TH            0x8000
#define ALX_AZ_ANADECT_BOTH_01CHNL          0x4000
#define ALX_AZ_ANADECT_INTV_MASK            0x3FU
#define ALX_AZ_ANADECT_INTV_SHIFT           8
#define ALX_AZ_ANADECT_THRESH_MASK          0xFU
#define ALX_AZ_ANADECT_THRESH_SHIFT         4
#define ALX_AZ_ANADECT_CHNL_MASK            0xFU
#define ALX_AZ_ANADECT_CHNL_SHIFT           0
#define ALX_AZ_ANADECT_DEF                  0x3220
#define ALX_AZ_ANADECT_LONG                 0x3210

#define ALX_MIIDBG_MSE16DB                  0x18
#define ALX_MSE16DB_UP                      0x05EA
#define ALX_MSE16DB_DOWN                    0x02EA

#define ALX_MIIDBG_MSE20DB                  0x1C
#define ALX_MSE20DB_TH_MASK                 0x7F
#define ALX_MSE20DB_TH_SHIFT                2
#define ALX_MSE20DB_TH_DEF                  0x2E
#define ALX_MSE20DB_TH_HI                   0x54

#define ALX_MIIDBG_AGC                      0x23
#define ALX_AGC_2_VGA_MASK                  0x3FU
#define ALX_AGC_2_VGA_SHIFT                 8
#define ALX_AGC_LONG1G_LIMT                 40
#define ALX_AGC_LONG100M_LIMT               44

#define ALX_MIIDBG_LEGCYPS                  0x29
#define ALX_LEGCYPS_EN                      0x8000
#define ALX_LEGCYPS_DAC_AMP1000_MASK        0x7U
#define ALX_LEGCYPS_DAC_AMP1000_SHIFT       12
#define ALX_LEGCYPS_DAC_AMP100_MASK         0x7U
#define ALX_LEGCYPS_DAC_AMP100_SHIFT        9
#define ALX_LEGCYPS_DAC_AMP10_MASK          0x7U
#define ALX_LEGCYPS_DAC_AMP10_SHIFT         6
#define ALX_LEGCYPS_UNPLUG_TIMER_MASK       0x7U
#define ALX_LEGCYPS_UNPLUG_TIMER_SHIFT      3
#define ALX_LEGCYPS_UNPLUG_DECT_EN          0x0004
#define ALX_LEGCYPS_ECNC_PS_EN              0x0001
#define ALX_LEGCYPS_DEF                     0x129D

#define ALX_MIIDBG_TST100BTCFG              0x36
#define ALX_TST100BTCFG_NORMAL_BW_EN        0x8000
#define ALX_TST100BTCFG_BADLNK_BYPASS       0x4000
#define ALX_TST100BTCFG_SHORTCABL_TH_MASK   0x3FU
#define ALX_TST100BTCFG_SHORTCABL_TH_SHIFT  8
#define ALX_TST100BTCFG_LITCH_EN            0x0080
#define ALX_TST100BTCFG_VLT_SW              0x0040
#define ALX_TST100BTCFG_LONGCABL_TH_MASK    0x3FU
#define ALX_TST100BTCFG_LONGCABL_TH_SHIFT   0
#define ALX_TST100BTCFG_DEF                 0xE12C

#define ALX_MIIDBG_GREENCFG                 0x3B
#define ALX_GREENCFG_MSTPS_MSETH2_MASK      0xFFU
#define ALX_GREENCFG_MSTPS_MSETH2_SHIFT     8
#define ALX_GREENCFG_MSTPS_MSETH1_MASK      0xFFU
#define ALX_GREENCFG_MSTPS_MSETH1_SHIFT     0
#define ALX_GREENCFG_DEF                    0x7078

#define ALX_MIIDBG_GREENCFG2                0x3D
#define ALX_GREENCFG2_BP_GREEN              0x8000
#define ALX_GREENCFG2_GATE_DFSE_EN          0x0080


/***************************** extension **************************************/

/******* dev 3 *********/
#define ALX_MIIEXT_PCS                      3

#define ALX_MIIEXT_CLDCTRL3                 0x8003
#define ALX_CLDCTRL3_BP_CABLE1TH_DET_GT     0x8000
#define ALX_CLDCTRL3_AZ_DISAMP              0x1000

#define ALX_MIIEXT_CLDCTRL5                 0x8005
#define ALX_CLDCTRL5_BP_VD_HLFBIAS          0x4000

#define ALX_MIIEXT_CLDCTRL6                 0x8006
#define ALX_CLDCTRL6_CAB_LEN_MASK           0xFFU
#define ALX_CLDCTRL6_CAB_LEN_SHIFT          0
#define ALX_CLDCTRL6_CAB_LEN_SHORT1G        116
#define ALX_CLDCTRL6_CAB_LEN_SHORT100M      152

#define ALX_MIIEXT_CLDCTRL7                 0x8007
#define ALX_CLDCTRL7_VDHLF_BIAS_TH_MASK     0x7FU
#define ALX_CLDCTRL7_VDHLF_BIAS_TH_SHIFT    9
#define ALX_CLDCTRL7_AFE_AZ_MASK            0x1FU
#define ALX_CLDCTRL7_AFE_AZ_SHIFT           4
#define ALX_CLDCTRL7_SIDE_PEAK_TH_MASK      0xFU
#define ALX_CLDCTRL7_SIDE_PEAK_TH_SHIFT     0
#define ALX_CLDCTRL7_DEF                    0x6BF6

#define ALX_MIIEXT_AZCTRL                   0x8008
#define ALX_AZCTRL_SHORT_TH_MASK            0xFFU
#define ALX_AZCTRL_SHORT_TH_SHIFT           8
#define ALX_AZCTRL_LONG_TH_MASK             0xFFU
#define ALX_AZCTRL_LONG_TH_SHIFT            0
#define ALX_AZCTRL_DEF                      0x1629

#define ALX_MIIEXT_AZCTRL2                  0x8009
#define ALX_AZCTRL2_WAKETRNING_MASK         0xFFU
#define ALX_AZCTRL2_WAKETRNING_SHIFT        8
#define ALX_AZCTRL2_QUIET_TIMER_MASK        0x3U
#define ALX_AZCTRL2_QUIET_TIMER_SHIFT       6
#define ALX_AZCTRL2_PHAS_JMP2               0x0010
#define ALX_AZCTRL2_CLKTRCV_125MD16         0x0008
#define ALX_AZCTRL2_GATE1000_EN             0x0004
#define ALX_AZCTRL2_AVRG_FREQ               0x0002
#define ALX_AZCTRL2_PHAS_JMP4               0x0001
#define ALX_AZCTRL2_DEF                     0x32C0

#define ALX_MIIEXT_AZCTRL6                  0x800D

#define ALX_MIIEXT_VDRVBIAS                 0x8062
#define ALX_VDRVBIAS_SEL_MASK               0x3U
#define ALX_VDRVBIAS_SEL_SHIFT              0
#define ALX_VDRVBIAS_DEF                    0x3

/********* dev 7 **********/
#define ALX_MIIEXT_ANEG                     7

#define ALX_MIIEXT_LOCAL_EEEADV             0x3C
#define ALX_LOCAL_EEEADV_1000BT             0x0004
#define ALX_LOCAL_EEEADV_100BT              0x0002

#define ALX_MIIEXT_REMOTE_EEEADV            0x3D
#define ALX_REMOTE_EEEADV_1000BT            0x0004
#define ALX_REMOTE_EEEADV_100BT             0x0002

#define ALX_MIIEXT_EEE_ANEG                 0x8000
#define ALX_EEE_ANEG_1000M                  0x0004
#define ALX_EEE_ANEG_100M                   0x0002

#define ALX_MIIEXT_AFE                      0x801A
#define ALX_AFE_10BT_100M_TH                0x0040

#define ALX_MIIEXT_S3DIG10                  0x8023
/* bit0: 1:bypass 10BT rx fifo, 0:riginal 10BT rx */
#define ALX_MIIEXT_S3DIG10_SL               0x0001
#define ALX_MIIEXT_S3DIG10_DEF              0

#define ALX_MIIEXT_NLP34                    0x8025
/* for 160m */
#define ALX_MIIEXT_NLP34_DEF                0x1010

#define ALX_MIIEXT_NLP56                    0x8026
/* for 160m */
#define ALX_MIIEXT_NLP56_DEF                0x1010

#define ALX_MIIEXT_NLP78                    0x8027
/* for 160m */
#define ALX_MIIEXT_NLP78_160M_DEF           0x8D05
#define ALX_MIIEXT_NLP78_120M_DEF	    0x8A05

#endif
