#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x203e580 .scope module, "testALU" "testALU" 2 5;
 .timescale -9 -12;
v0x2141940_0 .net "carryout", 0 0, L_0x219d040;  1 drivers
v0x2141a00_0 .var "command", 2 0;
v0x2141ad0_0 .var "operandA", 31 0;
v0x2141bd0_0 .var "operandB", 31 0;
v0x2141ca0_0 .net "overflow", 0 0, L_0x219ea50;  1 drivers
v0x2141d90_0 .net "result", 31 0, L_0x219ed60;  1 drivers
v0x2141e80_0 .net "zero", 0 0, L_0x219fbe0;  1 drivers
S_0x2038860 .scope module, "alu" "alu" 2 14, 3 130 0, S_0x203e580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x219a630/d .functor OR 1, L_0x219a6f0, L_0x219cad0, C4<0>, C4<0>;
L_0x219a630 .delay 1 (5000,5000,5000) L_0x219a630/d;
L_0x219cf30/d .functor OR 1, L_0x219a630, L_0x219a630, C4<0>, C4<0>;
L_0x219cf30 .delay 1 (5000,5000,5000) L_0x219cf30/d;
L_0x219d040/d .functor OR 1, L_0x219d1a0, L_0x219d300, C4<0>, C4<0>;
L_0x219d040 .delay 1 (5000,5000,5000) L_0x219d040/d;
L_0x219eca0/d .functor NOT 1, L_0x219dc20, C4<0>, C4<0>, C4<0>;
L_0x219eca0 .delay 1 (5000,5000,5000) L_0x219eca0/d;
L_0x219dd80/d .functor NOT 1, L_0x219ea50, C4<0>, C4<0>, C4<0>;
L_0x219dd80 .delay 1 (5000,5000,5000) L_0x219dd80/d;
L_0x219de80/d .functor AND 1, L_0x219eca0, L_0x219dfe0, L_0x219f4c0, C4<1>;
L_0x219de80 .delay 1 (5000,5000,5000) L_0x219de80/d;
L_0x219f5b0/d .functor NOT 1, L_0x219de80, C4<0>, C4<0>, C4<0>;
L_0x219f5b0 .delay 1 (5000,5000,5000) L_0x219f5b0/d;
L_0x219b180/d .functor AND 1, L_0x219fa80, L_0x219dd80, L_0x219de80, C4<1>;
L_0x219b180 .delay 1 (5000,5000,5000) L_0x219b180/d;
L_0x21a0760/d .functor OR 1, L_0x21a08c0, L_0x219b180, C4<0>, C4<0>;
L_0x21a0760 .delay 1 (5000,5000,5000) L_0x21a0760/d;
v0x213e5f0_0 .net "SLTval", 0 0, L_0x219b180;  1 drivers
v0x213e6d0_0 .net *"_s321", 0 0, L_0x21972c0;  1 drivers
v0x213e7b0_0 .net *"_s324", 0 0, L_0x2195880;  1 drivers
v0x213e870_0 .net *"_s327", 0 0, L_0x2198700;  1 drivers
v0x213e950_0 .net *"_s330", 0 0, L_0x2198960;  1 drivers
v0x213ea30_0 .net *"_s333", 0 0, L_0x2198b50;  1 drivers
v0x213eb10_0 .net *"_s336", 0 0, L_0x21990b0;  1 drivers
v0x213ebf0_0 .net *"_s339", 0 0, L_0x21992d0;  1 drivers
v0x213ecd0_0 .net *"_s342", 0 0, L_0x21988d0;  1 drivers
v0x213ee40_0 .net *"_s345", 0 0, L_0x2199fd0;  1 drivers
v0x213ef20_0 .net *"_s348", 0 0, L_0x21997d0;  1 drivers
v0x213f000_0 .net *"_s351", 0 0, L_0x21999f0;  1 drivers
v0x213f0e0_0 .net *"_s354", 0 0, L_0x2199c10;  1 drivers
v0x213f1c0_0 .net *"_s357", 0 0, L_0x219a8b0;  1 drivers
v0x213f2a0_0 .net *"_s360", 0 0, L_0x219a1f0;  1 drivers
v0x213f380_0 .net *"_s363", 0 0, L_0x219a410;  1 drivers
v0x213f460_0 .net *"_s366", 0 0, L_0x21994f0;  1 drivers
v0x213f610_0 .net *"_s369", 0 0, L_0x219b320;  1 drivers
v0x213f6b0_0 .net *"_s372", 0 0, L_0x219aa80;  1 drivers
v0x213f790_0 .net *"_s375", 0 0, L_0x219aca0;  1 drivers
v0x213f870_0 .net *"_s378", 0 0, L_0x219aec0;  1 drivers
v0x213f950_0 .net *"_s381", 0 0, L_0x219bbf0;  1 drivers
v0x213fa30_0 .net *"_s384", 0 0, L_0x219b540;  1 drivers
v0x213fb10_0 .net *"_s387", 0 0, L_0x219b760;  1 drivers
v0x213fbf0_0 .net *"_s390", 0 0, L_0x219b980;  1 drivers
v0x213fcd0_0 .net *"_s393", 0 0, L_0x219bae0;  1 drivers
v0x213fdb0_0 .net *"_s396", 0 0, L_0x219be10;  1 drivers
v0x213fe90_0 .net *"_s399", 0 0, L_0x219c030;  1 drivers
v0x213ff70_0 .net *"_s402", 0 0, L_0x219c250;  1 drivers
v0x2140050_0 .net *"_s405", 0 0, L_0x219c3b0;  1 drivers
v0x2140130_0 .net *"_s408", 0 0, L_0x219c690;  1 drivers
v0x2140210_0 .net *"_s411", 0 0, L_0x219c8b0;  1 drivers
v0x21402f0_0 .net *"_s416", 0 0, L_0x219a6f0;  1 drivers
v0x213f540_0 .net *"_s418", 0 0, L_0x219cad0;  1 drivers
v0x21405c0_0 .net *"_s420", 0 0, L_0x219cf30;  1 drivers
v0x21406a0_0 .net *"_s425", 0 0, L_0x219d1a0;  1 drivers
v0x2140780_0 .net *"_s427", 0 0, L_0x219d300;  1 drivers
v0x2140860_0 .net *"_s436", 0 0, L_0x219dc20;  1 drivers
v0x2140940_0 .net *"_s440", 0 0, L_0x219dfe0;  1 drivers
v0x2140a20_0 .net *"_s442", 0 0, L_0x219f4c0;  1 drivers
v0x2140b00_0 .net *"_s446", 0 0, L_0x219fa80;  1 drivers
v0x2140be0_0 .net *"_s448", 0 0, L_0x21a0760;  1 drivers
v0x2140cc0_0 .net *"_s452", 0 0, L_0x21a08c0;  1 drivers
v0x2140da0_0 .net "carryOut", 32 0, L_0x219cbc0;  1 drivers
v0x2140e80_0 .net "carryout", 0 0, L_0x219d040;  alias, 1 drivers
v0x2140f40_0 .net "command", 2 0, v0x2141a00_0;  1 drivers
v0x2141020_0 .net "initialResult", 31 0, L_0x21979f0;  1 drivers
v0x2141100_0 .net "isSLT", 0 0, L_0x219de80;  1 drivers
v0x21411c0_0 .net "isSLTinv", 0 0, L_0x219f5b0;  1 drivers
v0x2141280_0 .net "isSubtract", 0 0, L_0x219a630;  1 drivers
v0x2141320_0 .net "operandA", 31 0, v0x2141ad0_0;  1 drivers
v0x2141400_0 .net "operandB", 31 0, v0x2141bd0_0;  1 drivers
v0x21414e0_0 .net "overflow", 0 0, L_0x219ea50;  alias, 1 drivers
v0x2141580_0 .net "overflowInv", 0 0, L_0x219dd80;  1 drivers
v0x2141620_0 .net "result", 31 0, L_0x219ed60;  alias, 1 drivers
v0x21416e0_0 .net "s2inv", 0 0, L_0x219eca0;  1 drivers
v0x2141780_0 .net "zero", 0 0, L_0x219fbe0;  alias, 1 drivers
L_0x21446d0 .part v0x2141ad0_0, 0, 1;
L_0x2144830 .part v0x2141bd0_0, 0, 1;
L_0x21449e0 .part L_0x219cbc0, 0, 1;
L_0x2144b10 .part v0x2141a00_0, 0, 1;
L_0x2144bb0 .part v0x2141a00_0, 1, 1;
L_0x2144c50 .part v0x2141a00_0, 2, 1;
L_0x21471a0 .part v0x2141ad0_0, 1, 1;
L_0x2147300 .part v0x2141bd0_0, 1, 1;
L_0x21450b0 .part L_0x219cbc0, 1, 1;
L_0x2147540 .part v0x2141a00_0, 0, 1;
L_0x21475e0 .part v0x2141a00_0, 1, 1;
L_0x2147680 .part v0x2141a00_0, 2, 1;
L_0x2149c80 .part v0x2141ad0_0, 2, 1;
L_0x2149e70 .part v0x2141bd0_0, 2, 1;
L_0x214a020 .part L_0x219cbc0, 2, 1;
L_0x214a150 .part v0x2141a00_0, 0, 1;
L_0x214a300 .part v0x2141a00_0, 1, 1;
L_0x214a3a0 .part v0x2141a00_0, 2, 1;
L_0x214c7a0 .part v0x2141ad0_0, 3, 1;
L_0x214c900 .part v0x2141bd0_0, 3, 1;
L_0x214a440 .part L_0x219cbc0, 3, 1;
L_0x214cbf0 .part v0x2141a00_0, 0, 1;
L_0x214cab0 .part v0x2141a00_0, 1, 1;
L_0x214cd50 .part v0x2141a00_0, 2, 1;
L_0x214f220 .part v0x2141ad0_0, 4, 1;
L_0x214f380 .part v0x2141bd0_0, 4, 1;
L_0x214cdf0 .part L_0x219cbc0, 4, 1;
L_0x214f610 .part v0x2141a00_0, 0, 1;
L_0x214f530 .part v0x2141a00_0, 1, 1;
L_0x214f7a0 .part v0x2141a00_0, 2, 1;
L_0x2151db0 .part v0x2141ad0_0, 5, 1;
L_0x2151f10 .part v0x2141bd0_0, 5, 1;
L_0x21520c0 .part L_0x219cbc0, 5, 1;
L_0x2152160 .part v0x2141a00_0, 0, 1;
L_0x214a1f0 .part v0x2141a00_0, 1, 1;
L_0x2152320 .part v0x2141a00_0, 2, 1;
L_0x2154800 .part v0x2141ad0_0, 6, 1;
L_0x2154a70 .part v0x2141bd0_0, 6, 1;
L_0x21523c0 .part L_0x219cbc0, 6, 1;
L_0x2154e70 .part v0x2141a00_0, 0, 1;
L_0x2154d30 .part v0x2141a00_0, 1, 1;
L_0x2154dd0 .part v0x2141a00_0, 2, 1;
L_0x2157380 .part v0x2141ad0_0, 7, 1;
L_0x21574e0 .part v0x2141bd0_0, 7, 1;
L_0x2154f10 .part L_0x219cbc0, 7, 1;
L_0x2154fb0 .part v0x2141a00_0, 0, 1;
L_0x2157690 .part v0x2141a00_0, 1, 1;
L_0x2157730 .part v0x2141a00_0, 2, 1;
L_0x2159f20 .part v0x2141ad0_0, 8, 1;
L_0x215a080 .part v0x2141bd0_0, 8, 1;
L_0x2157ca0 .part L_0x219cbc0, 8, 1;
L_0x21579a0 .part v0x2141a00_0, 0, 1;
L_0x215a3e0 .part v0x2141a00_0, 1, 1;
L_0x215a480 .part v0x2141a00_0, 2, 1;
L_0x215c980 .part v0x2141ad0_0, 9, 1;
L_0x215cae0 .part v0x2141bd0_0, 9, 1;
L_0x215a520 .part L_0x219cbc0, 9, 1;
L_0x215a5c0 .part v0x2141a00_0, 0, 1;
L_0x215ce70 .part v0x2141a00_0, 1, 1;
L_0x215cf10 .part v0x2141a00_0, 2, 1;
L_0x215f480 .part v0x2141ad0_0, 10, 1;
L_0x215f5e0 .part v0x2141bd0_0, 10, 1;
L_0x215cfb0 .part L_0x219cbc0, 10, 1;
L_0x215d050 .part v0x2141a00_0, 0, 1;
L_0x215d0f0 .part v0x2141a00_0, 1, 1;
L_0x215f790 .part v0x2141a00_0, 2, 1;
L_0x2162090 .part v0x2141ad0_0, 11, 1;
L_0x21621f0 .part v0x2141bd0_0, 11, 1;
L_0x215fda0 .part L_0x219cbc0, 11, 1;
L_0x215fe40 .part v0x2141a00_0, 0, 1;
L_0x215fee0 .part v0x2141a00_0, 1, 1;
L_0x21625e0 .part v0x2141a00_0, 2, 1;
L_0x2164b20 .part v0x2141ad0_0, 12, 1;
L_0x2164c80 .part v0x2141bd0_0, 12, 1;
L_0x2162990 .part L_0x219cbc0, 12, 1;
L_0x2162710 .part v0x2141a00_0, 0, 1;
L_0x21627b0 .part v0x2141a00_0, 1, 1;
L_0x21650a0 .part v0x2141a00_0, 2, 1;
L_0x2167540 .part v0x2141ad0_0, 13, 1;
L_0x21676a0 .part v0x2141bd0_0, 13, 1;
L_0x2165140 .part L_0x219cbc0, 13, 1;
L_0x21651e0 .part v0x2141a00_0, 0, 1;
L_0x2165280 .part v0x2141a00_0, 1, 1;
L_0x2165320 .part v0x2141a00_0, 2, 1;
L_0x2169f30 .part v0x2141ad0_0, 14, 1;
L_0x2154960 .part v0x2141bd0_0, 14, 1;
L_0x2167dc0 .part L_0x219cbc0, 14, 1;
L_0x2167850 .part v0x2141a00_0, 0, 1;
L_0x21678f0 .part v0x2141a00_0, 1, 1;
L_0x2167990 .part v0x2141a00_0, 2, 1;
L_0x216cb60 .part v0x2141ad0_0, 15, 1;
L_0x216ccc0 .part v0x2141bd0_0, 15, 1;
L_0x216a5c0 .part L_0x219cbc0, 15, 1;
L_0x2157800 .part v0x2141a00_0, 0, 1;
L_0x216d170 .part v0x2141a00_0, 1, 1;
L_0x216d210 .part v0x2141a00_0, 2, 1;
L_0x216f680 .part v0x2141ad0_0, 16, 1;
L_0x216f7e0 .part v0x2141bd0_0, 16, 1;
L_0x216f990 .part L_0x219cbc0, 16, 1;
L_0x216fac0 .part v0x2141a00_0, 0, 1;
L_0x216d2b0 .part v0x2141a00_0, 1, 1;
L_0x216d350 .part v0x2141a00_0, 2, 1;
L_0x21720c0 .part v0x2141ad0_0, 17, 1;
L_0x2172220 .part v0x2141bd0_0, 17, 1;
L_0x216fb60 .part L_0x219cbc0, 17, 1;
L_0x216fc00 .part v0x2141a00_0, 0, 1;
L_0x216fca0 .part v0x2141a00_0, 1, 1;
L_0x216fd40 .part v0x2141a00_0, 2, 1;
L_0x2174b20 .part v0x2141ad0_0, 18, 1;
L_0x2174c80 .part v0x2141bd0_0, 18, 1;
L_0x21728f0 .part L_0x219cbc0, 18, 1;
L_0x2172460 .part v0x2141a00_0, 0, 1;
L_0x2172500 .part v0x2141a00_0, 1, 1;
L_0x21725a0 .part v0x2141a00_0, 2, 1;
L_0x2177530 .part v0x2141ad0_0, 19, 1;
L_0x2177690 .part v0x2141bd0_0, 19, 1;
L_0x2174e30 .part L_0x219cbc0, 19, 1;
L_0x2174ed0 .part v0x2141a00_0, 0, 1;
L_0x2174f70 .part v0x2141a00_0, 1, 1;
L_0x2175010 .part v0x2141a00_0, 2, 1;
L_0x217a030 .part v0x2141ad0_0, 20, 1;
L_0x217a190 .part v0x2141bd0_0, 20, 1;
L_0x2177840 .part L_0x219cbc0, 20, 1;
L_0x21778e0 .part v0x2141a00_0, 0, 1;
L_0x2177980 .part v0x2141a00_0, 1, 1;
L_0x2177a20 .part v0x2141a00_0, 2, 1;
L_0x217ceb0 .part v0x2141ad0_0, 21, 1;
L_0x217d010 .part v0x2141bd0_0, 21, 1;
L_0x217d1c0 .part L_0x219cbc0, 21, 1;
L_0x217d260 .part v0x2141a00_0, 0, 1;
L_0x215f990 .part v0x2141a00_0, 1, 1;
L_0x215fa30 .part v0x2141a00_0, 2, 1;
L_0x217f950 .part v0x2141ad0_0, 22, 1;
L_0x217fab0 .part v0x2141bd0_0, 22, 1;
L_0x217fc60 .part L_0x219cbc0, 22, 1;
L_0x217fd90 .part v0x2141a00_0, 0, 1;
L_0x217d300 .part v0x2141a00_0, 1, 1;
L_0x217d3a0 .part v0x2141a00_0, 2, 1;
L_0x2182400 .part v0x2141ad0_0, 23, 1;
L_0x2182560 .part v0x2141bd0_0, 23, 1;
L_0x217fe30 .part L_0x219cbc0, 23, 1;
L_0x217fed0 .part v0x2141a00_0, 0, 1;
L_0x217ff70 .part v0x2141a00_0, 1, 1;
L_0x2180010 .part v0x2141a00_0, 2, 1;
L_0x2184ea0 .part v0x2141ad0_0, 24, 1;
L_0x2185000 .part v0x2141bd0_0, 24, 1;
L_0x2182bf0 .part L_0x219cbc0, 24, 1;
L_0x21827a0 .part v0x2141a00_0, 0, 1;
L_0x2182840 .part v0x2141a00_0, 1, 1;
L_0x21828e0 .part v0x2141a00_0, 2, 1;
L_0x2187920 .part v0x2141ad0_0, 25, 1;
L_0x2187a80 .part v0x2141bd0_0, 25, 1;
L_0x2187140 .part L_0x219cbc0, 25, 1;
L_0x21851b0 .part v0x2141a00_0, 0, 1;
L_0x2185250 .part v0x2141a00_0, 1, 1;
L_0x21852f0 .part v0x2141a00_0, 2, 1;
L_0x218a2d0 .part v0x2141ad0_0, 26, 1;
L_0x218a430 .part v0x2141bd0_0, 26, 1;
L_0x218a5e0 .part L_0x219cbc0, 26, 1;
L_0x218a710 .part v0x2141a00_0, 0, 1;
L_0x2187c30 .part v0x2141a00_0, 1, 1;
L_0x2187cd0 .part v0x2141a00_0, 2, 1;
L_0x218cd00 .part v0x2141ad0_0, 27, 1;
L_0x218ce60 .part v0x2141bd0_0, 27, 1;
L_0x218a7b0 .part L_0x219cbc0, 27, 1;
L_0x218a850 .part v0x2141a00_0, 0, 1;
L_0x218a8f0 .part v0x2141a00_0, 1, 1;
L_0x218a990 .part v0x2141a00_0, 2, 1;
L_0x218f710 .part v0x2141ad0_0, 28, 1;
L_0x218f870 .part v0x2141bd0_0, 28, 1;
L_0x218fa20 .part L_0x219cbc0, 28, 1;
L_0x218fb50 .part v0x2141a00_0, 0, 1;
L_0x218d010 .part v0x2141a00_0, 1, 1;
L_0x218d0b0 .part v0x2141a00_0, 2, 1;
L_0x2192150 .part v0x2141ad0_0, 29, 1;
L_0x21922b0 .part v0x2141bd0_0, 29, 1;
L_0x218fbf0 .part L_0x219cbc0, 29, 1;
L_0x218fc90 .part v0x2141a00_0, 0, 1;
L_0x218fd30 .part v0x2141a00_0, 1, 1;
L_0x218fdd0 .part v0x2141a00_0, 2, 1;
L_0x2194b70 .part v0x2141ad0_0, 30, 1;
L_0x216a090 .part v0x2141bd0_0, 30, 1;
L_0x216a3b0 .part L_0x219cbc0, 30, 1;
L_0x216a4e0 .part v0x2141a00_0, 0, 1;
L_0x2192460 .part v0x2141a00_0, 1, 1;
L_0x2192500 .part v0x2141a00_0, 2, 1;
LS_0x21979f0_0_0 .concat8 [ 1 1 1 1], L_0x21442e0, L_0x2146e50, L_0x2149890, L_0x214c3b0;
LS_0x21979f0_0_4 .concat8 [ 1 1 1 1], L_0x214ee30, L_0x21519c0, L_0x2154410, L_0x2156f90;
LS_0x21979f0_0_8 .concat8 [ 1 1 1 1], L_0x2159b30, L_0x215c590, L_0x215f090, L_0x2161ca0;
LS_0x21979f0_0_12 .concat8 [ 1 1 1 1], L_0x2164730, L_0x2167150, L_0x2169b40, L_0x216c770;
LS_0x21979f0_0_16 .concat8 [ 1 1 1 1], L_0x216f290, L_0x2171cd0, L_0x2174730, L_0x2177140;
LS_0x21979f0_0_20 .concat8 [ 1 1 1 1], L_0x2179c40, L_0x217cac0, L_0x217f560, L_0x2182010;
LS_0x21979f0_0_24 .concat8 [ 1 1 1 1], L_0x2184ab0, L_0x2187530, L_0x2189ee0, L_0x218c910;
LS_0x21979f0_0_28 .concat8 [ 1 1 1 1], L_0x218f320, L_0x2191d60, L_0x2194780, L_0x2197600;
LS_0x21979f0_1_0 .concat8 [ 4 4 4 4], LS_0x21979f0_0_0, LS_0x21979f0_0_4, LS_0x21979f0_0_8, LS_0x21979f0_0_12;
LS_0x21979f0_1_4 .concat8 [ 4 4 4 4], LS_0x21979f0_0_16, LS_0x21979f0_0_20, LS_0x21979f0_0_24, LS_0x21979f0_0_28;
L_0x21979f0 .concat8 [ 16 16 0 0], LS_0x21979f0_1_0, LS_0x21979f0_1_4;
L_0x2198610 .part v0x2141ad0_0, 31, 1;
L_0x21954f0 .part v0x2141bd0_0, 31, 1;
L_0x21956a0 .part L_0x219cbc0, 31, 1;
L_0x216a660 .part v0x2141a00_0, 0, 1;
L_0x216a700 .part v0x2141a00_0, 1, 1;
L_0x216a7a0 .part v0x2141a00_0, 2, 1;
L_0x2195740 .part L_0x21979f0, 1, 1;
L_0x2195990 .part L_0x21979f0, 2, 1;
L_0x2198770 .part L_0x21979f0, 3, 1;
L_0x2198a60 .part L_0x21979f0, 4, 1;
L_0x21996e0 .part L_0x21979f0, 5, 1;
L_0x2199170 .part L_0x21979f0, 6, 1;
L_0x2199390 .part L_0x21979f0, 7, 1;
L_0x2199f30 .part L_0x21979f0, 8, 1;
L_0x219a090 .part L_0x21979f0, 9, 1;
L_0x2199890 .part L_0x21979f0, 10, 1;
L_0x2199ab0 .part L_0x21979f0, 11, 1;
L_0x2199cd0 .part L_0x21979f0, 12, 1;
L_0x219a920 .part L_0x21979f0, 13, 1;
L_0x219a2b0 .part L_0x21979f0, 14, 1;
L_0x219a4d0 .part L_0x21979f0, 15, 1;
L_0x2199e20 .part L_0x21979f0, 16, 1;
L_0x219b3e0 .part L_0x21979f0, 17, 1;
L_0x219ab40 .part L_0x21979f0, 18, 1;
L_0x219ad60 .part L_0x21979f0, 19, 1;
L_0x219af80 .part L_0x21979f0, 20, 1;
L_0x219bcb0 .part L_0x21979f0, 21, 1;
L_0x219b600 .part L_0x21979f0, 22, 1;
L_0x219b820 .part L_0x21979f0, 23, 1;
L_0x219ba40 .part L_0x21979f0, 24, 1;
L_0x219c530 .part L_0x21979f0, 25, 1;
L_0x219bed0 .part L_0x21979f0, 26, 1;
L_0x219c0f0 .part L_0x21979f0, 27, 1;
L_0x219c310 .part L_0x21979f0, 28, 1;
L_0x219cdd0 .part L_0x21979f0, 29, 1;
L_0x219c750 .part L_0x21979f0, 30, 1;
L_0x219c970 .part L_0x21979f0, 31, 1;
L_0x219a6f0 .part v0x2141a00_0, 0, 1;
L_0x219cad0 .part v0x2141a00_0, 0, 1;
LS_0x219cbc0_0_0 .concat8 [ 1 1 1 1], L_0x219cf30, L_0x2142d70, L_0x2145aa0, L_0x2148440;
LS_0x219cbc0_0_4 .concat8 [ 1 1 1 1], L_0x214afd0, L_0x214da50, L_0x21505e0, L_0x2153030;
LS_0x219cbc0_0_8 .concat8 [ 1 1 1 1], L_0x2155bb0, L_0x2158690, L_0x215b1e0, L_0x215dc50;
LS_0x219cbc0_0_12 .concat8 [ 1 1 1 1], L_0x2160870, L_0x2163380, L_0x2165da0, L_0x21686f0;
LS_0x219cbc0_0_16 .concat8 [ 1 1 1 1], L_0x216b390, L_0x216deb0, L_0x2170880, L_0x21732e0;
LS_0x219cbc0_0_20 .concat8 [ 1 1 1 1], L_0x2175d60, L_0x21787a0, L_0x217b690, L_0x217e0c0;
LS_0x219cbc0_0_24 .concat8 [ 1 1 1 1], L_0x2180b70, L_0x21835e0, L_0x2186000, L_0x2188ab0;
LS_0x219cbc0_0_28 .concat8 [ 1 1 1 1], L_0x218b4e0, L_0x218def0, L_0x2190930, L_0x2193350;
LS_0x219cbc0_0_32 .concat8 [ 1 0 0 0], L_0x21961b0;
LS_0x219cbc0_1_0 .concat8 [ 4 4 4 4], LS_0x219cbc0_0_0, LS_0x219cbc0_0_4, LS_0x219cbc0_0_8, LS_0x219cbc0_0_12;
LS_0x219cbc0_1_4 .concat8 [ 4 4 4 4], LS_0x219cbc0_0_16, LS_0x219cbc0_0_20, LS_0x219cbc0_0_24, LS_0x219cbc0_0_28;
LS_0x219cbc0_1_8 .concat8 [ 1 0 0 0], LS_0x219cbc0_0_32;
L_0x219cbc0 .concat8 [ 16 16 1 0], LS_0x219cbc0_1_0, LS_0x219cbc0_1_4, LS_0x219cbc0_1_8;
L_0x219d1a0 .part L_0x219cbc0, 32, 1;
L_0x219d300 .part L_0x219cbc0, 32, 1;
L_0x219ec00 .part v0x2141ad0_0, 31, 1;
L_0x219da40 .part v0x2141bd0_0, 31, 1;
L_0x219db30 .part L_0x21979f0, 31, 1;
L_0x219dc20 .part v0x2141a00_0, 2, 1;
L_0x219dfe0 .part v0x2141a00_0, 0, 1;
L_0x219f4c0 .part v0x2141a00_0, 1, 1;
L_0x219fa80 .part L_0x21979f0, 31, 1;
LS_0x219ed60_0_0 .concat8 [ 1 1 1 1], L_0x21a0760, L_0x21972c0, L_0x2195880, L_0x2198700;
LS_0x219ed60_0_4 .concat8 [ 1 1 1 1], L_0x2198960, L_0x2198b50, L_0x21990b0, L_0x21992d0;
LS_0x219ed60_0_8 .concat8 [ 1 1 1 1], L_0x21988d0, L_0x2199fd0, L_0x21997d0, L_0x21999f0;
LS_0x219ed60_0_12 .concat8 [ 1 1 1 1], L_0x2199c10, L_0x219a8b0, L_0x219a1f0, L_0x219a410;
LS_0x219ed60_0_16 .concat8 [ 1 1 1 1], L_0x21994f0, L_0x219b320, L_0x219aa80, L_0x219aca0;
LS_0x219ed60_0_20 .concat8 [ 1 1 1 1], L_0x219aec0, L_0x219bbf0, L_0x219b540, L_0x219b760;
LS_0x219ed60_0_24 .concat8 [ 1 1 1 1], L_0x219b980, L_0x219bae0, L_0x219be10, L_0x219c030;
LS_0x219ed60_0_28 .concat8 [ 1 1 1 1], L_0x219c250, L_0x219c3b0, L_0x219c690, L_0x219c8b0;
LS_0x219ed60_1_0 .concat8 [ 4 4 4 4], LS_0x219ed60_0_0, LS_0x219ed60_0_4, LS_0x219ed60_0_8, LS_0x219ed60_0_12;
LS_0x219ed60_1_4 .concat8 [ 4 4 4 4], LS_0x219ed60_0_16, LS_0x219ed60_0_20, LS_0x219ed60_0_24, LS_0x219ed60_0_28;
L_0x219ed60 .concat8 [ 16 16 0 0], LS_0x219ed60_1_0, LS_0x219ed60_1_4;
L_0x21a08c0 .part L_0x21979f0, 0, 1;
S_0x20211c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20902e0 .param/l "i" 0 3 150, +C4<00>;
S_0x201b4a0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20211c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2141f70/d .functor AND 1, L_0x21446d0, L_0x2144830, C4<1>, C4<1>;
L_0x2141f70 .delay 1 (5000,5000,5000) L_0x2141f70/d;
L_0x21420d0/d .functor NAND 1, L_0x21446d0, L_0x2144830, C4<1>, C4<1>;
L_0x21420d0 .delay 1 (5000,5000,5000) L_0x21420d0/d;
L_0x2142230/d .functor OR 1, L_0x21446d0, L_0x2144830, C4<0>, C4<0>;
L_0x2142230 .delay 1 (5000,5000,5000) L_0x2142230/d;
L_0x2142420/d .functor NOR 1, L_0x21446d0, L_0x2144830, C4<0>, C4<0>;
L_0x2142420 .delay 1 (5000,5000,5000) L_0x2142420/d;
L_0x21424e0/d .functor XOR 1, L_0x21446d0, L_0x2144830, C4<0>, C4<0>;
L_0x21424e0 .delay 1 (5000,5000,5000) L_0x21424e0/d;
L_0x2142f70/d .functor NOT 1, L_0x2144b10, C4<0>, C4<0>, C4<0>;
L_0x2142f70 .delay 1 (5000,5000,5000) L_0x2142f70/d;
L_0x2143110/d .functor NOT 1, L_0x2144bb0, C4<0>, C4<0>, C4<0>;
L_0x2143110 .delay 1 (5000,5000,5000) L_0x2143110/d;
L_0x21431d0/d .functor NOT 1, L_0x2144c50, C4<0>, C4<0>, C4<0>;
L_0x21431d0 .delay 1 (5000,5000,5000) L_0x21431d0/d;
L_0x2143380/d .functor AND 1, L_0x21428b0, L_0x2142f70, L_0x2143110, L_0x21431d0;
L_0x2143380 .delay 1 (5000,5000,5000) L_0x2143380/d;
L_0x2143530/d .functor AND 1, L_0x21428b0, L_0x2144b10, L_0x2143110, L_0x21431d0;
L_0x2143530 .delay 1 (5000,5000,5000) L_0x2143530/d;
L_0x2143740/d .functor AND 1, L_0x21424e0, L_0x2142f70, L_0x2144bb0, L_0x21431d0;
L_0x2143740 .delay 1 (5000,5000,5000) L_0x2143740/d;
L_0x2143920/d .functor AND 1, L_0x21428b0, L_0x2144b10, L_0x2144bb0, L_0x21431d0;
L_0x2143920 .delay 1 (5000,5000,5000) L_0x2143920/d;
L_0x2143af0/d .functor AND 1, L_0x2141f70, L_0x2142f70, L_0x2143110, L_0x2144c50;
L_0x2143af0 .delay 1 (5000,5000,5000) L_0x2143af0/d;
L_0x2143d00/d .functor AND 1, L_0x21420d0, L_0x2144b10, L_0x2143110, L_0x2144c50;
L_0x2143d00 .delay 1 (5000,5000,5000) L_0x2143d00/d;
L_0x2143a80/d .functor AND 1, L_0x2142420, L_0x2142f70, L_0x2144bb0, L_0x2144c50;
L_0x2143a80 .delay 1 (5000,5000,5000) L_0x2143a80/d;
L_0x2144110/d .functor AND 1, L_0x2142230, L_0x2144b10, L_0x2144bb0, L_0x2144c50;
L_0x2144110 .delay 1 (5000,5000,5000) L_0x2144110/d;
L_0x21442e0/0/0 .functor OR 1, L_0x2143380, L_0x2143530, L_0x2143740, L_0x2143af0;
L_0x21442e0/0/4 .functor OR 1, L_0x2143d00, L_0x2143a80, L_0x2144110, L_0x2143920;
L_0x21442e0/d .functor OR 1, L_0x21442e0/0/0, L_0x21442e0/0/4, C4<0>, C4<0>;
L_0x21442e0 .delay 1 (5000,5000,5000) L_0x21442e0/d;
v0x20e74f0_0 .net "a", 0 0, L_0x21446d0;  1 drivers
v0x20e75b0_0 .net "addSub", 0 0, L_0x21428b0;  1 drivers
v0x20e7680_0 .net "andRes", 0 0, L_0x2141f70;  1 drivers
v0x20e7750_0 .net "b", 0 0, L_0x2144830;  1 drivers
v0x20e7820_0 .net "carryIn", 0 0, L_0x21449e0;  1 drivers
v0x20e78c0_0 .net "carryOut", 0 0, L_0x2142d70;  1 drivers
v0x20e7990_0 .net "initialResult", 0 0, L_0x21442e0;  1 drivers
v0x20e7a30_0 .net "isAdd", 0 0, L_0x2143380;  1 drivers
v0x20e7ad0_0 .net "isAnd", 0 0, L_0x2143af0;  1 drivers
v0x20e7c00_0 .net "isNand", 0 0, L_0x2143d00;  1 drivers
v0x20e7ca0_0 .net "isNor", 0 0, L_0x2143a80;  1 drivers
v0x20e7d40_0 .net "isOr", 0 0, L_0x2144110;  1 drivers
v0x20e7e00_0 .net "isSLT", 0 0, L_0x2143920;  1 drivers
v0x20e7ec0_0 .net "isSub", 0 0, L_0x2143530;  1 drivers
v0x20e7f80_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20e8050_0 .net "isXor", 0 0, L_0x2143740;  1 drivers
v0x20e80f0_0 .net "nandRes", 0 0, L_0x21420d0;  1 drivers
v0x20e82a0_0 .net "norRes", 0 0, L_0x2142420;  1 drivers
v0x20e8340_0 .net "orRes", 0 0, L_0x2142230;  1 drivers
v0x20e83e0_0 .net "s0", 0 0, L_0x2144b10;  1 drivers
v0x20e8480_0 .net "s0inv", 0 0, L_0x2142f70;  1 drivers
v0x20e8540_0 .net "s1", 0 0, L_0x2144bb0;  1 drivers
v0x20e8600_0 .net "s1inv", 0 0, L_0x2143110;  1 drivers
v0x20e86c0_0 .net "s2", 0 0, L_0x2144c50;  1 drivers
v0x20e8780_0 .net "s2inv", 0 0, L_0x21431d0;  1 drivers
v0x20e8840_0 .net "xorRes", 0 0, L_0x21424e0;  1 drivers
S_0x2003e70 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x201b4a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2142640/d .functor XOR 1, L_0x2144830, L_0x219a630, C4<0>, C4<0>;
L_0x2142640 .delay 1 (5000,5000,5000) L_0x2142640/d;
L_0x2142700/d .functor XOR 1, L_0x21446d0, L_0x2142640, C4<0>, C4<0>;
L_0x2142700 .delay 1 (5000,5000,5000) L_0x2142700/d;
L_0x21428b0/d .functor XOR 1, L_0x2142700, L_0x21449e0, C4<0>, C4<0>;
L_0x21428b0 .delay 1 (5000,5000,5000) L_0x21428b0/d;
L_0x2142ab0/d .functor AND 1, L_0x21446d0, L_0x2142640, C4<1>, C4<1>;
L_0x2142ab0 .delay 1 (5000,5000,5000) L_0x2142ab0/d;
L_0x21422a0/d .functor AND 1, L_0x2142700, L_0x21449e0, C4<1>, C4<1>;
L_0x21422a0 .delay 1 (5000,5000,5000) L_0x21422a0/d;
L_0x2142d70/d .functor OR 1, L_0x2142ab0, L_0x21422a0, C4<0>, C4<0>;
L_0x2142d70 .delay 1 (5000,5000,5000) L_0x2142d70/d;
v0x1ffe730_0 .net "AandB", 0 0, L_0x2142ab0;  1 drivers
v0x20e6c40_0 .net "BxorSub", 0 0, L_0x2142640;  1 drivers
v0x20e6d00_0 .net "a", 0 0, L_0x21446d0;  alias, 1 drivers
v0x20e6dd0_0 .net "b", 0 0, L_0x2144830;  alias, 1 drivers
v0x20e6e90_0 .net "carryin", 0 0, L_0x21449e0;  alias, 1 drivers
v0x20e6fa0_0 .net "carryout", 0 0, L_0x2142d70;  alias, 1 drivers
v0x20e7060_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20e7120_0 .net "res", 0 0, L_0x21428b0;  alias, 1 drivers
v0x20e71e0_0 .net "xAorB", 0 0, L_0x2142700;  1 drivers
v0x20e7330_0 .net "xAorBandCin", 0 0, L_0x21422a0;  1 drivers
S_0x20e8a20 .scope generate, "genblk1[1]" "genblk1[1]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20e8be0 .param/l "i" 0 3 150, +C4<01>;
S_0x20e8ca0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20e8a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2144d80/d .functor AND 1, L_0x21471a0, L_0x2147300, C4<1>, C4<1>;
L_0x2144d80 .delay 1 (5000,5000,5000) L_0x2144d80/d;
L_0x2144e90/d .functor NAND 1, L_0x21471a0, L_0x2147300, C4<1>, C4<1>;
L_0x2144e90 .delay 1 (5000,5000,5000) L_0x2144e90/d;
L_0x2144ff0/d .functor OR 1, L_0x21471a0, L_0x2147300, C4<0>, C4<0>;
L_0x2144ff0 .delay 1 (5000,5000,5000) L_0x2144ff0/d;
L_0x2145180/d .functor NOR 1, L_0x21471a0, L_0x2147300, C4<0>, C4<0>;
L_0x2145180 .delay 1 (5000,5000,5000) L_0x2145180/d;
L_0x2145240/d .functor XOR 1, L_0x21471a0, L_0x2147300, C4<0>, C4<0>;
L_0x2145240 .delay 1 (5000,5000,5000) L_0x2145240/d;
L_0x2145ca0/d .functor NOT 1, L_0x2147540, C4<0>, C4<0>, C4<0>;
L_0x2145ca0 .delay 1 (5000,5000,5000) L_0x2145ca0/d;
L_0x2145e00/d .functor NOT 1, L_0x21475e0, C4<0>, C4<0>, C4<0>;
L_0x2145e00 .delay 1 (5000,5000,5000) L_0x2145e00/d;
L_0x2145ec0/d .functor NOT 1, L_0x2147680, C4<0>, C4<0>, C4<0>;
L_0x2145ec0 .delay 1 (5000,5000,5000) L_0x2145ec0/d;
L_0x2146070/d .functor AND 1, L_0x21455c0, L_0x2145ca0, L_0x2145e00, L_0x2145ec0;
L_0x2146070 .delay 1 (5000,5000,5000) L_0x2146070/d;
L_0x2146220/d .functor AND 1, L_0x21455c0, L_0x2147540, L_0x2145e00, L_0x2145ec0;
L_0x2146220 .delay 1 (5000,5000,5000) L_0x2146220/d;
L_0x21463d0/d .functor AND 1, L_0x2145240, L_0x2145ca0, L_0x21475e0, L_0x2145ec0;
L_0x21463d0 .delay 1 (5000,5000,5000) L_0x21463d0/d;
L_0x21465c0/d .functor AND 1, L_0x21455c0, L_0x2147540, L_0x21475e0, L_0x2145ec0;
L_0x21465c0 .delay 1 (5000,5000,5000) L_0x21465c0/d;
L_0x21466f0/d .functor AND 1, L_0x2144d80, L_0x2145ca0, L_0x2145e00, L_0x2147680;
L_0x21466f0 .delay 1 (5000,5000,5000) L_0x21466f0/d;
L_0x2146950/d .functor AND 1, L_0x2144e90, L_0x2147540, L_0x2145e00, L_0x2147680;
L_0x2146950 .delay 1 (5000,5000,5000) L_0x2146950/d;
L_0x2146680/d .functor AND 1, L_0x2145180, L_0x2145ca0, L_0x21475e0, L_0x2147680;
L_0x2146680 .delay 1 (5000,5000,5000) L_0x2146680/d;
L_0x2146cb0/d .functor AND 1, L_0x2144ff0, L_0x2147540, L_0x21475e0, L_0x2147680;
L_0x2146cb0 .delay 1 (5000,5000,5000) L_0x2146cb0/d;
L_0x2146e50/0/0 .functor OR 1, L_0x2146070, L_0x2146220, L_0x21463d0, L_0x21466f0;
L_0x2146e50/0/4 .functor OR 1, L_0x2146950, L_0x2146680, L_0x2146cb0, L_0x21465c0;
L_0x2146e50/d .functor OR 1, L_0x2146e50/0/0, L_0x2146e50/0/4, C4<0>, C4<0>;
L_0x2146e50 .delay 1 (5000,5000,5000) L_0x2146e50/d;
v0x20e9bf0_0 .net "a", 0 0, L_0x21471a0;  1 drivers
v0x20e9cb0_0 .net "addSub", 0 0, L_0x21455c0;  1 drivers
v0x20e9d50_0 .net "andRes", 0 0, L_0x2144d80;  1 drivers
v0x20e9e20_0 .net "b", 0 0, L_0x2147300;  1 drivers
v0x20e9ef0_0 .net "carryIn", 0 0, L_0x21450b0;  1 drivers
v0x20e9f90_0 .net "carryOut", 0 0, L_0x2145aa0;  1 drivers
v0x20ea060_0 .net "initialResult", 0 0, L_0x2146e50;  1 drivers
v0x20ea100_0 .net "isAdd", 0 0, L_0x2146070;  1 drivers
v0x20ea1a0_0 .net "isAnd", 0 0, L_0x21466f0;  1 drivers
v0x20ea2d0_0 .net "isNand", 0 0, L_0x2146950;  1 drivers
v0x20ea370_0 .net "isNor", 0 0, L_0x2146680;  1 drivers
v0x20ea410_0 .net "isOr", 0 0, L_0x2146cb0;  1 drivers
v0x20ea4d0_0 .net "isSLT", 0 0, L_0x21465c0;  1 drivers
v0x20ea590_0 .net "isSub", 0 0, L_0x2146220;  1 drivers
v0x20ea650_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20ea6f0_0 .net "isXor", 0 0, L_0x21463d0;  1 drivers
v0x20ea7b0_0 .net "nandRes", 0 0, L_0x2144e90;  1 drivers
v0x20ea960_0 .net "norRes", 0 0, L_0x2145180;  1 drivers
v0x20eaa00_0 .net "orRes", 0 0, L_0x2144ff0;  1 drivers
v0x20eaaa0_0 .net "s0", 0 0, L_0x2147540;  1 drivers
v0x20eab40_0 .net "s0inv", 0 0, L_0x2145ca0;  1 drivers
v0x20eac00_0 .net "s1", 0 0, L_0x21475e0;  1 drivers
v0x20eacc0_0 .net "s1inv", 0 0, L_0x2145e00;  1 drivers
v0x20ead80_0 .net "s2", 0 0, L_0x2147680;  1 drivers
v0x20eae40_0 .net "s2inv", 0 0, L_0x2145ec0;  1 drivers
v0x20eaf00_0 .net "xorRes", 0 0, L_0x2145240;  1 drivers
S_0x20e8fa0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20e8ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x21453a0/d .functor XOR 1, L_0x2147300, L_0x219a630, C4<0>, C4<0>;
L_0x21453a0 .delay 1 (5000,5000,5000) L_0x21453a0/d;
L_0x2145460/d .functor XOR 1, L_0x21471a0, L_0x21453a0, C4<0>, C4<0>;
L_0x2145460 .delay 1 (5000,5000,5000) L_0x2145460/d;
L_0x21455c0/d .functor XOR 1, L_0x2145460, L_0x21450b0, C4<0>, C4<0>;
L_0x21455c0 .delay 1 (5000,5000,5000) L_0x21455c0/d;
L_0x21457c0/d .functor AND 1, L_0x21471a0, L_0x21453a0, C4<1>, C4<1>;
L_0x21457c0 .delay 1 (5000,5000,5000) L_0x21457c0/d;
L_0x2145a30/d .functor AND 1, L_0x2145460, L_0x21450b0, C4<1>, C4<1>;
L_0x2145a30 .delay 1 (5000,5000,5000) L_0x2145a30/d;
L_0x2145aa0/d .functor OR 1, L_0x21457c0, L_0x2145a30, C4<0>, C4<0>;
L_0x2145aa0 .delay 1 (5000,5000,5000) L_0x2145aa0/d;
v0x20e9230_0 .net "AandB", 0 0, L_0x21457c0;  1 drivers
v0x20e9310_0 .net "BxorSub", 0 0, L_0x21453a0;  1 drivers
v0x20e93d0_0 .net "a", 0 0, L_0x21471a0;  alias, 1 drivers
v0x20e94a0_0 .net "b", 0 0, L_0x2147300;  alias, 1 drivers
v0x20e9560_0 .net "carryin", 0 0, L_0x21450b0;  alias, 1 drivers
v0x20e9670_0 .net "carryout", 0 0, L_0x2145aa0;  alias, 1 drivers
v0x20e9730_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20e9820_0 .net "res", 0 0, L_0x21455c0;  alias, 1 drivers
v0x20e98e0_0 .net "xAorB", 0 0, L_0x2145460;  1 drivers
v0x20e9a30_0 .net "xAorBandCin", 0 0, L_0x2145a30;  1 drivers
S_0x20eb0e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20eb2d0 .param/l "i" 0 3 150, +C4<010>;
S_0x20eb370 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20eb0e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2147720/d .functor AND 1, L_0x2149c80, L_0x2149e70, C4<1>, C4<1>;
L_0x2147720 .delay 1 (5000,5000,5000) L_0x2147720/d;
L_0x2147880/d .functor NAND 1, L_0x2149c80, L_0x2149e70, C4<1>, C4<1>;
L_0x2147880 .delay 1 (5000,5000,5000) L_0x2147880/d;
L_0x21479e0/d .functor OR 1, L_0x2149c80, L_0x2149e70, C4<0>, C4<0>;
L_0x21479e0 .delay 1 (5000,5000,5000) L_0x21479e0/d;
L_0x2147b70/d .functor NOR 1, L_0x2149c80, L_0x2149e70, C4<0>, C4<0>;
L_0x2147b70 .delay 1 (5000,5000,5000) L_0x2147b70/d;
L_0x2147c30/d .functor XOR 1, L_0x2149c80, L_0x2149e70, C4<0>, C4<0>;
L_0x2147c30 .delay 1 (5000,5000,5000) L_0x2147c30/d;
L_0x2148640/d .functor NOT 1, L_0x214a150, C4<0>, C4<0>, C4<0>;
L_0x2148640 .delay 1 (5000,5000,5000) L_0x2148640/d;
L_0x21487a0/d .functor NOT 1, L_0x214a300, C4<0>, C4<0>, C4<0>;
L_0x21487a0 .delay 1 (5000,5000,5000) L_0x21487a0/d;
L_0x2148860/d .functor NOT 1, L_0x214a3a0, C4<0>, C4<0>, C4<0>;
L_0x2148860 .delay 1 (5000,5000,5000) L_0x2148860/d;
L_0x2148a10/d .functor AND 1, L_0x2147f60, L_0x2148640, L_0x21487a0, L_0x2148860;
L_0x2148a10 .delay 1 (5000,5000,5000) L_0x2148a10/d;
L_0x2148bc0/d .functor AND 1, L_0x2147f60, L_0x214a150, L_0x21487a0, L_0x2148860;
L_0x2148bc0 .delay 1 (5000,5000,5000) L_0x2148bc0/d;
L_0x2148dd0/d .functor AND 1, L_0x2147c30, L_0x2148640, L_0x214a300, L_0x2148860;
L_0x2148dd0 .delay 1 (5000,5000,5000) L_0x2148dd0/d;
L_0x2148fb0/d .functor AND 1, L_0x2147f60, L_0x214a150, L_0x214a300, L_0x2148860;
L_0x2148fb0 .delay 1 (5000,5000,5000) L_0x2148fb0/d;
L_0x2149180/d .functor AND 1, L_0x2147720, L_0x2148640, L_0x21487a0, L_0x214a3a0;
L_0x2149180 .delay 1 (5000,5000,5000) L_0x2149180/d;
L_0x2149360/d .functor AND 1, L_0x2147880, L_0x214a150, L_0x21487a0, L_0x214a3a0;
L_0x2149360 .delay 1 (5000,5000,5000) L_0x2149360/d;
L_0x2149110/d .functor AND 1, L_0x2147b70, L_0x2148640, L_0x214a300, L_0x214a3a0;
L_0x2149110 .delay 1 (5000,5000,5000) L_0x2149110/d;
L_0x21496f0/d .functor AND 1, L_0x21479e0, L_0x214a150, L_0x214a300, L_0x214a3a0;
L_0x21496f0 .delay 1 (5000,5000,5000) L_0x21496f0/d;
L_0x2149890/0/0 .functor OR 1, L_0x2148a10, L_0x2148bc0, L_0x2148dd0, L_0x2149180;
L_0x2149890/0/4 .functor OR 1, L_0x2149360, L_0x2149110, L_0x21496f0, L_0x2148fb0;
L_0x2149890/d .functor OR 1, L_0x2149890/0/0, L_0x2149890/0/4, C4<0>, C4<0>;
L_0x2149890 .delay 1 (5000,5000,5000) L_0x2149890/d;
v0x20ec300_0 .net "a", 0 0, L_0x2149c80;  1 drivers
v0x20ec3c0_0 .net "addSub", 0 0, L_0x2147f60;  1 drivers
v0x20ec490_0 .net "andRes", 0 0, L_0x2147720;  1 drivers
v0x20ec560_0 .net "b", 0 0, L_0x2149e70;  1 drivers
v0x20ec630_0 .net "carryIn", 0 0, L_0x214a020;  1 drivers
v0x20ec6d0_0 .net "carryOut", 0 0, L_0x2148440;  1 drivers
v0x20ec7a0_0 .net "initialResult", 0 0, L_0x2149890;  1 drivers
v0x20ec840_0 .net "isAdd", 0 0, L_0x2148a10;  1 drivers
v0x20ec8e0_0 .net "isAnd", 0 0, L_0x2149180;  1 drivers
v0x20eca10_0 .net "isNand", 0 0, L_0x2149360;  1 drivers
v0x20ecab0_0 .net "isNor", 0 0, L_0x2149110;  1 drivers
v0x20ecb50_0 .net "isOr", 0 0, L_0x21496f0;  1 drivers
v0x20ecc10_0 .net "isSLT", 0 0, L_0x2148fb0;  1 drivers
v0x20eccd0_0 .net "isSub", 0 0, L_0x2148bc0;  1 drivers
v0x20ecd90_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20ece30_0 .net "isXor", 0 0, L_0x2148dd0;  1 drivers
v0x20ecef0_0 .net "nandRes", 0 0, L_0x2147880;  1 drivers
v0x20ed0a0_0 .net "norRes", 0 0, L_0x2147b70;  1 drivers
v0x20ed140_0 .net "orRes", 0 0, L_0x21479e0;  1 drivers
v0x20ed1e0_0 .net "s0", 0 0, L_0x214a150;  1 drivers
v0x20ed280_0 .net "s0inv", 0 0, L_0x2148640;  1 drivers
v0x20ed340_0 .net "s1", 0 0, L_0x214a300;  1 drivers
v0x20ed400_0 .net "s1inv", 0 0, L_0x21487a0;  1 drivers
v0x20ed4c0_0 .net "s2", 0 0, L_0x214a3a0;  1 drivers
v0x20ed580_0 .net "s2inv", 0 0, L_0x2148860;  1 drivers
v0x20ed640_0 .net "xorRes", 0 0, L_0x2147c30;  1 drivers
S_0x20eb670 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20eb370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2147d90/d .functor XOR 1, L_0x2149e70, L_0x219a630, C4<0>, C4<0>;
L_0x2147d90 .delay 1 (5000,5000,5000) L_0x2147d90/d;
L_0x2147e00/d .functor XOR 1, L_0x2149c80, L_0x2147d90, C4<0>, C4<0>;
L_0x2147e00 .delay 1 (5000,5000,5000) L_0x2147e00/d;
L_0x2147f60/d .functor XOR 1, L_0x2147e00, L_0x214a020, C4<0>, C4<0>;
L_0x2147f60 .delay 1 (5000,5000,5000) L_0x2147f60/d;
L_0x2148160/d .functor AND 1, L_0x2149c80, L_0x2147d90, C4<1>, C4<1>;
L_0x2148160 .delay 1 (5000,5000,5000) L_0x2148160/d;
L_0x21483d0/d .functor AND 1, L_0x2147e00, L_0x214a020, C4<1>, C4<1>;
L_0x21483d0 .delay 1 (5000,5000,5000) L_0x21483d0/d;
L_0x2148440/d .functor OR 1, L_0x2148160, L_0x21483d0, C4<0>, C4<0>;
L_0x2148440 .delay 1 (5000,5000,5000) L_0x2148440/d;
v0x20eb900_0 .net "AandB", 0 0, L_0x2148160;  1 drivers
v0x20eb9e0_0 .net "BxorSub", 0 0, L_0x2147d90;  1 drivers
v0x20ebaa0_0 .net "a", 0 0, L_0x2149c80;  alias, 1 drivers
v0x20ebb70_0 .net "b", 0 0, L_0x2149e70;  alias, 1 drivers
v0x20ebc30_0 .net "carryin", 0 0, L_0x214a020;  alias, 1 drivers
v0x20ebd40_0 .net "carryout", 0 0, L_0x2148440;  alias, 1 drivers
v0x20ebe00_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20ebf30_0 .net "res", 0 0, L_0x2147f60;  alias, 1 drivers
v0x20ebff0_0 .net "xAorB", 0 0, L_0x2147e00;  1 drivers
v0x20ec140_0 .net "xAorBandCin", 0 0, L_0x21483d0;  1 drivers
S_0x20ed820 .scope generate, "genblk1[3]" "genblk1[3]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20e97d0 .param/l "i" 0 3 150, +C4<011>;
S_0x20eda50 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20ed820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2147240/d .functor AND 1, L_0x214c7a0, L_0x214c900, C4<1>, C4<1>;
L_0x2147240 .delay 1 (5000,5000,5000) L_0x2147240/d;
L_0x2149550/d .functor NAND 1, L_0x214c7a0, L_0x214c900, C4<1>, C4<1>;
L_0x2149550 .delay 1 (5000,5000,5000) L_0x2149550/d;
L_0x214a4e0/d .functor OR 1, L_0x214c7a0, L_0x214c900, C4<0>, C4<0>;
L_0x214a4e0 .delay 1 (5000,5000,5000) L_0x214a4e0/d;
L_0x214a6d0/d .functor NOR 1, L_0x214c7a0, L_0x214c900, C4<0>, C4<0>;
L_0x214a6d0 .delay 1 (5000,5000,5000) L_0x214a6d0/d;
L_0x214a790/d .functor XOR 1, L_0x214c7a0, L_0x214c900, C4<0>, C4<0>;
L_0x214a790 .delay 1 (5000,5000,5000) L_0x214a790/d;
L_0x214b1d0/d .functor NOT 1, L_0x214cbf0, C4<0>, C4<0>, C4<0>;
L_0x214b1d0 .delay 1 (5000,5000,5000) L_0x214b1d0/d;
L_0x20eeff0/d .functor NOT 1, L_0x214cab0, C4<0>, C4<0>, C4<0>;
L_0x20eeff0 .delay 1 (5000,5000,5000) L_0x20eeff0/d;
L_0x214b380/d .functor NOT 1, L_0x214cd50, C4<0>, C4<0>, C4<0>;
L_0x214b380 .delay 1 (5000,5000,5000) L_0x214b380/d;
L_0x214b530/d .functor AND 1, L_0x214ab10, L_0x214b1d0, L_0x20eeff0, L_0x214b380;
L_0x214b530 .delay 1 (5000,5000,5000) L_0x214b530/d;
L_0x214b6e0/d .functor AND 1, L_0x214ab10, L_0x214cbf0, L_0x20eeff0, L_0x214b380;
L_0x214b6e0 .delay 1 (5000,5000,5000) L_0x214b6e0/d;
L_0x214b8f0/d .functor AND 1, L_0x214a790, L_0x214b1d0, L_0x214cab0, L_0x214b380;
L_0x214b8f0 .delay 1 (5000,5000,5000) L_0x214b8f0/d;
L_0x214bad0/d .functor AND 1, L_0x214ab10, L_0x214cbf0, L_0x214cab0, L_0x214b380;
L_0x214bad0 .delay 1 (5000,5000,5000) L_0x214bad0/d;
L_0x214bca0/d .functor AND 1, L_0x2147240, L_0x214b1d0, L_0x20eeff0, L_0x214cd50;
L_0x214bca0 .delay 1 (5000,5000,5000) L_0x214bca0/d;
L_0x214be80/d .functor AND 1, L_0x2149550, L_0x214cbf0, L_0x20eeff0, L_0x214cd50;
L_0x214be80 .delay 1 (5000,5000,5000) L_0x214be80/d;
L_0x214bc30/d .functor AND 1, L_0x214a6d0, L_0x214b1d0, L_0x214cab0, L_0x214cd50;
L_0x214bc30 .delay 1 (5000,5000,5000) L_0x214bc30/d;
L_0x214c210/d .functor AND 1, L_0x214a4e0, L_0x214cbf0, L_0x214cab0, L_0x214cd50;
L_0x214c210 .delay 1 (5000,5000,5000) L_0x214c210/d;
L_0x214c3b0/0/0 .functor OR 1, L_0x214b530, L_0x214b6e0, L_0x214b8f0, L_0x214bca0;
L_0x214c3b0/0/4 .functor OR 1, L_0x214be80, L_0x214bc30, L_0x214c210, L_0x214bad0;
L_0x214c3b0/d .functor OR 1, L_0x214c3b0/0/0, L_0x214c3b0/0/4, C4<0>, C4<0>;
L_0x214c3b0 .delay 1 (5000,5000,5000) L_0x214c3b0/d;
v0x20ee950_0 .net "a", 0 0, L_0x214c7a0;  1 drivers
v0x20eea10_0 .net "addSub", 0 0, L_0x214ab10;  1 drivers
v0x20eeae0_0 .net "andRes", 0 0, L_0x2147240;  1 drivers
v0x20eebb0_0 .net "b", 0 0, L_0x214c900;  1 drivers
v0x20eec80_0 .net "carryIn", 0 0, L_0x214a440;  1 drivers
v0x20eed20_0 .net "carryOut", 0 0, L_0x214afd0;  1 drivers
v0x20eedf0_0 .net "initialResult", 0 0, L_0x214c3b0;  1 drivers
v0x20eee90_0 .net "isAdd", 0 0, L_0x214b530;  1 drivers
v0x20eef30_0 .net "isAnd", 0 0, L_0x214bca0;  1 drivers
v0x20ef060_0 .net "isNand", 0 0, L_0x214be80;  1 drivers
v0x20ef100_0 .net "isNor", 0 0, L_0x214bc30;  1 drivers
v0x20ef1a0_0 .net "isOr", 0 0, L_0x214c210;  1 drivers
v0x20ef260_0 .net "isSLT", 0 0, L_0x214bad0;  1 drivers
v0x20ef320_0 .net "isSub", 0 0, L_0x214b6e0;  1 drivers
v0x20ef3e0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20ef480_0 .net "isXor", 0 0, L_0x214b8f0;  1 drivers
v0x20ef540_0 .net "nandRes", 0 0, L_0x2149550;  1 drivers
v0x20ef6f0_0 .net "norRes", 0 0, L_0x214a6d0;  1 drivers
v0x20ef790_0 .net "orRes", 0 0, L_0x214a4e0;  1 drivers
v0x20ef830_0 .net "s0", 0 0, L_0x214cbf0;  1 drivers
v0x20ef8d0_0 .net "s0inv", 0 0, L_0x214b1d0;  1 drivers
v0x20ef990_0 .net "s1", 0 0, L_0x214cab0;  1 drivers
v0x20efa50_0 .net "s1inv", 0 0, L_0x20eeff0;  1 drivers
v0x20efb10_0 .net "s2", 0 0, L_0x214cd50;  1 drivers
v0x20efbd0_0 .net "s2inv", 0 0, L_0x214b380;  1 drivers
v0x20efc90_0 .net "xorRes", 0 0, L_0x214a790;  1 drivers
S_0x20edd50 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20eda50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x214a8f0/d .functor XOR 1, L_0x214c900, L_0x219a630, C4<0>, C4<0>;
L_0x214a8f0 .delay 1 (5000,5000,5000) L_0x214a8f0/d;
L_0x214a9b0/d .functor XOR 1, L_0x214c7a0, L_0x214a8f0, C4<0>, C4<0>;
L_0x214a9b0 .delay 1 (5000,5000,5000) L_0x214a9b0/d;
L_0x214ab10/d .functor XOR 1, L_0x214a9b0, L_0x214a440, C4<0>, C4<0>;
L_0x214ab10 .delay 1 (5000,5000,5000) L_0x214ab10/d;
L_0x214ad10/d .functor AND 1, L_0x214c7a0, L_0x214a8f0, C4<1>, C4<1>;
L_0x214ad10 .delay 1 (5000,5000,5000) L_0x214ad10/d;
L_0x214a550/d .functor AND 1, L_0x214a9b0, L_0x214a440, C4<1>, C4<1>;
L_0x214a550 .delay 1 (5000,5000,5000) L_0x214a550/d;
L_0x214afd0/d .functor OR 1, L_0x214ad10, L_0x214a550, C4<0>, C4<0>;
L_0x214afd0 .delay 1 (5000,5000,5000) L_0x214afd0/d;
v0x20edfe0_0 .net "AandB", 0 0, L_0x214ad10;  1 drivers
v0x20ee0c0_0 .net "BxorSub", 0 0, L_0x214a8f0;  1 drivers
v0x20ee180_0 .net "a", 0 0, L_0x214c7a0;  alias, 1 drivers
v0x20ee250_0 .net "b", 0 0, L_0x214c900;  alias, 1 drivers
v0x20ee310_0 .net "carryin", 0 0, L_0x214a440;  alias, 1 drivers
v0x20ee420_0 .net "carryout", 0 0, L_0x214afd0;  alias, 1 drivers
v0x20ee4e0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20ee580_0 .net "res", 0 0, L_0x214ab10;  alias, 1 drivers
v0x20ee640_0 .net "xAorB", 0 0, L_0x214a9b0;  1 drivers
v0x20ee790_0 .net "xAorBandCin", 0 0, L_0x214a550;  1 drivers
S_0x20efe70 .scope generate, "genblk1[4]" "genblk1[4]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20f0080 .param/l "i" 0 3 150, +C4<0100>;
S_0x20f0140 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20efe70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x214c840/d .functor AND 1, L_0x214f220, L_0x214f380, C4<1>, C4<1>;
L_0x214c840 .delay 1 (5000,5000,5000) L_0x214c840/d;
L_0x214c070/d .functor NAND 1, L_0x214f220, L_0x214f380, C4<1>, C4<1>;
L_0x214c070 .delay 1 (5000,5000,5000) L_0x214c070/d;
L_0x214cf10/d .functor OR 1, L_0x214f220, L_0x214f380, C4<0>, C4<0>;
L_0x214cf10 .delay 1 (5000,5000,5000) L_0x214cf10/d;
L_0x214d100/d .functor NOR 1, L_0x214f220, L_0x214f380, C4<0>, C4<0>;
L_0x214d100 .delay 1 (5000,5000,5000) L_0x214d100/d;
L_0x214d1c0/d .functor XOR 1, L_0x214f220, L_0x214f380, C4<0>, C4<0>;
L_0x214d1c0 .delay 1 (5000,5000,5000) L_0x214d1c0/d;
L_0x214dc50/d .functor NOT 1, L_0x214f610, C4<0>, C4<0>, C4<0>;
L_0x214dc50 .delay 1 (5000,5000,5000) L_0x214dc50/d;
L_0x20f1740/d .functor NOT 1, L_0x214f530, C4<0>, C4<0>, C4<0>;
L_0x20f1740 .delay 1 (5000,5000,5000) L_0x20f1740/d;
L_0x214de00/d .functor NOT 1, L_0x214f7a0, C4<0>, C4<0>, C4<0>;
L_0x214de00 .delay 1 (5000,5000,5000) L_0x214de00/d;
L_0x214dfb0/d .functor AND 1, L_0x214d590, L_0x214dc50, L_0x20f1740, L_0x214de00;
L_0x214dfb0 .delay 1 (5000,5000,5000) L_0x214dfb0/d;
L_0x214e160/d .functor AND 1, L_0x214d590, L_0x214f610, L_0x20f1740, L_0x214de00;
L_0x214e160 .delay 1 (5000,5000,5000) L_0x214e160/d;
L_0x214e370/d .functor AND 1, L_0x214d1c0, L_0x214dc50, L_0x214f530, L_0x214de00;
L_0x214e370 .delay 1 (5000,5000,5000) L_0x214e370/d;
L_0x214e550/d .functor AND 1, L_0x214d590, L_0x214f610, L_0x214f530, L_0x214de00;
L_0x214e550 .delay 1 (5000,5000,5000) L_0x214e550/d;
L_0x214e720/d .functor AND 1, L_0x214c840, L_0x214dc50, L_0x20f1740, L_0x214f7a0;
L_0x214e720 .delay 1 (5000,5000,5000) L_0x214e720/d;
L_0x214e900/d .functor AND 1, L_0x214c070, L_0x214f610, L_0x20f1740, L_0x214f7a0;
L_0x214e900 .delay 1 (5000,5000,5000) L_0x214e900/d;
L_0x214e6b0/d .functor AND 1, L_0x214d100, L_0x214dc50, L_0x214f530, L_0x214f7a0;
L_0x214e6b0 .delay 1 (5000,5000,5000) L_0x214e6b0/d;
L_0x214ec90/d .functor AND 1, L_0x214cf10, L_0x214f610, L_0x214f530, L_0x214f7a0;
L_0x214ec90 .delay 1 (5000,5000,5000) L_0x214ec90/d;
L_0x214ee30/0/0 .functor OR 1, L_0x214dfb0, L_0x214e160, L_0x214e370, L_0x214e720;
L_0x214ee30/0/4 .functor OR 1, L_0x214e900, L_0x214e6b0, L_0x214ec90, L_0x214e550;
L_0x214ee30/d .functor OR 1, L_0x214ee30/0/0, L_0x214ee30/0/4, C4<0>, C4<0>;
L_0x214ee30 .delay 1 (5000,5000,5000) L_0x214ee30/d;
v0x20f10a0_0 .net "a", 0 0, L_0x214f220;  1 drivers
v0x20f1160_0 .net "addSub", 0 0, L_0x214d590;  1 drivers
v0x20f1230_0 .net "andRes", 0 0, L_0x214c840;  1 drivers
v0x20f1300_0 .net "b", 0 0, L_0x214f380;  1 drivers
v0x20f13d0_0 .net "carryIn", 0 0, L_0x214cdf0;  1 drivers
v0x20f1470_0 .net "carryOut", 0 0, L_0x214da50;  1 drivers
v0x20f1540_0 .net "initialResult", 0 0, L_0x214ee30;  1 drivers
v0x20f15e0_0 .net "isAdd", 0 0, L_0x214dfb0;  1 drivers
v0x20f1680_0 .net "isAnd", 0 0, L_0x214e720;  1 drivers
v0x20f17b0_0 .net "isNand", 0 0, L_0x214e900;  1 drivers
v0x20f1850_0 .net "isNor", 0 0, L_0x214e6b0;  1 drivers
v0x20f18f0_0 .net "isOr", 0 0, L_0x214ec90;  1 drivers
v0x20f19b0_0 .net "isSLT", 0 0, L_0x214e550;  1 drivers
v0x20f1a70_0 .net "isSub", 0 0, L_0x214e160;  1 drivers
v0x20f1b30_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f1bd0_0 .net "isXor", 0 0, L_0x214e370;  1 drivers
v0x20f1c90_0 .net "nandRes", 0 0, L_0x214c070;  1 drivers
v0x20f1e40_0 .net "norRes", 0 0, L_0x214d100;  1 drivers
v0x20f1ee0_0 .net "orRes", 0 0, L_0x214cf10;  1 drivers
v0x20f1f80_0 .net "s0", 0 0, L_0x214f610;  1 drivers
v0x20f2020_0 .net "s0inv", 0 0, L_0x214dc50;  1 drivers
v0x20f20e0_0 .net "s1", 0 0, L_0x214f530;  1 drivers
v0x20f21a0_0 .net "s1inv", 0 0, L_0x20f1740;  1 drivers
v0x20f2260_0 .net "s2", 0 0, L_0x214f7a0;  1 drivers
v0x20f2320_0 .net "s2inv", 0 0, L_0x214de00;  1 drivers
v0x20f23e0_0 .net "xorRes", 0 0, L_0x214d1c0;  1 drivers
S_0x20f0440 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20f0140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x214d320/d .functor XOR 1, L_0x214f380, L_0x219a630, C4<0>, C4<0>;
L_0x214d320 .delay 1 (5000,5000,5000) L_0x214d320/d;
L_0x214d3e0/d .functor XOR 1, L_0x214f220, L_0x214d320, C4<0>, C4<0>;
L_0x214d3e0 .delay 1 (5000,5000,5000) L_0x214d3e0/d;
L_0x214d590/d .functor XOR 1, L_0x214d3e0, L_0x214cdf0, C4<0>, C4<0>;
L_0x214d590 .delay 1 (5000,5000,5000) L_0x214d590/d;
L_0x214d790/d .functor AND 1, L_0x214f220, L_0x214d320, C4<1>, C4<1>;
L_0x214d790 .delay 1 (5000,5000,5000) L_0x214d790/d;
L_0x214cf80/d .functor AND 1, L_0x214d3e0, L_0x214cdf0, C4<1>, C4<1>;
L_0x214cf80 .delay 1 (5000,5000,5000) L_0x214cf80/d;
L_0x214da50/d .functor OR 1, L_0x214d790, L_0x214cf80, C4<0>, C4<0>;
L_0x214da50 .delay 1 (5000,5000,5000) L_0x214da50/d;
v0x20f06d0_0 .net "AandB", 0 0, L_0x214d790;  1 drivers
v0x20f07b0_0 .net "BxorSub", 0 0, L_0x214d320;  1 drivers
v0x20f0870_0 .net "a", 0 0, L_0x214f220;  alias, 1 drivers
v0x20f0910_0 .net "b", 0 0, L_0x214f380;  alias, 1 drivers
v0x20f09d0_0 .net "carryin", 0 0, L_0x214cdf0;  alias, 1 drivers
v0x20f0ae0_0 .net "carryout", 0 0, L_0x214da50;  alias, 1 drivers
v0x20f0ba0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f0d50_0 .net "res", 0 0, L_0x214d590;  alias, 1 drivers
v0x20f0df0_0 .net "xAorB", 0 0, L_0x214d3e0;  1 drivers
v0x20f0f20_0 .net "xAorBandCin", 0 0, L_0x214cf80;  1 drivers
S_0x20f25c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20f2780 .param/l "i" 0 3 150, +C4<0101>;
S_0x20f2840 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20f25c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x214f2c0/d .functor AND 1, L_0x2151db0, L_0x2151f10, C4<1>, C4<1>;
L_0x214f2c0 .delay 1 (5000,5000,5000) L_0x214f2c0/d;
L_0x214eaf0/d .functor NAND 1, L_0x2151db0, L_0x2151f10, C4<1>, C4<1>;
L_0x214eaf0 .delay 1 (5000,5000,5000) L_0x214eaf0/d;
L_0x214faa0/d .functor OR 1, L_0x2151db0, L_0x2151f10, C4<0>, C4<0>;
L_0x214faa0 .delay 1 (5000,5000,5000) L_0x214faa0/d;
L_0x214fc90/d .functor NOR 1, L_0x2151db0, L_0x2151f10, C4<0>, C4<0>;
L_0x214fc90 .delay 1 (5000,5000,5000) L_0x214fc90/d;
L_0x214fd50/d .functor XOR 1, L_0x2151db0, L_0x2151f10, C4<0>, C4<0>;
L_0x214fd50 .delay 1 (5000,5000,5000) L_0x214fd50/d;
L_0x21507e0/d .functor NOT 1, L_0x2152160, C4<0>, C4<0>, C4<0>;
L_0x21507e0 .delay 1 (5000,5000,5000) L_0x21507e0/d;
L_0x20f3de0/d .functor NOT 1, L_0x214a1f0, C4<0>, C4<0>, C4<0>;
L_0x20f3de0 .delay 1 (5000,5000,5000) L_0x20f3de0/d;
L_0x2150990/d .functor NOT 1, L_0x2152320, C4<0>, C4<0>, C4<0>;
L_0x2150990 .delay 1 (5000,5000,5000) L_0x2150990/d;
L_0x2150b40/d .functor AND 1, L_0x2150120, L_0x21507e0, L_0x20f3de0, L_0x2150990;
L_0x2150b40 .delay 1 (5000,5000,5000) L_0x2150b40/d;
L_0x2150cf0/d .functor AND 1, L_0x2150120, L_0x2152160, L_0x20f3de0, L_0x2150990;
L_0x2150cf0 .delay 1 (5000,5000,5000) L_0x2150cf0/d;
L_0x2150f00/d .functor AND 1, L_0x214fd50, L_0x21507e0, L_0x214a1f0, L_0x2150990;
L_0x2150f00 .delay 1 (5000,5000,5000) L_0x2150f00/d;
L_0x21510e0/d .functor AND 1, L_0x2150120, L_0x2152160, L_0x214a1f0, L_0x2150990;
L_0x21510e0 .delay 1 (5000,5000,5000) L_0x21510e0/d;
L_0x21512b0/d .functor AND 1, L_0x214f2c0, L_0x21507e0, L_0x20f3de0, L_0x2152320;
L_0x21512b0 .delay 1 (5000,5000,5000) L_0x21512b0/d;
L_0x2151490/d .functor AND 1, L_0x214eaf0, L_0x2152160, L_0x20f3de0, L_0x2152320;
L_0x2151490 .delay 1 (5000,5000,5000) L_0x2151490/d;
L_0x2151240/d .functor AND 1, L_0x214fc90, L_0x21507e0, L_0x214a1f0, L_0x2152320;
L_0x2151240 .delay 1 (5000,5000,5000) L_0x2151240/d;
L_0x2151820/d .functor AND 1, L_0x214faa0, L_0x2152160, L_0x214a1f0, L_0x2152320;
L_0x2151820 .delay 1 (5000,5000,5000) L_0x2151820/d;
L_0x21519c0/0/0 .functor OR 1, L_0x2150b40, L_0x2150cf0, L_0x2150f00, L_0x21512b0;
L_0x21519c0/0/4 .functor OR 1, L_0x2151490, L_0x2151240, L_0x2151820, L_0x21510e0;
L_0x21519c0/d .functor OR 1, L_0x21519c0/0/0, L_0x21519c0/0/4, C4<0>, C4<0>;
L_0x21519c0 .delay 1 (5000,5000,5000) L_0x21519c0/d;
v0x20f3740_0 .net "a", 0 0, L_0x2151db0;  1 drivers
v0x20f3800_0 .net "addSub", 0 0, L_0x2150120;  1 drivers
v0x20f38d0_0 .net "andRes", 0 0, L_0x214f2c0;  1 drivers
v0x20f39a0_0 .net "b", 0 0, L_0x2151f10;  1 drivers
v0x20f3a70_0 .net "carryIn", 0 0, L_0x21520c0;  1 drivers
v0x20f3b10_0 .net "carryOut", 0 0, L_0x21505e0;  1 drivers
v0x20f3be0_0 .net "initialResult", 0 0, L_0x21519c0;  1 drivers
v0x20f3c80_0 .net "isAdd", 0 0, L_0x2150b40;  1 drivers
v0x20f3d20_0 .net "isAnd", 0 0, L_0x21512b0;  1 drivers
v0x20f3e50_0 .net "isNand", 0 0, L_0x2151490;  1 drivers
v0x20f3ef0_0 .net "isNor", 0 0, L_0x2151240;  1 drivers
v0x20f3f90_0 .net "isOr", 0 0, L_0x2151820;  1 drivers
v0x20f4050_0 .net "isSLT", 0 0, L_0x21510e0;  1 drivers
v0x20f4110_0 .net "isSub", 0 0, L_0x2150cf0;  1 drivers
v0x20f41d0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f4270_0 .net "isXor", 0 0, L_0x2150f00;  1 drivers
v0x20f4330_0 .net "nandRes", 0 0, L_0x214eaf0;  1 drivers
v0x20f44e0_0 .net "norRes", 0 0, L_0x214fc90;  1 drivers
v0x20f4580_0 .net "orRes", 0 0, L_0x214faa0;  1 drivers
v0x20f4620_0 .net "s0", 0 0, L_0x2152160;  1 drivers
v0x20f46c0_0 .net "s0inv", 0 0, L_0x21507e0;  1 drivers
v0x20f4780_0 .net "s1", 0 0, L_0x214a1f0;  1 drivers
v0x20f4840_0 .net "s1inv", 0 0, L_0x20f3de0;  1 drivers
v0x20f4900_0 .net "s2", 0 0, L_0x2152320;  1 drivers
v0x20f49c0_0 .net "s2inv", 0 0, L_0x2150990;  1 drivers
v0x20f4a80_0 .net "xorRes", 0 0, L_0x214fd50;  1 drivers
S_0x20f2b40 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20f2840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x214feb0/d .functor XOR 1, L_0x2151f10, L_0x219a630, C4<0>, C4<0>;
L_0x214feb0 .delay 1 (5000,5000,5000) L_0x214feb0/d;
L_0x214ff70/d .functor XOR 1, L_0x2151db0, L_0x214feb0, C4<0>, C4<0>;
L_0x214ff70 .delay 1 (5000,5000,5000) L_0x214ff70/d;
L_0x2150120/d .functor XOR 1, L_0x214ff70, L_0x21520c0, C4<0>, C4<0>;
L_0x2150120 .delay 1 (5000,5000,5000) L_0x2150120/d;
L_0x2150320/d .functor AND 1, L_0x2151db0, L_0x214feb0, C4<1>, C4<1>;
L_0x2150320 .delay 1 (5000,5000,5000) L_0x2150320/d;
L_0x214fb10/d .functor AND 1, L_0x214ff70, L_0x21520c0, C4<1>, C4<1>;
L_0x214fb10 .delay 1 (5000,5000,5000) L_0x214fb10/d;
L_0x21505e0/d .functor OR 1, L_0x2150320, L_0x214fb10, C4<0>, C4<0>;
L_0x21505e0 .delay 1 (5000,5000,5000) L_0x21505e0/d;
v0x20f2dd0_0 .net "AandB", 0 0, L_0x2150320;  1 drivers
v0x20f2eb0_0 .net "BxorSub", 0 0, L_0x214feb0;  1 drivers
v0x20f2f70_0 .net "a", 0 0, L_0x2151db0;  alias, 1 drivers
v0x20f3040_0 .net "b", 0 0, L_0x2151f10;  alias, 1 drivers
v0x20f3100_0 .net "carryin", 0 0, L_0x21520c0;  alias, 1 drivers
v0x20f3210_0 .net "carryout", 0 0, L_0x21505e0;  alias, 1 drivers
v0x20f32d0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f3370_0 .net "res", 0 0, L_0x2150120;  alias, 1 drivers
v0x20f3430_0 .net "xAorB", 0 0, L_0x214ff70;  1 drivers
v0x20f3580_0 .net "xAorBandCin", 0 0, L_0x214fb10;  1 drivers
S_0x20f4c60 .scope generate, "genblk1[6]" "genblk1[6]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20f4e20 .param/l "i" 0 3 150, +C4<0110>;
S_0x20f4ee0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20f4c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2151e50/d .functor AND 1, L_0x2154800, L_0x2154a70, C4<1>, C4<1>;
L_0x2151e50 .delay 1 (5000,5000,5000) L_0x2151e50/d;
L_0x21522a0/d .functor NAND 1, L_0x2154800, L_0x2154a70, C4<1>, C4<1>;
L_0x21522a0 .delay 1 (5000,5000,5000) L_0x21522a0/d;
L_0x21524f0/d .functor OR 1, L_0x2154800, L_0x2154a70, C4<0>, C4<0>;
L_0x21524f0 .delay 1 (5000,5000,5000) L_0x21524f0/d;
L_0x21526e0/d .functor NOR 1, L_0x2154800, L_0x2154a70, C4<0>, C4<0>;
L_0x21526e0 .delay 1 (5000,5000,5000) L_0x21526e0/d;
L_0x21527a0/d .functor XOR 1, L_0x2154800, L_0x2154a70, C4<0>, C4<0>;
L_0x21527a0 .delay 1 (5000,5000,5000) L_0x21527a0/d;
L_0x2153230/d .functor NOT 1, L_0x2154e70, C4<0>, C4<0>, C4<0>;
L_0x2153230 .delay 1 (5000,5000,5000) L_0x2153230/d;
L_0x20f6480/d .functor NOT 1, L_0x2154d30, C4<0>, C4<0>, C4<0>;
L_0x20f6480 .delay 1 (5000,5000,5000) L_0x20f6480/d;
L_0x21533e0/d .functor NOT 1, L_0x2154dd0, C4<0>, C4<0>, C4<0>;
L_0x21533e0 .delay 1 (5000,5000,5000) L_0x21533e0/d;
L_0x2153590/d .functor AND 1, L_0x2152b70, L_0x2153230, L_0x20f6480, L_0x21533e0;
L_0x2153590 .delay 1 (5000,5000,5000) L_0x2153590/d;
L_0x2153740/d .functor AND 1, L_0x2152b70, L_0x2154e70, L_0x20f6480, L_0x21533e0;
L_0x2153740 .delay 1 (5000,5000,5000) L_0x2153740/d;
L_0x2153950/d .functor AND 1, L_0x21527a0, L_0x2153230, L_0x2154d30, L_0x21533e0;
L_0x2153950 .delay 1 (5000,5000,5000) L_0x2153950/d;
L_0x2153b30/d .functor AND 1, L_0x2152b70, L_0x2154e70, L_0x2154d30, L_0x21533e0;
L_0x2153b30 .delay 1 (5000,5000,5000) L_0x2153b30/d;
L_0x2153d00/d .functor AND 1, L_0x2151e50, L_0x2153230, L_0x20f6480, L_0x2154dd0;
L_0x2153d00 .delay 1 (5000,5000,5000) L_0x2153d00/d;
L_0x2153ee0/d .functor AND 1, L_0x21522a0, L_0x2154e70, L_0x20f6480, L_0x2154dd0;
L_0x2153ee0 .delay 1 (5000,5000,5000) L_0x2153ee0/d;
L_0x2153c90/d .functor AND 1, L_0x21526e0, L_0x2153230, L_0x2154d30, L_0x2154dd0;
L_0x2153c90 .delay 1 (5000,5000,5000) L_0x2153c90/d;
L_0x2154270/d .functor AND 1, L_0x21524f0, L_0x2154e70, L_0x2154d30, L_0x2154dd0;
L_0x2154270 .delay 1 (5000,5000,5000) L_0x2154270/d;
L_0x2154410/0/0 .functor OR 1, L_0x2153590, L_0x2153740, L_0x2153950, L_0x2153d00;
L_0x2154410/0/4 .functor OR 1, L_0x2153ee0, L_0x2153c90, L_0x2154270, L_0x2153b30;
L_0x2154410/d .functor OR 1, L_0x2154410/0/0, L_0x2154410/0/4, C4<0>, C4<0>;
L_0x2154410 .delay 1 (5000,5000,5000) L_0x2154410/d;
v0x20f5de0_0 .net "a", 0 0, L_0x2154800;  1 drivers
v0x20f5ea0_0 .net "addSub", 0 0, L_0x2152b70;  1 drivers
v0x20f5f70_0 .net "andRes", 0 0, L_0x2151e50;  1 drivers
v0x20f6040_0 .net "b", 0 0, L_0x2154a70;  1 drivers
v0x20f6110_0 .net "carryIn", 0 0, L_0x21523c0;  1 drivers
v0x20f61b0_0 .net "carryOut", 0 0, L_0x2153030;  1 drivers
v0x20f6280_0 .net "initialResult", 0 0, L_0x2154410;  1 drivers
v0x20f6320_0 .net "isAdd", 0 0, L_0x2153590;  1 drivers
v0x20f63c0_0 .net "isAnd", 0 0, L_0x2153d00;  1 drivers
v0x20f64f0_0 .net "isNand", 0 0, L_0x2153ee0;  1 drivers
v0x20f6590_0 .net "isNor", 0 0, L_0x2153c90;  1 drivers
v0x20f6630_0 .net "isOr", 0 0, L_0x2154270;  1 drivers
v0x20f66f0_0 .net "isSLT", 0 0, L_0x2153b30;  1 drivers
v0x20f67b0_0 .net "isSub", 0 0, L_0x2153740;  1 drivers
v0x20f6870_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f6910_0 .net "isXor", 0 0, L_0x2153950;  1 drivers
v0x20f69d0_0 .net "nandRes", 0 0, L_0x21522a0;  1 drivers
v0x20f6b80_0 .net "norRes", 0 0, L_0x21526e0;  1 drivers
v0x20f6c20_0 .net "orRes", 0 0, L_0x21524f0;  1 drivers
v0x20f6cc0_0 .net "s0", 0 0, L_0x2154e70;  1 drivers
v0x20f6d60_0 .net "s0inv", 0 0, L_0x2153230;  1 drivers
v0x20f6e20_0 .net "s1", 0 0, L_0x2154d30;  1 drivers
v0x20f6ee0_0 .net "s1inv", 0 0, L_0x20f6480;  1 drivers
v0x20f6fa0_0 .net "s2", 0 0, L_0x2154dd0;  1 drivers
v0x20f7060_0 .net "s2inv", 0 0, L_0x21533e0;  1 drivers
v0x20f7120_0 .net "xorRes", 0 0, L_0x21527a0;  1 drivers
S_0x20f51e0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20f4ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2152900/d .functor XOR 1, L_0x2154a70, L_0x219a630, C4<0>, C4<0>;
L_0x2152900 .delay 1 (5000,5000,5000) L_0x2152900/d;
L_0x21529c0/d .functor XOR 1, L_0x2154800, L_0x2152900, C4<0>, C4<0>;
L_0x21529c0 .delay 1 (5000,5000,5000) L_0x21529c0/d;
L_0x2152b70/d .functor XOR 1, L_0x21529c0, L_0x21523c0, C4<0>, C4<0>;
L_0x2152b70 .delay 1 (5000,5000,5000) L_0x2152b70/d;
L_0x2152d70/d .functor AND 1, L_0x2154800, L_0x2152900, C4<1>, C4<1>;
L_0x2152d70 .delay 1 (5000,5000,5000) L_0x2152d70/d;
L_0x2152560/d .functor AND 1, L_0x21529c0, L_0x21523c0, C4<1>, C4<1>;
L_0x2152560 .delay 1 (5000,5000,5000) L_0x2152560/d;
L_0x2153030/d .functor OR 1, L_0x2152d70, L_0x2152560, C4<0>, C4<0>;
L_0x2153030 .delay 1 (5000,5000,5000) L_0x2153030/d;
v0x20f5470_0 .net "AandB", 0 0, L_0x2152d70;  1 drivers
v0x20f5550_0 .net "BxorSub", 0 0, L_0x2152900;  1 drivers
v0x20f5610_0 .net "a", 0 0, L_0x2154800;  alias, 1 drivers
v0x20f56e0_0 .net "b", 0 0, L_0x2154a70;  alias, 1 drivers
v0x20f57a0_0 .net "carryin", 0 0, L_0x21523c0;  alias, 1 drivers
v0x20f58b0_0 .net "carryout", 0 0, L_0x2153030;  alias, 1 drivers
v0x20f5970_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f5a10_0 .net "res", 0 0, L_0x2152b70;  alias, 1 drivers
v0x20f5ad0_0 .net "xAorB", 0 0, L_0x21529c0;  1 drivers
v0x20f5c20_0 .net "xAorBandCin", 0 0, L_0x2152560;  1 drivers
S_0x20f7300 .scope generate, "genblk1[7]" "genblk1[7]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20f74c0 .param/l "i" 0 3 150, +C4<0111>;
S_0x20f7580 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20f7300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x21548a0/d .functor AND 1, L_0x2157380, L_0x21574e0, C4<1>, C4<1>;
L_0x21548a0 .delay 1 (5000,5000,5000) L_0x21548a0/d;
L_0x2147af0/d .functor NAND 1, L_0x2157380, L_0x21574e0, C4<1>, C4<1>;
L_0x2147af0 .delay 1 (5000,5000,5000) L_0x2147af0/d;
L_0x2155070/d .functor OR 1, L_0x2157380, L_0x21574e0, C4<0>, C4<0>;
L_0x2155070 .delay 1 (5000,5000,5000) L_0x2155070/d;
L_0x2155260/d .functor NOR 1, L_0x2157380, L_0x21574e0, C4<0>, C4<0>;
L_0x2155260 .delay 1 (5000,5000,5000) L_0x2155260/d;
L_0x2155320/d .functor XOR 1, L_0x2157380, L_0x21574e0, C4<0>, C4<0>;
L_0x2155320 .delay 1 (5000,5000,5000) L_0x2155320/d;
L_0x2155db0/d .functor NOT 1, L_0x2154fb0, C4<0>, C4<0>, C4<0>;
L_0x2155db0 .delay 1 (5000,5000,5000) L_0x2155db0/d;
L_0x20f8b20/d .functor NOT 1, L_0x2157690, C4<0>, C4<0>, C4<0>;
L_0x20f8b20 .delay 1 (5000,5000,5000) L_0x20f8b20/d;
L_0x2155f60/d .functor NOT 1, L_0x2157730, C4<0>, C4<0>, C4<0>;
L_0x2155f60 .delay 1 (5000,5000,5000) L_0x2155f60/d;
L_0x2156110/d .functor AND 1, L_0x21556f0, L_0x2155db0, L_0x20f8b20, L_0x2155f60;
L_0x2156110 .delay 1 (5000,5000,5000) L_0x2156110/d;
L_0x21562c0/d .functor AND 1, L_0x21556f0, L_0x2154fb0, L_0x20f8b20, L_0x2155f60;
L_0x21562c0 .delay 1 (5000,5000,5000) L_0x21562c0/d;
L_0x21564d0/d .functor AND 1, L_0x2155320, L_0x2155db0, L_0x2157690, L_0x2155f60;
L_0x21564d0 .delay 1 (5000,5000,5000) L_0x21564d0/d;
L_0x21566b0/d .functor AND 1, L_0x21556f0, L_0x2154fb0, L_0x2157690, L_0x2155f60;
L_0x21566b0 .delay 1 (5000,5000,5000) L_0x21566b0/d;
L_0x2156880/d .functor AND 1, L_0x21548a0, L_0x2155db0, L_0x20f8b20, L_0x2157730;
L_0x2156880 .delay 1 (5000,5000,5000) L_0x2156880/d;
L_0x2156a60/d .functor AND 1, L_0x2147af0, L_0x2154fb0, L_0x20f8b20, L_0x2157730;
L_0x2156a60 .delay 1 (5000,5000,5000) L_0x2156a60/d;
L_0x2156810/d .functor AND 1, L_0x2155260, L_0x2155db0, L_0x2157690, L_0x2157730;
L_0x2156810 .delay 1 (5000,5000,5000) L_0x2156810/d;
L_0x2156df0/d .functor AND 1, L_0x2155070, L_0x2154fb0, L_0x2157690, L_0x2157730;
L_0x2156df0 .delay 1 (5000,5000,5000) L_0x2156df0/d;
L_0x2156f90/0/0 .functor OR 1, L_0x2156110, L_0x21562c0, L_0x21564d0, L_0x2156880;
L_0x2156f90/0/4 .functor OR 1, L_0x2156a60, L_0x2156810, L_0x2156df0, L_0x21566b0;
L_0x2156f90/d .functor OR 1, L_0x2156f90/0/0, L_0x2156f90/0/4, C4<0>, C4<0>;
L_0x2156f90 .delay 1 (5000,5000,5000) L_0x2156f90/d;
v0x20f8480_0 .net "a", 0 0, L_0x2157380;  1 drivers
v0x20f8540_0 .net "addSub", 0 0, L_0x21556f0;  1 drivers
v0x20f8610_0 .net "andRes", 0 0, L_0x21548a0;  1 drivers
v0x20f86e0_0 .net "b", 0 0, L_0x21574e0;  1 drivers
v0x20f87b0_0 .net "carryIn", 0 0, L_0x2154f10;  1 drivers
v0x20f8850_0 .net "carryOut", 0 0, L_0x2155bb0;  1 drivers
v0x20f8920_0 .net "initialResult", 0 0, L_0x2156f90;  1 drivers
v0x20f89c0_0 .net "isAdd", 0 0, L_0x2156110;  1 drivers
v0x20f8a60_0 .net "isAnd", 0 0, L_0x2156880;  1 drivers
v0x20f8b90_0 .net "isNand", 0 0, L_0x2156a60;  1 drivers
v0x20f8c30_0 .net "isNor", 0 0, L_0x2156810;  1 drivers
v0x20f8cd0_0 .net "isOr", 0 0, L_0x2156df0;  1 drivers
v0x20f8d90_0 .net "isSLT", 0 0, L_0x21566b0;  1 drivers
v0x20f8e50_0 .net "isSub", 0 0, L_0x21562c0;  1 drivers
v0x20f8f10_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f8fb0_0 .net "isXor", 0 0, L_0x21564d0;  1 drivers
v0x20f9070_0 .net "nandRes", 0 0, L_0x2147af0;  1 drivers
v0x20f9220_0 .net "norRes", 0 0, L_0x2155260;  1 drivers
v0x20f92c0_0 .net "orRes", 0 0, L_0x2155070;  1 drivers
v0x20f9360_0 .net "s0", 0 0, L_0x2154fb0;  1 drivers
v0x20f9400_0 .net "s0inv", 0 0, L_0x2155db0;  1 drivers
v0x20f94c0_0 .net "s1", 0 0, L_0x2157690;  1 drivers
v0x20f9580_0 .net "s1inv", 0 0, L_0x20f8b20;  1 drivers
v0x20f9640_0 .net "s2", 0 0, L_0x2157730;  1 drivers
v0x20f9700_0 .net "s2inv", 0 0, L_0x2155f60;  1 drivers
v0x20f97c0_0 .net "xorRes", 0 0, L_0x2155320;  1 drivers
S_0x20f7880 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20f7580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2155480/d .functor XOR 1, L_0x21574e0, L_0x219a630, C4<0>, C4<0>;
L_0x2155480 .delay 1 (5000,5000,5000) L_0x2155480/d;
L_0x2155540/d .functor XOR 1, L_0x2157380, L_0x2155480, C4<0>, C4<0>;
L_0x2155540 .delay 1 (5000,5000,5000) L_0x2155540/d;
L_0x21556f0/d .functor XOR 1, L_0x2155540, L_0x2154f10, C4<0>, C4<0>;
L_0x21556f0 .delay 1 (5000,5000,5000) L_0x21556f0/d;
L_0x21558f0/d .functor AND 1, L_0x2157380, L_0x2155480, C4<1>, C4<1>;
L_0x21558f0 .delay 1 (5000,5000,5000) L_0x21558f0/d;
L_0x21550e0/d .functor AND 1, L_0x2155540, L_0x2154f10, C4<1>, C4<1>;
L_0x21550e0 .delay 1 (5000,5000,5000) L_0x21550e0/d;
L_0x2155bb0/d .functor OR 1, L_0x21558f0, L_0x21550e0, C4<0>, C4<0>;
L_0x2155bb0 .delay 1 (5000,5000,5000) L_0x2155bb0/d;
v0x20f7b10_0 .net "AandB", 0 0, L_0x21558f0;  1 drivers
v0x20f7bf0_0 .net "BxorSub", 0 0, L_0x2155480;  1 drivers
v0x20f7cb0_0 .net "a", 0 0, L_0x2157380;  alias, 1 drivers
v0x20f7d80_0 .net "b", 0 0, L_0x21574e0;  alias, 1 drivers
v0x20f7e40_0 .net "carryin", 0 0, L_0x2154f10;  alias, 1 drivers
v0x20f7f50_0 .net "carryout", 0 0, L_0x2155bb0;  alias, 1 drivers
v0x20f8010_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f80b0_0 .net "res", 0 0, L_0x21556f0;  alias, 1 drivers
v0x20f8170_0 .net "xAorB", 0 0, L_0x2155540;  1 drivers
v0x20f82c0_0 .net "xAorBandCin", 0 0, L_0x21550e0;  1 drivers
S_0x20f99a0 .scope generate, "genblk1[8]" "genblk1[8]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20f0030 .param/l "i" 0 3 150, +C4<01000>;
S_0x20f9c60 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20f99a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2157420/d .functor AND 1, L_0x2159f20, L_0x215a080, C4<1>, C4<1>;
L_0x2157420 .delay 1 (5000,5000,5000) L_0x2157420/d;
L_0x2157af0/d .functor NAND 1, L_0x2159f20, L_0x215a080, C4<1>, C4<1>;
L_0x2157af0 .delay 1 (5000,5000,5000) L_0x2157af0/d;
L_0x2156c50/d .functor OR 1, L_0x2159f20, L_0x215a080, C4<0>, C4<0>;
L_0x2156c50 .delay 1 (5000,5000,5000) L_0x2156c50/d;
L_0x2157d70/d .functor NOR 1, L_0x2159f20, L_0x215a080, C4<0>, C4<0>;
L_0x2157d70 .delay 1 (5000,5000,5000) L_0x2157d70/d;
L_0x2157e30/d .functor XOR 1, L_0x2159f20, L_0x215a080, C4<0>, C4<0>;
L_0x2157e30 .delay 1 (5000,5000,5000) L_0x2157e30/d;
L_0x2158890/d .functor NOT 1, L_0x21579a0, C4<0>, C4<0>, C4<0>;
L_0x2158890 .delay 1 (5000,5000,5000) L_0x2158890/d;
L_0x21589f0/d .functor NOT 1, L_0x215a3e0, C4<0>, C4<0>, C4<0>;
L_0x21589f0 .delay 1 (5000,5000,5000) L_0x21589f0/d;
L_0x2158ab0/d .functor NOT 1, L_0x215a480, C4<0>, C4<0>, C4<0>;
L_0x2158ab0 .delay 1 (5000,5000,5000) L_0x2158ab0/d;
L_0x2158c60/d .functor AND 1, L_0x21581b0, L_0x2158890, L_0x21589f0, L_0x2158ab0;
L_0x2158c60 .delay 1 (5000,5000,5000) L_0x2158c60/d;
L_0x2158e10/d .functor AND 1, L_0x21581b0, L_0x21579a0, L_0x21589f0, L_0x2158ab0;
L_0x2158e10 .delay 1 (5000,5000,5000) L_0x2158e10/d;
L_0x2159020/d .functor AND 1, L_0x2157e30, L_0x2158890, L_0x215a3e0, L_0x2158ab0;
L_0x2159020 .delay 1 (5000,5000,5000) L_0x2159020/d;
L_0x2159200/d .functor AND 1, L_0x21581b0, L_0x21579a0, L_0x215a3e0, L_0x2158ab0;
L_0x2159200 .delay 1 (5000,5000,5000) L_0x2159200/d;
L_0x21593d0/d .functor AND 1, L_0x2157420, L_0x2158890, L_0x21589f0, L_0x215a480;
L_0x21593d0 .delay 1 (5000,5000,5000) L_0x21593d0/d;
L_0x21595b0/d .functor AND 1, L_0x2157af0, L_0x21579a0, L_0x21589f0, L_0x215a480;
L_0x21595b0 .delay 1 (5000,5000,5000) L_0x21595b0/d;
L_0x2159360/d .functor AND 1, L_0x2157d70, L_0x2158890, L_0x215a3e0, L_0x215a480;
L_0x2159360 .delay 1 (5000,5000,5000) L_0x2159360/d;
L_0x2159990/d .functor AND 1, L_0x2156c50, L_0x21579a0, L_0x215a3e0, L_0x215a480;
L_0x2159990 .delay 1 (5000,5000,5000) L_0x2159990/d;
L_0x2159b30/0/0 .functor OR 1, L_0x2158c60, L_0x2158e10, L_0x2159020, L_0x21593d0;
L_0x2159b30/0/4 .functor OR 1, L_0x21595b0, L_0x2159360, L_0x2159990, L_0x2159200;
L_0x2159b30/d .functor OR 1, L_0x2159b30/0/0, L_0x2159b30/0/4, C4<0>, C4<0>;
L_0x2159b30 .delay 1 (5000,5000,5000) L_0x2159b30/d;
v0x20fac70_0 .net "a", 0 0, L_0x2159f20;  1 drivers
v0x20fad30_0 .net "addSub", 0 0, L_0x21581b0;  1 drivers
v0x20fae00_0 .net "andRes", 0 0, L_0x2157420;  1 drivers
v0x20faed0_0 .net "b", 0 0, L_0x215a080;  1 drivers
v0x20fafa0_0 .net "carryIn", 0 0, L_0x2157ca0;  1 drivers
v0x20fb040_0 .net "carryOut", 0 0, L_0x2158690;  1 drivers
v0x20fb110_0 .net "initialResult", 0 0, L_0x2159b30;  1 drivers
v0x20fb1b0_0 .net "isAdd", 0 0, L_0x2158c60;  1 drivers
v0x20fb250_0 .net "isAnd", 0 0, L_0x21593d0;  1 drivers
v0x20fb380_0 .net "isNand", 0 0, L_0x21595b0;  1 drivers
v0x20fb420_0 .net "isNor", 0 0, L_0x2159360;  1 drivers
v0x20fb4c0_0 .net "isOr", 0 0, L_0x2159990;  1 drivers
v0x20fb580_0 .net "isSLT", 0 0, L_0x2159200;  1 drivers
v0x20fb640_0 .net "isSub", 0 0, L_0x2158e10;  1 drivers
v0x20fb700_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20fb7a0_0 .net "isXor", 0 0, L_0x2159020;  1 drivers
v0x20fb860_0 .net "nandRes", 0 0, L_0x2157af0;  1 drivers
v0x20fba10_0 .net "norRes", 0 0, L_0x2157d70;  1 drivers
v0x20fbab0_0 .net "orRes", 0 0, L_0x2156c50;  1 drivers
v0x20fbb50_0 .net "s0", 0 0, L_0x21579a0;  1 drivers
v0x20fbbf0_0 .net "s0inv", 0 0, L_0x2158890;  1 drivers
v0x20fbcb0_0 .net "s1", 0 0, L_0x215a3e0;  1 drivers
v0x20fbd70_0 .net "s1inv", 0 0, L_0x21589f0;  1 drivers
v0x20fbe30_0 .net "s2", 0 0, L_0x215a480;  1 drivers
v0x20fbef0_0 .net "s2inv", 0 0, L_0x2158ab0;  1 drivers
v0x20fbfb0_0 .net "xorRes", 0 0, L_0x2157e30;  1 drivers
S_0x20f9f60 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20f9c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2157f90/d .functor XOR 1, L_0x215a080, L_0x219a630, C4<0>, C4<0>;
L_0x2157f90 .delay 1 (5000,5000,5000) L_0x2157f90/d;
L_0x2158000/d .functor XOR 1, L_0x2159f20, L_0x2157f90, C4<0>, C4<0>;
L_0x2158000 .delay 1 (5000,5000,5000) L_0x2158000/d;
L_0x21581b0/d .functor XOR 1, L_0x2158000, L_0x2157ca0, C4<0>, C4<0>;
L_0x21581b0 .delay 1 (5000,5000,5000) L_0x21581b0/d;
L_0x21583b0/d .functor AND 1, L_0x2159f20, L_0x2157f90, C4<1>, C4<1>;
L_0x21583b0 .delay 1 (5000,5000,5000) L_0x21583b0/d;
L_0x2158620/d .functor AND 1, L_0x2158000, L_0x2157ca0, C4<1>, C4<1>;
L_0x2158620 .delay 1 (5000,5000,5000) L_0x2158620/d;
L_0x2158690/d .functor OR 1, L_0x21583b0, L_0x2158620, C4<0>, C4<0>;
L_0x2158690 .delay 1 (5000,5000,5000) L_0x2158690/d;
v0x20fa1f0_0 .net "AandB", 0 0, L_0x21583b0;  1 drivers
v0x20fa2d0_0 .net "BxorSub", 0 0, L_0x2157f90;  1 drivers
v0x20fa390_0 .net "a", 0 0, L_0x2159f20;  alias, 1 drivers
v0x20fa460_0 .net "b", 0 0, L_0x215a080;  alias, 1 drivers
v0x20fa520_0 .net "carryin", 0 0, L_0x2157ca0;  alias, 1 drivers
v0x20fa630_0 .net "carryout", 0 0, L_0x2158690;  alias, 1 drivers
v0x20fa6f0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20f0c40_0 .net "res", 0 0, L_0x21581b0;  alias, 1 drivers
v0x20fa9a0_0 .net "xAorB", 0 0, L_0x2158000;  1 drivers
v0x20faad0_0 .net "xAorBandCin", 0 0, L_0x2158620;  1 drivers
S_0x20fc190 .scope generate, "genblk1[9]" "genblk1[9]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20fc350 .param/l "i" 0 3 150, +C4<01001>;
S_0x20fc410 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20fc190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2159fc0/d .functor AND 1, L_0x215c980, L_0x215cae0, C4<1>, C4<1>;
L_0x2159fc0 .delay 1 (5000,5000,5000) L_0x2159fc0/d;
L_0x215a280/d .functor NAND 1, L_0x215c980, L_0x215cae0, C4<1>, C4<1>;
L_0x215a280 .delay 1 (5000,5000,5000) L_0x215a280/d;
L_0x215a6e0/d .functor OR 1, L_0x215c980, L_0x215cae0, C4<0>, C4<0>;
L_0x215a6e0 .delay 1 (5000,5000,5000) L_0x215a6e0/d;
L_0x215a870/d .functor NOR 1, L_0x215c980, L_0x215cae0, C4<0>, C4<0>;
L_0x215a870 .delay 1 (5000,5000,5000) L_0x215a870/d;
L_0x215a9d0/d .functor XOR 1, L_0x215c980, L_0x215cae0, C4<0>, C4<0>;
L_0x215a9d0 .delay 1 (5000,5000,5000) L_0x215a9d0/d;
L_0x215b3e0/d .functor NOT 1, L_0x215a5c0, C4<0>, C4<0>, C4<0>;
L_0x215b3e0 .delay 1 (5000,5000,5000) L_0x215b3e0/d;
L_0x215b540/d .functor NOT 1, L_0x215ce70, C4<0>, C4<0>, C4<0>;
L_0x215b540 .delay 1 (5000,5000,5000) L_0x215b540/d;
L_0x215b600/d .functor NOT 1, L_0x215cf10, C4<0>, C4<0>, C4<0>;
L_0x215b600 .delay 1 (5000,5000,5000) L_0x215b600/d;
L_0x215b7b0/d .functor AND 1, L_0x215ad00, L_0x215b3e0, L_0x215b540, L_0x215b600;
L_0x215b7b0 .delay 1 (5000,5000,5000) L_0x215b7b0/d;
L_0x215b960/d .functor AND 1, L_0x215ad00, L_0x215a5c0, L_0x215b540, L_0x215b600;
L_0x215b960 .delay 1 (5000,5000,5000) L_0x215b960/d;
L_0x215bb10/d .functor AND 1, L_0x215a9d0, L_0x215b3e0, L_0x215ce70, L_0x215b600;
L_0x215bb10 .delay 1 (5000,5000,5000) L_0x215bb10/d;
L_0x215bd00/d .functor AND 1, L_0x215ad00, L_0x215a5c0, L_0x215ce70, L_0x215b600;
L_0x215bd00 .delay 1 (5000,5000,5000) L_0x215bd00/d;
L_0x215be30/d .functor AND 1, L_0x2159fc0, L_0x215b3e0, L_0x215b540, L_0x215cf10;
L_0x215be30 .delay 1 (5000,5000,5000) L_0x215be30/d;
L_0x215c090/d .functor AND 1, L_0x215a280, L_0x215a5c0, L_0x215b540, L_0x215cf10;
L_0x215c090 .delay 1 (5000,5000,5000) L_0x215c090/d;
L_0x215bdc0/d .functor AND 1, L_0x215a870, L_0x215b3e0, L_0x215ce70, L_0x215cf10;
L_0x215bdc0 .delay 1 (5000,5000,5000) L_0x215bdc0/d;
L_0x215c3f0/d .functor AND 1, L_0x215a6e0, L_0x215a5c0, L_0x215ce70, L_0x215cf10;
L_0x215c3f0 .delay 1 (5000,5000,5000) L_0x215c3f0/d;
L_0x215c590/0/0 .functor OR 1, L_0x215b7b0, L_0x215b960, L_0x215bb10, L_0x215be30;
L_0x215c590/0/4 .functor OR 1, L_0x215c090, L_0x215bdc0, L_0x215c3f0, L_0x215bd00;
L_0x215c590/d .functor OR 1, L_0x215c590/0/0, L_0x215c590/0/4, C4<0>, C4<0>;
L_0x215c590 .delay 1 (5000,5000,5000) L_0x215c590/d;
v0x20fd310_0 .net "a", 0 0, L_0x215c980;  1 drivers
v0x20fd3d0_0 .net "addSub", 0 0, L_0x215ad00;  1 drivers
v0x20fd4a0_0 .net "andRes", 0 0, L_0x2159fc0;  1 drivers
v0x20fd570_0 .net "b", 0 0, L_0x215cae0;  1 drivers
v0x20fd640_0 .net "carryIn", 0 0, L_0x215a520;  1 drivers
v0x20fd6e0_0 .net "carryOut", 0 0, L_0x215b1e0;  1 drivers
v0x20fd7b0_0 .net "initialResult", 0 0, L_0x215c590;  1 drivers
v0x20fd850_0 .net "isAdd", 0 0, L_0x215b7b0;  1 drivers
v0x20fd8f0_0 .net "isAnd", 0 0, L_0x215be30;  1 drivers
v0x20fda20_0 .net "isNand", 0 0, L_0x215c090;  1 drivers
v0x20fdac0_0 .net "isNor", 0 0, L_0x215bdc0;  1 drivers
v0x20fdb60_0 .net "isOr", 0 0, L_0x215c3f0;  1 drivers
v0x20fdc20_0 .net "isSLT", 0 0, L_0x215bd00;  1 drivers
v0x20fdce0_0 .net "isSub", 0 0, L_0x215b960;  1 drivers
v0x20fdda0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20fde40_0 .net "isXor", 0 0, L_0x215bb10;  1 drivers
v0x20fdf00_0 .net "nandRes", 0 0, L_0x215a280;  1 drivers
v0x20fe0b0_0 .net "norRes", 0 0, L_0x215a870;  1 drivers
v0x20fe150_0 .net "orRes", 0 0, L_0x215a6e0;  1 drivers
v0x20fe1f0_0 .net "s0", 0 0, L_0x215a5c0;  1 drivers
v0x20fe290_0 .net "s0inv", 0 0, L_0x215b3e0;  1 drivers
v0x20fe350_0 .net "s1", 0 0, L_0x215ce70;  1 drivers
v0x20fe410_0 .net "s1inv", 0 0, L_0x215b540;  1 drivers
v0x20fe4d0_0 .net "s2", 0 0, L_0x215cf10;  1 drivers
v0x20fe590_0 .net "s2inv", 0 0, L_0x215b600;  1 drivers
v0x20fe650_0 .net "xorRes", 0 0, L_0x215a9d0;  1 drivers
S_0x20fc710 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20fc410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x215aa90/d .functor XOR 1, L_0x215cae0, L_0x219a630, C4<0>, C4<0>;
L_0x215aa90 .delay 1 (5000,5000,5000) L_0x215aa90/d;
L_0x215abf0/d .functor XOR 1, L_0x215c980, L_0x215aa90, C4<0>, C4<0>;
L_0x215abf0 .delay 1 (5000,5000,5000) L_0x215abf0/d;
L_0x215ad00/d .functor XOR 1, L_0x215abf0, L_0x215a520, C4<0>, C4<0>;
L_0x215ad00 .delay 1 (5000,5000,5000) L_0x215ad00/d;
L_0x215af00/d .functor AND 1, L_0x215c980, L_0x215aa90, C4<1>, C4<1>;
L_0x215af00 .delay 1 (5000,5000,5000) L_0x215af00/d;
L_0x215b170/d .functor AND 1, L_0x215abf0, L_0x215a520, C4<1>, C4<1>;
L_0x215b170 .delay 1 (5000,5000,5000) L_0x215b170/d;
L_0x215b1e0/d .functor OR 1, L_0x215af00, L_0x215b170, C4<0>, C4<0>;
L_0x215b1e0 .delay 1 (5000,5000,5000) L_0x215b1e0/d;
v0x20fc9a0_0 .net "AandB", 0 0, L_0x215af00;  1 drivers
v0x20fca80_0 .net "BxorSub", 0 0, L_0x215aa90;  1 drivers
v0x20fcb40_0 .net "a", 0 0, L_0x215c980;  alias, 1 drivers
v0x20fcc10_0 .net "b", 0 0, L_0x215cae0;  alias, 1 drivers
v0x20fccd0_0 .net "carryin", 0 0, L_0x215a520;  alias, 1 drivers
v0x20fcde0_0 .net "carryout", 0 0, L_0x215b1e0;  alias, 1 drivers
v0x20fcea0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20fcf40_0 .net "res", 0 0, L_0x215ad00;  alias, 1 drivers
v0x20fd000_0 .net "xAorB", 0 0, L_0x215abf0;  1 drivers
v0x20fd150_0 .net "xAorBandCin", 0 0, L_0x215b170;  1 drivers
S_0x20fe830 .scope generate, "genblk1[10]" "genblk1[10]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20fe9f0 .param/l "i" 0 3 150, +C4<01010>;
S_0x20feab0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x20fe830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x215ca20/d .functor AND 1, L_0x215f480, L_0x215f5e0, C4<1>, C4<1>;
L_0x215ca20 .delay 1 (5000,5000,5000) L_0x215ca20/d;
L_0x215cce0/d .functor NAND 1, L_0x215f480, L_0x215f5e0, C4<1>, C4<1>;
L_0x215cce0 .delay 1 (5000,5000,5000) L_0x215cce0/d;
L_0x215d1a0/d .functor OR 1, L_0x215f480, L_0x215f5e0, C4<0>, C4<0>;
L_0x215d1a0 .delay 1 (5000,5000,5000) L_0x215d1a0/d;
L_0x215d330/d .functor NOR 1, L_0x215f480, L_0x215f5e0, C4<0>, C4<0>;
L_0x215d330 .delay 1 (5000,5000,5000) L_0x215d330/d;
L_0x215d3f0/d .functor XOR 1, L_0x215f480, L_0x215f5e0, C4<0>, C4<0>;
L_0x215d3f0 .delay 1 (5000,5000,5000) L_0x215d3f0/d;
L_0x215de50/d .functor NOT 1, L_0x215d050, C4<0>, C4<0>, C4<0>;
L_0x215de50 .delay 1 (5000,5000,5000) L_0x215de50/d;
L_0x215dfb0/d .functor NOT 1, L_0x215d0f0, C4<0>, C4<0>, C4<0>;
L_0x215dfb0 .delay 1 (5000,5000,5000) L_0x215dfb0/d;
L_0x215e070/d .functor NOT 1, L_0x215f790, C4<0>, C4<0>, C4<0>;
L_0x215e070 .delay 1 (5000,5000,5000) L_0x215e070/d;
L_0x215e220/d .functor AND 1, L_0x215d770, L_0x215de50, L_0x215dfb0, L_0x215e070;
L_0x215e220 .delay 1 (5000,5000,5000) L_0x215e220/d;
L_0x215e3d0/d .functor AND 1, L_0x215d770, L_0x215d050, L_0x215dfb0, L_0x215e070;
L_0x215e3d0 .delay 1 (5000,5000,5000) L_0x215e3d0/d;
L_0x215e580/d .functor AND 1, L_0x215d3f0, L_0x215de50, L_0x215d0f0, L_0x215e070;
L_0x215e580 .delay 1 (5000,5000,5000) L_0x215e580/d;
L_0x215e770/d .functor AND 1, L_0x215d770, L_0x215d050, L_0x215d0f0, L_0x215e070;
L_0x215e770 .delay 1 (5000,5000,5000) L_0x215e770/d;
L_0x215e8a0/d .functor AND 1, L_0x215ca20, L_0x215de50, L_0x215dfb0, L_0x215f790;
L_0x215e8a0 .delay 1 (5000,5000,5000) L_0x215e8a0/d;
L_0x215eb30/d .functor AND 1, L_0x215cce0, L_0x215d050, L_0x215dfb0, L_0x215f790;
L_0x215eb30 .delay 1 (5000,5000,5000) L_0x215eb30/d;
L_0x215e830/d .functor AND 1, L_0x215d330, L_0x215de50, L_0x215d0f0, L_0x215f790;
L_0x215e830 .delay 1 (5000,5000,5000) L_0x215e830/d;
L_0x215eec0/d .functor AND 1, L_0x215d1a0, L_0x215d050, L_0x215d0f0, L_0x215f790;
L_0x215eec0 .delay 1 (5000,5000,5000) L_0x215eec0/d;
L_0x215f090/0/0 .functor OR 1, L_0x215e220, L_0x215e3d0, L_0x215e580, L_0x215e8a0;
L_0x215f090/0/4 .functor OR 1, L_0x215eb30, L_0x215e830, L_0x215eec0, L_0x215e770;
L_0x215f090/d .functor OR 1, L_0x215f090/0/0, L_0x215f090/0/4, C4<0>, C4<0>;
L_0x215f090 .delay 1 (5000,5000,5000) L_0x215f090/d;
v0x20ff9b0_0 .net "a", 0 0, L_0x215f480;  1 drivers
v0x20ffa70_0 .net "addSub", 0 0, L_0x215d770;  1 drivers
v0x20ffb40_0 .net "andRes", 0 0, L_0x215ca20;  1 drivers
v0x20ffc10_0 .net "b", 0 0, L_0x215f5e0;  1 drivers
v0x20ffce0_0 .net "carryIn", 0 0, L_0x215cfb0;  1 drivers
v0x20ffd80_0 .net "carryOut", 0 0, L_0x215dc50;  1 drivers
v0x20ffe50_0 .net "initialResult", 0 0, L_0x215f090;  1 drivers
v0x20ffef0_0 .net "isAdd", 0 0, L_0x215e220;  1 drivers
v0x20fff90_0 .net "isAnd", 0 0, L_0x215e8a0;  1 drivers
v0x21000c0_0 .net "isNand", 0 0, L_0x215eb30;  1 drivers
v0x2100160_0 .net "isNor", 0 0, L_0x215e830;  1 drivers
v0x2100200_0 .net "isOr", 0 0, L_0x215eec0;  1 drivers
v0x21002c0_0 .net "isSLT", 0 0, L_0x215e770;  1 drivers
v0x2100380_0 .net "isSub", 0 0, L_0x215e3d0;  1 drivers
v0x2100440_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21004e0_0 .net "isXor", 0 0, L_0x215e580;  1 drivers
v0x21005a0_0 .net "nandRes", 0 0, L_0x215cce0;  1 drivers
v0x2100750_0 .net "norRes", 0 0, L_0x215d330;  1 drivers
v0x21007f0_0 .net "orRes", 0 0, L_0x215d1a0;  1 drivers
v0x2100890_0 .net "s0", 0 0, L_0x215d050;  1 drivers
v0x2100930_0 .net "s0inv", 0 0, L_0x215de50;  1 drivers
v0x21009f0_0 .net "s1", 0 0, L_0x215d0f0;  1 drivers
v0x2100ab0_0 .net "s1inv", 0 0, L_0x215dfb0;  1 drivers
v0x2100b70_0 .net "s2", 0 0, L_0x215f790;  1 drivers
v0x2100c30_0 .net "s2inv", 0 0, L_0x215e070;  1 drivers
v0x2100cf0_0 .net "xorRes", 0 0, L_0x215d3f0;  1 drivers
S_0x20fedb0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x20feab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x215d550/d .functor XOR 1, L_0x215f5e0, L_0x219a630, C4<0>, C4<0>;
L_0x215d550 .delay 1 (5000,5000,5000) L_0x215d550/d;
L_0x215d610/d .functor XOR 1, L_0x215f480, L_0x215d550, C4<0>, C4<0>;
L_0x215d610 .delay 1 (5000,5000,5000) L_0x215d610/d;
L_0x215d770/d .functor XOR 1, L_0x215d610, L_0x215cfb0, C4<0>, C4<0>;
L_0x215d770 .delay 1 (5000,5000,5000) L_0x215d770/d;
L_0x215d970/d .functor AND 1, L_0x215f480, L_0x215d550, C4<1>, C4<1>;
L_0x215d970 .delay 1 (5000,5000,5000) L_0x215d970/d;
L_0x215dbe0/d .functor AND 1, L_0x215d610, L_0x215cfb0, C4<1>, C4<1>;
L_0x215dbe0 .delay 1 (5000,5000,5000) L_0x215dbe0/d;
L_0x215dc50/d .functor OR 1, L_0x215d970, L_0x215dbe0, C4<0>, C4<0>;
L_0x215dc50 .delay 1 (5000,5000,5000) L_0x215dc50/d;
v0x20ff040_0 .net "AandB", 0 0, L_0x215d970;  1 drivers
v0x20ff120_0 .net "BxorSub", 0 0, L_0x215d550;  1 drivers
v0x20ff1e0_0 .net "a", 0 0, L_0x215f480;  alias, 1 drivers
v0x20ff2b0_0 .net "b", 0 0, L_0x215f5e0;  alias, 1 drivers
v0x20ff370_0 .net "carryin", 0 0, L_0x215cfb0;  alias, 1 drivers
v0x20ff480_0 .net "carryout", 0 0, L_0x215dc50;  alias, 1 drivers
v0x20ff540_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20ff5e0_0 .net "res", 0 0, L_0x215d770;  alias, 1 drivers
v0x20ff6a0_0 .net "xAorB", 0 0, L_0x215d610;  1 drivers
v0x20ff7f0_0 .net "xAorBandCin", 0 0, L_0x215dbe0;  1 drivers
S_0x2100ed0 .scope generate, "genblk1[11]" "genblk1[11]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2101090 .param/l "i" 0 3 150, +C4<01011>;
S_0x2101150 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2100ed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x215f520/d .functor AND 1, L_0x2162090, L_0x21621f0, C4<1>, C4<1>;
L_0x215f520 .delay 1 (5000,5000,5000) L_0x215f520/d;
L_0x21597a0/d .functor NAND 1, L_0x2162090, L_0x21621f0, C4<1>, C4<1>;
L_0x21597a0 .delay 1 (5000,5000,5000) L_0x21597a0/d;
L_0x214f9a0/d .functor OR 1, L_0x2162090, L_0x21621f0, C4<0>, C4<0>;
L_0x214f9a0 .delay 1 (5000,5000,5000) L_0x214f9a0/d;
L_0x215ffc0/d .functor NOR 1, L_0x2162090, L_0x21621f0, C4<0>, C4<0>;
L_0x215ffc0 .delay 1 (5000,5000,5000) L_0x215ffc0/d;
L_0x2160080/d .functor XOR 1, L_0x2162090, L_0x21621f0, C4<0>, C4<0>;
L_0x2160080 .delay 1 (5000,5000,5000) L_0x2160080/d;
L_0x2160a70/d .functor NOT 1, L_0x215fe40, C4<0>, C4<0>, C4<0>;
L_0x2160a70 .delay 1 (5000,5000,5000) L_0x2160a70/d;
L_0x2160bd0/d .functor NOT 1, L_0x215fee0, C4<0>, C4<0>, C4<0>;
L_0x2160bd0 .delay 1 (5000,5000,5000) L_0x2160bd0/d;
L_0x2160c90/d .functor NOT 1, L_0x21625e0, C4<0>, C4<0>, C4<0>;
L_0x2160c90 .delay 1 (5000,5000,5000) L_0x2160c90/d;
L_0x2160e40/d .functor AND 1, L_0x2160400, L_0x2160a70, L_0x2160bd0, L_0x2160c90;
L_0x2160e40 .delay 1 (5000,5000,5000) L_0x2160e40/d;
L_0x2160ff0/d .functor AND 1, L_0x2160400, L_0x215fe40, L_0x2160bd0, L_0x2160c90;
L_0x2160ff0 .delay 1 (5000,5000,5000) L_0x2160ff0/d;
L_0x21611a0/d .functor AND 1, L_0x2160080, L_0x2160a70, L_0x215fee0, L_0x2160c90;
L_0x21611a0 .delay 1 (5000,5000,5000) L_0x21611a0/d;
L_0x2161390/d .functor AND 1, L_0x2160400, L_0x215fe40, L_0x215fee0, L_0x2160c90;
L_0x2161390 .delay 1 (5000,5000,5000) L_0x2161390/d;
L_0x21614c0/d .functor AND 1, L_0x215f520, L_0x2160a70, L_0x2160bd0, L_0x21625e0;
L_0x21614c0 .delay 1 (5000,5000,5000) L_0x21614c0/d;
L_0x2161720/d .functor AND 1, L_0x21597a0, L_0x215fe40, L_0x2160bd0, L_0x21625e0;
L_0x2161720 .delay 1 (5000,5000,5000) L_0x2161720/d;
L_0x2161450/d .functor AND 1, L_0x215ffc0, L_0x2160a70, L_0x215fee0, L_0x21625e0;
L_0x2161450 .delay 1 (5000,5000,5000) L_0x2161450/d;
L_0x2161b00/d .functor AND 1, L_0x214f9a0, L_0x215fe40, L_0x215fee0, L_0x21625e0;
L_0x2161b00 .delay 1 (5000,5000,5000) L_0x2161b00/d;
L_0x2161ca0/0/0 .functor OR 1, L_0x2160e40, L_0x2160ff0, L_0x21611a0, L_0x21614c0;
L_0x2161ca0/0/4 .functor OR 1, L_0x2161720, L_0x2161450, L_0x2161b00, L_0x2161390;
L_0x2161ca0/d .functor OR 1, L_0x2161ca0/0/0, L_0x2161ca0/0/4, C4<0>, C4<0>;
L_0x2161ca0 .delay 1 (5000,5000,5000) L_0x2161ca0/d;
v0x2102050_0 .net "a", 0 0, L_0x2162090;  1 drivers
v0x2102110_0 .net "addSub", 0 0, L_0x2160400;  1 drivers
v0x21021e0_0 .net "andRes", 0 0, L_0x215f520;  1 drivers
v0x21022b0_0 .net "b", 0 0, L_0x21621f0;  1 drivers
v0x2102380_0 .net "carryIn", 0 0, L_0x215fda0;  1 drivers
v0x2102420_0 .net "carryOut", 0 0, L_0x2160870;  1 drivers
v0x21024f0_0 .net "initialResult", 0 0, L_0x2161ca0;  1 drivers
v0x2102590_0 .net "isAdd", 0 0, L_0x2160e40;  1 drivers
v0x2102630_0 .net "isAnd", 0 0, L_0x21614c0;  1 drivers
v0x2102760_0 .net "isNand", 0 0, L_0x2161720;  1 drivers
v0x2102800_0 .net "isNor", 0 0, L_0x2161450;  1 drivers
v0x21028a0_0 .net "isOr", 0 0, L_0x2161b00;  1 drivers
v0x2102960_0 .net "isSLT", 0 0, L_0x2161390;  1 drivers
v0x2102a20_0 .net "isSub", 0 0, L_0x2160ff0;  1 drivers
v0x2102ae0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2102b80_0 .net "isXor", 0 0, L_0x21611a0;  1 drivers
v0x2102c40_0 .net "nandRes", 0 0, L_0x21597a0;  1 drivers
v0x2102df0_0 .net "norRes", 0 0, L_0x215ffc0;  1 drivers
v0x2102e90_0 .net "orRes", 0 0, L_0x214f9a0;  1 drivers
v0x2102f30_0 .net "s0", 0 0, L_0x215fe40;  1 drivers
v0x2102fd0_0 .net "s0inv", 0 0, L_0x2160a70;  1 drivers
v0x2103090_0 .net "s1", 0 0, L_0x215fee0;  1 drivers
v0x2103150_0 .net "s1inv", 0 0, L_0x2160bd0;  1 drivers
v0x2103210_0 .net "s2", 0 0, L_0x21625e0;  1 drivers
v0x21032d0_0 .net "s2inv", 0 0, L_0x2160c90;  1 drivers
v0x2103390_0 .net "xorRes", 0 0, L_0x2160080;  1 drivers
S_0x2101450 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2101150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x21601e0/d .functor XOR 1, L_0x21621f0, L_0x219a630, C4<0>, C4<0>;
L_0x21601e0 .delay 1 (5000,5000,5000) L_0x21601e0/d;
L_0x21602a0/d .functor XOR 1, L_0x2162090, L_0x21601e0, C4<0>, C4<0>;
L_0x21602a0 .delay 1 (5000,5000,5000) L_0x21602a0/d;
L_0x2160400/d .functor XOR 1, L_0x21602a0, L_0x215fda0, C4<0>, C4<0>;
L_0x2160400 .delay 1 (5000,5000,5000) L_0x2160400/d;
L_0x2160600/d .functor AND 1, L_0x2162090, L_0x21601e0, C4<1>, C4<1>;
L_0x2160600 .delay 1 (5000,5000,5000) L_0x2160600/d;
L_0x215f880/d .functor AND 1, L_0x21602a0, L_0x215fda0, C4<1>, C4<1>;
L_0x215f880 .delay 1 (5000,5000,5000) L_0x215f880/d;
L_0x2160870/d .functor OR 1, L_0x2160600, L_0x215f880, C4<0>, C4<0>;
L_0x2160870 .delay 1 (5000,5000,5000) L_0x2160870/d;
v0x21016e0_0 .net "AandB", 0 0, L_0x2160600;  1 drivers
v0x21017c0_0 .net "BxorSub", 0 0, L_0x21601e0;  1 drivers
v0x2101880_0 .net "a", 0 0, L_0x2162090;  alias, 1 drivers
v0x2101950_0 .net "b", 0 0, L_0x21621f0;  alias, 1 drivers
v0x2101a10_0 .net "carryin", 0 0, L_0x215fda0;  alias, 1 drivers
v0x2101b20_0 .net "carryout", 0 0, L_0x2160870;  alias, 1 drivers
v0x2101be0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2101c80_0 .net "res", 0 0, L_0x2160400;  alias, 1 drivers
v0x2101d40_0 .net "xAorB", 0 0, L_0x21602a0;  1 drivers
v0x2101e90_0 .net "xAorBandCin", 0 0, L_0x215f880;  1 drivers
S_0x2103570 .scope generate, "genblk1[12]" "genblk1[12]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2103730 .param/l "i" 0 3 150, +C4<01100>;
S_0x21037f0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2103570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2162130/d .functor AND 1, L_0x2164b20, L_0x2164c80, C4<1>, C4<1>;
L_0x2162130 .delay 1 (5000,5000,5000) L_0x2162130/d;
L_0x2162440/d .functor NAND 1, L_0x2164b20, L_0x2164c80, C4<1>, C4<1>;
L_0x2162440 .delay 1 (5000,5000,5000) L_0x2162440/d;
L_0x21628d0/d .functor OR 1, L_0x2164b20, L_0x2164c80, C4<0>, C4<0>;
L_0x21628d0 .delay 1 (5000,5000,5000) L_0x21628d0/d;
L_0x2162a60/d .functor NOR 1, L_0x2164b20, L_0x2164c80, C4<0>, C4<0>;
L_0x2162a60 .delay 1 (5000,5000,5000) L_0x2162a60/d;
L_0x2162b20/d .functor XOR 1, L_0x2164b20, L_0x2164c80, C4<0>, C4<0>;
L_0x2162b20 .delay 1 (5000,5000,5000) L_0x2162b20/d;
L_0x2163580/d .functor NOT 1, L_0x2162710, C4<0>, C4<0>, C4<0>;
L_0x2163580 .delay 1 (5000,5000,5000) L_0x2163580/d;
L_0x21636e0/d .functor NOT 1, L_0x21627b0, C4<0>, C4<0>, C4<0>;
L_0x21636e0 .delay 1 (5000,5000,5000) L_0x21636e0/d;
L_0x21637a0/d .functor NOT 1, L_0x21650a0, C4<0>, C4<0>, C4<0>;
L_0x21637a0 .delay 1 (5000,5000,5000) L_0x21637a0/d;
L_0x2163950/d .functor AND 1, L_0x2162ea0, L_0x2163580, L_0x21636e0, L_0x21637a0;
L_0x2163950 .delay 1 (5000,5000,5000) L_0x2163950/d;
L_0x2163b00/d .functor AND 1, L_0x2162ea0, L_0x2162710, L_0x21636e0, L_0x21637a0;
L_0x2163b00 .delay 1 (5000,5000,5000) L_0x2163b00/d;
L_0x2163cb0/d .functor AND 1, L_0x2162b20, L_0x2163580, L_0x21627b0, L_0x21637a0;
L_0x2163cb0 .delay 1 (5000,5000,5000) L_0x2163cb0/d;
L_0x2163ea0/d .functor AND 1, L_0x2162ea0, L_0x2162710, L_0x21627b0, L_0x21637a0;
L_0x2163ea0 .delay 1 (5000,5000,5000) L_0x2163ea0/d;
L_0x2163fd0/d .functor AND 1, L_0x2162130, L_0x2163580, L_0x21636e0, L_0x21650a0;
L_0x2163fd0 .delay 1 (5000,5000,5000) L_0x2163fd0/d;
L_0x2164230/d .functor AND 1, L_0x2162440, L_0x2162710, L_0x21636e0, L_0x21650a0;
L_0x2164230 .delay 1 (5000,5000,5000) L_0x2164230/d;
L_0x2163f60/d .functor AND 1, L_0x2162a60, L_0x2163580, L_0x21627b0, L_0x21650a0;
L_0x2163f60 .delay 1 (5000,5000,5000) L_0x2163f60/d;
L_0x2164590/d .functor AND 1, L_0x21628d0, L_0x2162710, L_0x21627b0, L_0x21650a0;
L_0x2164590 .delay 1 (5000,5000,5000) L_0x2164590/d;
L_0x2164730/0/0 .functor OR 1, L_0x2163950, L_0x2163b00, L_0x2163cb0, L_0x2163fd0;
L_0x2164730/0/4 .functor OR 1, L_0x2164230, L_0x2163f60, L_0x2164590, L_0x2163ea0;
L_0x2164730/d .functor OR 1, L_0x2164730/0/0, L_0x2164730/0/4, C4<0>, C4<0>;
L_0x2164730 .delay 1 (5000,5000,5000) L_0x2164730/d;
v0x21046f0_0 .net "a", 0 0, L_0x2164b20;  1 drivers
v0x21047b0_0 .net "addSub", 0 0, L_0x2162ea0;  1 drivers
v0x2104880_0 .net "andRes", 0 0, L_0x2162130;  1 drivers
v0x2104950_0 .net "b", 0 0, L_0x2164c80;  1 drivers
v0x2104a20_0 .net "carryIn", 0 0, L_0x2162990;  1 drivers
v0x2104ac0_0 .net "carryOut", 0 0, L_0x2163380;  1 drivers
v0x2104b90_0 .net "initialResult", 0 0, L_0x2164730;  1 drivers
v0x2104c30_0 .net "isAdd", 0 0, L_0x2163950;  1 drivers
v0x2104cd0_0 .net "isAnd", 0 0, L_0x2163fd0;  1 drivers
v0x2104e00_0 .net "isNand", 0 0, L_0x2164230;  1 drivers
v0x2104ea0_0 .net "isNor", 0 0, L_0x2163f60;  1 drivers
v0x2104f40_0 .net "isOr", 0 0, L_0x2164590;  1 drivers
v0x2104fe0_0 .net "isSLT", 0 0, L_0x2163ea0;  1 drivers
v0x2105080_0 .net "isSub", 0 0, L_0x2163b00;  1 drivers
v0x2105120_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21051c0_0 .net "isXor", 0 0, L_0x2163cb0;  1 drivers
v0x2105260_0 .net "nandRes", 0 0, L_0x2162440;  1 drivers
v0x2105410_0 .net "norRes", 0 0, L_0x2162a60;  1 drivers
v0x21054b0_0 .net "orRes", 0 0, L_0x21628d0;  1 drivers
v0x2105550_0 .net "s0", 0 0, L_0x2162710;  1 drivers
v0x21055f0_0 .net "s0inv", 0 0, L_0x2163580;  1 drivers
v0x21056b0_0 .net "s1", 0 0, L_0x21627b0;  1 drivers
v0x2105770_0 .net "s1inv", 0 0, L_0x21636e0;  1 drivers
v0x2105830_0 .net "s2", 0 0, L_0x21650a0;  1 drivers
v0x21058f0_0 .net "s2inv", 0 0, L_0x21637a0;  1 drivers
v0x21059b0_0 .net "xorRes", 0 0, L_0x2162b20;  1 drivers
S_0x2103af0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x21037f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2162c80/d .functor XOR 1, L_0x2164c80, L_0x219a630, C4<0>, C4<0>;
L_0x2162c80 .delay 1 (5000,5000,5000) L_0x2162c80/d;
L_0x2162d40/d .functor XOR 1, L_0x2164b20, L_0x2162c80, C4<0>, C4<0>;
L_0x2162d40 .delay 1 (5000,5000,5000) L_0x2162d40/d;
L_0x2162ea0/d .functor XOR 1, L_0x2162d40, L_0x2162990, C4<0>, C4<0>;
L_0x2162ea0 .delay 1 (5000,5000,5000) L_0x2162ea0/d;
L_0x21630a0/d .functor AND 1, L_0x2164b20, L_0x2162c80, C4<1>, C4<1>;
L_0x21630a0 .delay 1 (5000,5000,5000) L_0x21630a0/d;
L_0x2163310/d .functor AND 1, L_0x2162d40, L_0x2162990, C4<1>, C4<1>;
L_0x2163310 .delay 1 (5000,5000,5000) L_0x2163310/d;
L_0x2163380/d .functor OR 1, L_0x21630a0, L_0x2163310, C4<0>, C4<0>;
L_0x2163380 .delay 1 (5000,5000,5000) L_0x2163380/d;
v0x2103d80_0 .net "AandB", 0 0, L_0x21630a0;  1 drivers
v0x2103e60_0 .net "BxorSub", 0 0, L_0x2162c80;  1 drivers
v0x2103f20_0 .net "a", 0 0, L_0x2164b20;  alias, 1 drivers
v0x2103ff0_0 .net "b", 0 0, L_0x2164c80;  alias, 1 drivers
v0x21040b0_0 .net "carryin", 0 0, L_0x2162990;  alias, 1 drivers
v0x21041c0_0 .net "carryout", 0 0, L_0x2163380;  alias, 1 drivers
v0x2104280_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2104320_0 .net "res", 0 0, L_0x2162ea0;  alias, 1 drivers
v0x21043e0_0 .net "xAorB", 0 0, L_0x2162d40;  1 drivers
v0x2104530_0 .net "xAorBandCin", 0 0, L_0x2163310;  1 drivers
S_0x2105be0 .scope generate, "genblk1[13]" "genblk1[13]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2105da0 .param/l "i" 0 3 150, +C4<01101>;
S_0x2105e60 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2105be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2164bc0/d .functor AND 1, L_0x2167540, L_0x21676a0, C4<1>, C4<1>;
L_0x2164bc0 .delay 1 (5000,5000,5000) L_0x2164bc0/d;
L_0x2164fe0/d .functor NAND 1, L_0x2167540, L_0x21676a0, C4<1>, C4<1>;
L_0x2164fe0 .delay 1 (5000,5000,5000) L_0x2164fe0/d;
L_0x2164e80/d .functor OR 1, L_0x2167540, L_0x21676a0, C4<0>, C4<0>;
L_0x2164e80 .delay 1 (5000,5000,5000) L_0x2164e80/d;
L_0x21654a0/d .functor NOR 1, L_0x2167540, L_0x21676a0, C4<0>, C4<0>;
L_0x21654a0 .delay 1 (5000,5000,5000) L_0x21654a0/d;
L_0x2165560/d .functor XOR 1, L_0x2167540, L_0x21676a0, C4<0>, C4<0>;
L_0x2165560 .delay 1 (5000,5000,5000) L_0x2165560/d;
L_0x2165fa0/d .functor NOT 1, L_0x21651e0, C4<0>, C4<0>, C4<0>;
L_0x2165fa0 .delay 1 (5000,5000,5000) L_0x2165fa0/d;
L_0x2166100/d .functor NOT 1, L_0x2165280, C4<0>, C4<0>, C4<0>;
L_0x2166100 .delay 1 (5000,5000,5000) L_0x2166100/d;
L_0x21661c0/d .functor NOT 1, L_0x2165320, C4<0>, C4<0>, C4<0>;
L_0x21661c0 .delay 1 (5000,5000,5000) L_0x21661c0/d;
L_0x2166370/d .functor AND 1, L_0x21658e0, L_0x2165fa0, L_0x2166100, L_0x21661c0;
L_0x2166370 .delay 1 (5000,5000,5000) L_0x2166370/d;
L_0x2166520/d .functor AND 1, L_0x21658e0, L_0x21651e0, L_0x2166100, L_0x21661c0;
L_0x2166520 .delay 1 (5000,5000,5000) L_0x2166520/d;
L_0x21666d0/d .functor AND 1, L_0x2165560, L_0x2165fa0, L_0x2165280, L_0x21661c0;
L_0x21666d0 .delay 1 (5000,5000,5000) L_0x21666d0/d;
L_0x21668c0/d .functor AND 1, L_0x21658e0, L_0x21651e0, L_0x2165280, L_0x21661c0;
L_0x21668c0 .delay 1 (5000,5000,5000) L_0x21668c0/d;
L_0x21669f0/d .functor AND 1, L_0x2164bc0, L_0x2165fa0, L_0x2166100, L_0x2165320;
L_0x21669f0 .delay 1 (5000,5000,5000) L_0x21669f0/d;
L_0x2166c50/d .functor AND 1, L_0x2164fe0, L_0x21651e0, L_0x2166100, L_0x2165320;
L_0x2166c50 .delay 1 (5000,5000,5000) L_0x2166c50/d;
L_0x2166980/d .functor AND 1, L_0x21654a0, L_0x2165fa0, L_0x2165280, L_0x2165320;
L_0x2166980 .delay 1 (5000,5000,5000) L_0x2166980/d;
L_0x2166fb0/d .functor AND 1, L_0x2164e80, L_0x21651e0, L_0x2165280, L_0x2165320;
L_0x2166fb0 .delay 1 (5000,5000,5000) L_0x2166fb0/d;
L_0x2167150/0/0 .functor OR 1, L_0x2166370, L_0x2166520, L_0x21666d0, L_0x21669f0;
L_0x2167150/0/4 .functor OR 1, L_0x2166c50, L_0x2166980, L_0x2166fb0, L_0x21668c0;
L_0x2167150/d .functor OR 1, L_0x2167150/0/0, L_0x2167150/0/4, C4<0>, C4<0>;
L_0x2167150 .delay 1 (5000,5000,5000) L_0x2167150/d;
v0x2106da0_0 .net "a", 0 0, L_0x2167540;  1 drivers
v0x2106e60_0 .net "addSub", 0 0, L_0x21658e0;  1 drivers
v0x2106f30_0 .net "andRes", 0 0, L_0x2164bc0;  1 drivers
v0x2107000_0 .net "b", 0 0, L_0x21676a0;  1 drivers
v0x21070d0_0 .net "carryIn", 0 0, L_0x2165140;  1 drivers
v0x2107170_0 .net "carryOut", 0 0, L_0x2165da0;  1 drivers
v0x2107240_0 .net "initialResult", 0 0, L_0x2167150;  1 drivers
v0x21072e0_0 .net "isAdd", 0 0, L_0x2166370;  1 drivers
v0x2107380_0 .net "isAnd", 0 0, L_0x21669f0;  1 drivers
v0x21074b0_0 .net "isNand", 0 0, L_0x2166c50;  1 drivers
v0x2107550_0 .net "isNor", 0 0, L_0x2166980;  1 drivers
v0x21075f0_0 .net "isOr", 0 0, L_0x2166fb0;  1 drivers
v0x21076b0_0 .net "isSLT", 0 0, L_0x21668c0;  1 drivers
v0x2107770_0 .net "isSub", 0 0, L_0x2166520;  1 drivers
v0x2107830_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21078d0_0 .net "isXor", 0 0, L_0x21666d0;  1 drivers
v0x2107990_0 .net "nandRes", 0 0, L_0x2164fe0;  1 drivers
v0x2107b40_0 .net "norRes", 0 0, L_0x21654a0;  1 drivers
v0x2107be0_0 .net "orRes", 0 0, L_0x2164e80;  1 drivers
v0x2107c80_0 .net "s0", 0 0, L_0x21651e0;  1 drivers
v0x2107d20_0 .net "s0inv", 0 0, L_0x2165fa0;  1 drivers
v0x2107de0_0 .net "s1", 0 0, L_0x2165280;  1 drivers
v0x2107ea0_0 .net "s1inv", 0 0, L_0x2166100;  1 drivers
v0x2107f60_0 .net "s2", 0 0, L_0x2165320;  1 drivers
v0x2108020_0 .net "s2inv", 0 0, L_0x21661c0;  1 drivers
v0x21080e0_0 .net "xorRes", 0 0, L_0x2165560;  1 drivers
S_0x2106160 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2105e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x21656c0/d .functor XOR 1, L_0x21676a0, L_0x219a630, C4<0>, C4<0>;
L_0x21656c0 .delay 1 (5000,5000,5000) L_0x21656c0/d;
L_0x2165780/d .functor XOR 1, L_0x2167540, L_0x21656c0, C4<0>, C4<0>;
L_0x2165780 .delay 1 (5000,5000,5000) L_0x2165780/d;
L_0x21658e0/d .functor XOR 1, L_0x2165780, L_0x2165140, C4<0>, C4<0>;
L_0x21658e0 .delay 1 (5000,5000,5000) L_0x21658e0/d;
L_0x2165ae0/d .functor AND 1, L_0x2167540, L_0x21656c0, C4<1>, C4<1>;
L_0x2165ae0 .delay 1 (5000,5000,5000) L_0x2165ae0/d;
L_0x2164ef0/d .functor AND 1, L_0x2165780, L_0x2165140, C4<1>, C4<1>;
L_0x2164ef0 .delay 1 (5000,5000,5000) L_0x2164ef0/d;
L_0x2165da0/d .functor OR 1, L_0x2165ae0, L_0x2164ef0, C4<0>, C4<0>;
L_0x2165da0 .delay 1 (5000,5000,5000) L_0x2165da0/d;
v0x2106430_0 .net "AandB", 0 0, L_0x2165ae0;  1 drivers
v0x2106510_0 .net "BxorSub", 0 0, L_0x21656c0;  1 drivers
v0x21065d0_0 .net "a", 0 0, L_0x2167540;  alias, 1 drivers
v0x21066a0_0 .net "b", 0 0, L_0x21676a0;  alias, 1 drivers
v0x2106760_0 .net "carryin", 0 0, L_0x2165140;  alias, 1 drivers
v0x2106870_0 .net "carryout", 0 0, L_0x2165da0;  alias, 1 drivers
v0x2106930_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21069d0_0 .net "res", 0 0, L_0x21658e0;  alias, 1 drivers
v0x2106a90_0 .net "xAorB", 0 0, L_0x2165780;  1 drivers
v0x2106be0_0 .net "xAorBandCin", 0 0, L_0x2164ef0;  1 drivers
S_0x21082c0 .scope generate, "genblk1[14]" "genblk1[14]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2108480 .param/l "i" 0 3 150, +C4<01110>;
S_0x2108540 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x21082c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x21675e0/d .functor AND 1, L_0x2169f30, L_0x2154960, C4<1>, C4<1>;
L_0x21675e0 .delay 1 (5000,5000,5000) L_0x21675e0/d;
L_0x2167ba0/d .functor NAND 1, L_0x2169f30, L_0x2154960, C4<1>, C4<1>;
L_0x2167ba0 .delay 1 (5000,5000,5000) L_0x2167ba0/d;
L_0x2167d00/d .functor OR 1, L_0x2169f30, L_0x2154960, C4<0>, C4<0>;
L_0x2167d00 .delay 1 (5000,5000,5000) L_0x2167d00/d;
L_0x2167e90/d .functor NOR 1, L_0x2169f30, L_0x2154960, C4<0>, C4<0>;
L_0x2167e90 .delay 1 (5000,5000,5000) L_0x2167e90/d;
L_0x2161910/d .functor XOR 1, L_0x2169f30, L_0x2154960, C4<0>, C4<0>;
L_0x2161910 .delay 1 (5000,5000,5000) L_0x2161910/d;
L_0x21688f0/d .functor NOT 1, L_0x2167850, C4<0>, C4<0>, C4<0>;
L_0x21688f0 .delay 1 (5000,5000,5000) L_0x21688f0/d;
L_0x2168a50/d .functor NOT 1, L_0x21678f0, C4<0>, C4<0>, C4<0>;
L_0x2168a50 .delay 1 (5000,5000,5000) L_0x2168a50/d;
L_0x2168b10/d .functor NOT 1, L_0x2167990, C4<0>, C4<0>, C4<0>;
L_0x2168b10 .delay 1 (5000,5000,5000) L_0x2168b10/d;
L_0x2168cc0/d .functor AND 1, L_0x2168210, L_0x21688f0, L_0x2168a50, L_0x2168b10;
L_0x2168cc0 .delay 1 (5000,5000,5000) L_0x2168cc0/d;
L_0x2168e70/d .functor AND 1, L_0x2168210, L_0x2167850, L_0x2168a50, L_0x2168b10;
L_0x2168e70 .delay 1 (5000,5000,5000) L_0x2168e70/d;
L_0x2169080/d .functor AND 1, L_0x2161910, L_0x21688f0, L_0x21678f0, L_0x2168b10;
L_0x2169080 .delay 1 (5000,5000,5000) L_0x2169080/d;
L_0x2169260/d .functor AND 1, L_0x2168210, L_0x2167850, L_0x21678f0, L_0x2168b10;
L_0x2169260 .delay 1 (5000,5000,5000) L_0x2169260/d;
L_0x2169430/d .functor AND 1, L_0x21675e0, L_0x21688f0, L_0x2168a50, L_0x2167990;
L_0x2169430 .delay 1 (5000,5000,5000) L_0x2169430/d;
L_0x2169610/d .functor AND 1, L_0x2167ba0, L_0x2167850, L_0x2168a50, L_0x2167990;
L_0x2169610 .delay 1 (5000,5000,5000) L_0x2169610/d;
L_0x21693c0/d .functor AND 1, L_0x2167e90, L_0x21688f0, L_0x21678f0, L_0x2167990;
L_0x21693c0 .delay 1 (5000,5000,5000) L_0x21693c0/d;
L_0x21699a0/d .functor AND 1, L_0x2167d00, L_0x2167850, L_0x21678f0, L_0x2167990;
L_0x21699a0 .delay 1 (5000,5000,5000) L_0x21699a0/d;
L_0x2169b40/0/0 .functor OR 1, L_0x2168cc0, L_0x2168e70, L_0x2169080, L_0x2169430;
L_0x2169b40/0/4 .functor OR 1, L_0x2169610, L_0x21693c0, L_0x21699a0, L_0x2169260;
L_0x2169b40/d .functor OR 1, L_0x2169b40/0/0, L_0x2169b40/0/4, C4<0>, C4<0>;
L_0x2169b40 .delay 1 (5000,5000,5000) L_0x2169b40/d;
v0x2109440_0 .net "a", 0 0, L_0x2169f30;  1 drivers
v0x2109500_0 .net "addSub", 0 0, L_0x2168210;  1 drivers
v0x21095d0_0 .net "andRes", 0 0, L_0x21675e0;  1 drivers
v0x21096a0_0 .net "b", 0 0, L_0x2154960;  1 drivers
v0x2109770_0 .net "carryIn", 0 0, L_0x2167dc0;  1 drivers
v0x2109810_0 .net "carryOut", 0 0, L_0x21686f0;  1 drivers
v0x21098e0_0 .net "initialResult", 0 0, L_0x2169b40;  1 drivers
v0x2109980_0 .net "isAdd", 0 0, L_0x2168cc0;  1 drivers
v0x2109a20_0 .net "isAnd", 0 0, L_0x2169430;  1 drivers
v0x2109b50_0 .net "isNand", 0 0, L_0x2169610;  1 drivers
v0x2109bf0_0 .net "isNor", 0 0, L_0x21693c0;  1 drivers
v0x2109c90_0 .net "isOr", 0 0, L_0x21699a0;  1 drivers
v0x2109d50_0 .net "isSLT", 0 0, L_0x2169260;  1 drivers
v0x2109e10_0 .net "isSub", 0 0, L_0x2168e70;  1 drivers
v0x2109ed0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2109f70_0 .net "isXor", 0 0, L_0x2169080;  1 drivers
v0x210a030_0 .net "nandRes", 0 0, L_0x2167ba0;  1 drivers
v0x210a1e0_0 .net "norRes", 0 0, L_0x2167e90;  1 drivers
v0x210a280_0 .net "orRes", 0 0, L_0x2167d00;  1 drivers
v0x210a320_0 .net "s0", 0 0, L_0x2167850;  1 drivers
v0x210a3c0_0 .net "s0inv", 0 0, L_0x21688f0;  1 drivers
v0x210a480_0 .net "s1", 0 0, L_0x21678f0;  1 drivers
v0x210a540_0 .net "s1inv", 0 0, L_0x2168a50;  1 drivers
v0x210a600_0 .net "s2", 0 0, L_0x2167990;  1 drivers
v0x210a6c0_0 .net "s2inv", 0 0, L_0x2168b10;  1 drivers
v0x210a780_0 .net "xorRes", 0 0, L_0x2161910;  1 drivers
S_0x2108840 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2108540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2167fa0/d .functor XOR 1, L_0x2154960, L_0x219a630, C4<0>, C4<0>;
L_0x2167fa0 .delay 1 (5000,5000,5000) L_0x2167fa0/d;
L_0x2168100/d .functor XOR 1, L_0x2169f30, L_0x2167fa0, C4<0>, C4<0>;
L_0x2168100 .delay 1 (5000,5000,5000) L_0x2168100/d;
L_0x2168210/d .functor XOR 1, L_0x2168100, L_0x2167dc0, C4<0>, C4<0>;
L_0x2168210 .delay 1 (5000,5000,5000) L_0x2168210/d;
L_0x2168410/d .functor AND 1, L_0x2169f30, L_0x2167fa0, C4<1>, C4<1>;
L_0x2168410 .delay 1 (5000,5000,5000) L_0x2168410/d;
L_0x2168680/d .functor AND 1, L_0x2168100, L_0x2167dc0, C4<1>, C4<1>;
L_0x2168680 .delay 1 (5000,5000,5000) L_0x2168680/d;
L_0x21686f0/d .functor OR 1, L_0x2168410, L_0x2168680, C4<0>, C4<0>;
L_0x21686f0 .delay 1 (5000,5000,5000) L_0x21686f0/d;
v0x2108ad0_0 .net "AandB", 0 0, L_0x2168410;  1 drivers
v0x2108bb0_0 .net "BxorSub", 0 0, L_0x2167fa0;  1 drivers
v0x2108c70_0 .net "a", 0 0, L_0x2169f30;  alias, 1 drivers
v0x2108d40_0 .net "b", 0 0, L_0x2154960;  alias, 1 drivers
v0x2108e00_0 .net "carryin", 0 0, L_0x2167dc0;  alias, 1 drivers
v0x2108f10_0 .net "carryout", 0 0, L_0x21686f0;  alias, 1 drivers
v0x2108fd0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2109070_0 .net "res", 0 0, L_0x2168210;  alias, 1 drivers
v0x2109130_0 .net "xAorB", 0 0, L_0x2168100;  1 drivers
v0x2109280_0 .net "xAorBandCin", 0 0, L_0x2168680;  1 drivers
S_0x210a960 .scope generate, "genblk1[15]" "genblk1[15]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x210ab20 .param/l "i" 0 3 150, +C4<01111>;
S_0x210abe0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x210a960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2169fd0/d .functor AND 1, L_0x216cb60, L_0x216ccc0, C4<1>, C4<1>;
L_0x2169fd0 .delay 1 (5000,5000,5000) L_0x2169fd0/d;
L_0x2154cb0/d .functor NAND 1, L_0x216cb60, L_0x216ccc0, C4<1>, C4<1>;
L_0x2154cb0 .delay 1 (5000,5000,5000) L_0x2154cb0/d;
L_0x216a8a0/d .functor OR 1, L_0x216cb60, L_0x216ccc0, C4<0>, C4<0>;
L_0x216a8a0 .delay 1 (5000,5000,5000) L_0x216a8a0/d;
L_0x216aa90/d .functor NOR 1, L_0x216cb60, L_0x216ccc0, C4<0>, C4<0>;
L_0x216aa90 .delay 1 (5000,5000,5000) L_0x216aa90/d;
L_0x216ab50/d .functor XOR 1, L_0x216cb60, L_0x216ccc0, C4<0>, C4<0>;
L_0x216ab50 .delay 1 (5000,5000,5000) L_0x216ab50/d;
L_0x216b590/d .functor NOT 1, L_0x2157800, C4<0>, C4<0>, C4<0>;
L_0x216b590 .delay 1 (5000,5000,5000) L_0x216b590/d;
L_0x210c180/d .functor NOT 1, L_0x216d170, C4<0>, C4<0>, C4<0>;
L_0x210c180 .delay 1 (5000,5000,5000) L_0x210c180/d;
L_0x216b740/d .functor NOT 1, L_0x216d210, C4<0>, C4<0>, C4<0>;
L_0x216b740 .delay 1 (5000,5000,5000) L_0x216b740/d;
L_0x216b8f0/d .functor AND 1, L_0x216aed0, L_0x216b590, L_0x210c180, L_0x216b740;
L_0x216b8f0 .delay 1 (5000,5000,5000) L_0x216b8f0/d;
L_0x216baa0/d .functor AND 1, L_0x216aed0, L_0x2157800, L_0x210c180, L_0x216b740;
L_0x216baa0 .delay 1 (5000,5000,5000) L_0x216baa0/d;
L_0x216bcb0/d .functor AND 1, L_0x216ab50, L_0x216b590, L_0x216d170, L_0x216b740;
L_0x216bcb0 .delay 1 (5000,5000,5000) L_0x216bcb0/d;
L_0x216be90/d .functor AND 1, L_0x216aed0, L_0x2157800, L_0x216d170, L_0x216b740;
L_0x216be90 .delay 1 (5000,5000,5000) L_0x216be90/d;
L_0x216c060/d .functor AND 1, L_0x2169fd0, L_0x216b590, L_0x210c180, L_0x216d210;
L_0x216c060 .delay 1 (5000,5000,5000) L_0x216c060/d;
L_0x216c240/d .functor AND 1, L_0x2154cb0, L_0x2157800, L_0x210c180, L_0x216d210;
L_0x216c240 .delay 1 (5000,5000,5000) L_0x216c240/d;
L_0x216bff0/d .functor AND 1, L_0x216aa90, L_0x216b590, L_0x216d170, L_0x216d210;
L_0x216bff0 .delay 1 (5000,5000,5000) L_0x216bff0/d;
L_0x216c5d0/d .functor AND 1, L_0x216a8a0, L_0x2157800, L_0x216d170, L_0x216d210;
L_0x216c5d0 .delay 1 (5000,5000,5000) L_0x216c5d0/d;
L_0x216c770/0/0 .functor OR 1, L_0x216b8f0, L_0x216baa0, L_0x216bcb0, L_0x216c060;
L_0x216c770/0/4 .functor OR 1, L_0x216c240, L_0x216bff0, L_0x216c5d0, L_0x216be90;
L_0x216c770/d .functor OR 1, L_0x216c770/0/0, L_0x216c770/0/4, C4<0>, C4<0>;
L_0x216c770 .delay 1 (5000,5000,5000) L_0x216c770/d;
v0x210bae0_0 .net "a", 0 0, L_0x216cb60;  1 drivers
v0x210bba0_0 .net "addSub", 0 0, L_0x216aed0;  1 drivers
v0x210bc70_0 .net "andRes", 0 0, L_0x2169fd0;  1 drivers
v0x210bd40_0 .net "b", 0 0, L_0x216ccc0;  1 drivers
v0x210be10_0 .net "carryIn", 0 0, L_0x216a5c0;  1 drivers
v0x210beb0_0 .net "carryOut", 0 0, L_0x216b390;  1 drivers
v0x210bf80_0 .net "initialResult", 0 0, L_0x216c770;  1 drivers
v0x210c020_0 .net "isAdd", 0 0, L_0x216b8f0;  1 drivers
v0x210c0c0_0 .net "isAnd", 0 0, L_0x216c060;  1 drivers
v0x210c1f0_0 .net "isNand", 0 0, L_0x216c240;  1 drivers
v0x210c290_0 .net "isNor", 0 0, L_0x216bff0;  1 drivers
v0x210c330_0 .net "isOr", 0 0, L_0x216c5d0;  1 drivers
v0x210c3f0_0 .net "isSLT", 0 0, L_0x216be90;  1 drivers
v0x210c4b0_0 .net "isSub", 0 0, L_0x216baa0;  1 drivers
v0x210c570_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x210c610_0 .net "isXor", 0 0, L_0x216bcb0;  1 drivers
v0x210c6d0_0 .net "nandRes", 0 0, L_0x2154cb0;  1 drivers
v0x210c880_0 .net "norRes", 0 0, L_0x216aa90;  1 drivers
v0x210c920_0 .net "orRes", 0 0, L_0x216a8a0;  1 drivers
v0x210c9c0_0 .net "s0", 0 0, L_0x2157800;  1 drivers
v0x210ca60_0 .net "s0inv", 0 0, L_0x216b590;  1 drivers
v0x210cb20_0 .net "s1", 0 0, L_0x216d170;  1 drivers
v0x210cbe0_0 .net "s1inv", 0 0, L_0x210c180;  1 drivers
v0x210cca0_0 .net "s2", 0 0, L_0x216d210;  1 drivers
v0x210cd60_0 .net "s2inv", 0 0, L_0x216b740;  1 drivers
v0x210ce20_0 .net "xorRes", 0 0, L_0x216ab50;  1 drivers
S_0x210aee0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x210abe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x216acb0/d .functor XOR 1, L_0x216ccc0, L_0x219a630, C4<0>, C4<0>;
L_0x216acb0 .delay 1 (5000,5000,5000) L_0x216acb0/d;
L_0x216ad70/d .functor XOR 1, L_0x216cb60, L_0x216acb0, C4<0>, C4<0>;
L_0x216ad70 .delay 1 (5000,5000,5000) L_0x216ad70/d;
L_0x216aed0/d .functor XOR 1, L_0x216ad70, L_0x216a5c0, C4<0>, C4<0>;
L_0x216aed0 .delay 1 (5000,5000,5000) L_0x216aed0/d;
L_0x216b0d0/d .functor AND 1, L_0x216cb60, L_0x216acb0, C4<1>, C4<1>;
L_0x216b0d0 .delay 1 (5000,5000,5000) L_0x216b0d0/d;
L_0x216a910/d .functor AND 1, L_0x216ad70, L_0x216a5c0, C4<1>, C4<1>;
L_0x216a910 .delay 1 (5000,5000,5000) L_0x216a910/d;
L_0x216b390/d .functor OR 1, L_0x216b0d0, L_0x216a910, C4<0>, C4<0>;
L_0x216b390 .delay 1 (5000,5000,5000) L_0x216b390/d;
v0x210b170_0 .net "AandB", 0 0, L_0x216b0d0;  1 drivers
v0x210b250_0 .net "BxorSub", 0 0, L_0x216acb0;  1 drivers
v0x210b310_0 .net "a", 0 0, L_0x216cb60;  alias, 1 drivers
v0x210b3e0_0 .net "b", 0 0, L_0x216ccc0;  alias, 1 drivers
v0x210b4a0_0 .net "carryin", 0 0, L_0x216a5c0;  alias, 1 drivers
v0x210b5b0_0 .net "carryout", 0 0, L_0x216b390;  alias, 1 drivers
v0x210b670_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x210b710_0 .net "res", 0 0, L_0x216aed0;  alias, 1 drivers
v0x210b7d0_0 .net "xAorB", 0 0, L_0x216ad70;  1 drivers
v0x210b920_0 .net "xAorBandCin", 0 0, L_0x216a910;  1 drivers
S_0x210d000 .scope generate, "genblk1[16]" "genblk1[16]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x20f9b60 .param/l "i" 0 3 150, +C4<010000>;
S_0x210d320 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x210d000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x216cc00/d .functor AND 1, L_0x216f680, L_0x216f7e0, C4<1>, C4<1>;
L_0x216cc00 .delay 1 (5000,5000,5000) L_0x216cc00/d;
L_0x216cec0/d .functor NAND 1, L_0x216f680, L_0x216f7e0, C4<1>, C4<1>;
L_0x216cec0 .delay 1 (5000,5000,5000) L_0x216cec0/d;
L_0x216d020/d .functor OR 1, L_0x216f680, L_0x216f7e0, C4<0>, C4<0>;
L_0x216d020 .delay 1 (5000,5000,5000) L_0x216d020/d;
L_0x216c430/d .functor NOR 1, L_0x216f680, L_0x216f7e0, C4<0>, C4<0>;
L_0x216c430 .delay 1 (5000,5000,5000) L_0x216c430/d;
L_0x216d650/d .functor XOR 1, L_0x216f680, L_0x216f7e0, C4<0>, C4<0>;
L_0x216d650 .delay 1 (5000,5000,5000) L_0x216d650/d;
L_0x216e0b0/d .functor NOT 1, L_0x216fac0, C4<0>, C4<0>, C4<0>;
L_0x216e0b0 .delay 1 (5000,5000,5000) L_0x216e0b0/d;
L_0x210eab0/d .functor NOT 1, L_0x216d2b0, C4<0>, C4<0>, C4<0>;
L_0x210eab0 .delay 1 (5000,5000,5000) L_0x210eab0/d;
L_0x216e260/d .functor NOT 1, L_0x216d350, C4<0>, C4<0>, C4<0>;
L_0x216e260 .delay 1 (5000,5000,5000) L_0x216e260/d;
L_0x216e410/d .functor AND 1, L_0x216d9d0, L_0x216e0b0, L_0x210eab0, L_0x216e260;
L_0x216e410 .delay 1 (5000,5000,5000) L_0x216e410/d;
L_0x216e5c0/d .functor AND 1, L_0x216d9d0, L_0x216fac0, L_0x210eab0, L_0x216e260;
L_0x216e5c0 .delay 1 (5000,5000,5000) L_0x216e5c0/d;
L_0x216e7d0/d .functor AND 1, L_0x216d650, L_0x216e0b0, L_0x216d2b0, L_0x216e260;
L_0x216e7d0 .delay 1 (5000,5000,5000) L_0x216e7d0/d;
L_0x216e9b0/d .functor AND 1, L_0x216d9d0, L_0x216fac0, L_0x216d2b0, L_0x216e260;
L_0x216e9b0 .delay 1 (5000,5000,5000) L_0x216e9b0/d;
L_0x216eb80/d .functor AND 1, L_0x216cc00, L_0x216e0b0, L_0x210eab0, L_0x216d350;
L_0x216eb80 .delay 1 (5000,5000,5000) L_0x216eb80/d;
L_0x216ed60/d .functor AND 1, L_0x216cec0, L_0x216fac0, L_0x210eab0, L_0x216d350;
L_0x216ed60 .delay 1 (5000,5000,5000) L_0x216ed60/d;
L_0x216eb10/d .functor AND 1, L_0x216c430, L_0x216e0b0, L_0x216d2b0, L_0x216d350;
L_0x216eb10 .delay 1 (5000,5000,5000) L_0x216eb10/d;
L_0x216f0f0/d .functor AND 1, L_0x216d020, L_0x216fac0, L_0x216d2b0, L_0x216d350;
L_0x216f0f0 .delay 1 (5000,5000,5000) L_0x216f0f0/d;
L_0x216f290/0/0 .functor OR 1, L_0x216e410, L_0x216e5c0, L_0x216e7d0, L_0x216eb80;
L_0x216f290/0/4 .functor OR 1, L_0x216ed60, L_0x216eb10, L_0x216f0f0, L_0x216e9b0;
L_0x216f290/d .functor OR 1, L_0x216f290/0/0, L_0x216f290/0/4, C4<0>, C4<0>;
L_0x216f290 .delay 1 (5000,5000,5000) L_0x216f290/d;
v0x210e3e0_0 .net "a", 0 0, L_0x216f680;  1 drivers
v0x210e4d0_0 .net "addSub", 0 0, L_0x216d9d0;  1 drivers
v0x210e5a0_0 .net "andRes", 0 0, L_0x216cc00;  1 drivers
v0x210e670_0 .net "b", 0 0, L_0x216f7e0;  1 drivers
v0x210e740_0 .net "carryIn", 0 0, L_0x216f990;  1 drivers
v0x210e7e0_0 .net "carryOut", 0 0, L_0x216deb0;  1 drivers
v0x210e8b0_0 .net "initialResult", 0 0, L_0x216f290;  1 drivers
v0x210e950_0 .net "isAdd", 0 0, L_0x216e410;  1 drivers
v0x210e9f0_0 .net "isAnd", 0 0, L_0x216eb80;  1 drivers
v0x210eb20_0 .net "isNand", 0 0, L_0x216ed60;  1 drivers
v0x210ebc0_0 .net "isNor", 0 0, L_0x216eb10;  1 drivers
v0x210ec60_0 .net "isOr", 0 0, L_0x216f0f0;  1 drivers
v0x210ed20_0 .net "isSLT", 0 0, L_0x216e9b0;  1 drivers
v0x210ede0_0 .net "isSub", 0 0, L_0x216e5c0;  1 drivers
v0x210eea0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x210ef40_0 .net "isXor", 0 0, L_0x216e7d0;  1 drivers
v0x210f000_0 .net "nandRes", 0 0, L_0x216cec0;  1 drivers
v0x210f1b0_0 .net "norRes", 0 0, L_0x216c430;  1 drivers
v0x210f250_0 .net "orRes", 0 0, L_0x216d020;  1 drivers
v0x210f2f0_0 .net "s0", 0 0, L_0x216fac0;  1 drivers
v0x210f390_0 .net "s0inv", 0 0, L_0x216e0b0;  1 drivers
v0x210f450_0 .net "s1", 0 0, L_0x216d2b0;  1 drivers
v0x210f510_0 .net "s1inv", 0 0, L_0x210eab0;  1 drivers
v0x210f5d0_0 .net "s2", 0 0, L_0x216d350;  1 drivers
v0x210f690_0 .net "s2inv", 0 0, L_0x216e260;  1 drivers
v0x210f750_0 .net "xorRes", 0 0, L_0x216d650;  1 drivers
S_0x210d620 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x210d320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x216d7b0/d .functor XOR 1, L_0x216f7e0, L_0x219a630, C4<0>, C4<0>;
L_0x216d7b0 .delay 1 (5000,5000,5000) L_0x216d7b0/d;
L_0x216d870/d .functor XOR 1, L_0x216f680, L_0x216d7b0, C4<0>, C4<0>;
L_0x216d870 .delay 1 (5000,5000,5000) L_0x216d870/d;
L_0x216d9d0/d .functor XOR 1, L_0x216d870, L_0x216f990, C4<0>, C4<0>;
L_0x216d9d0 .delay 1 (5000,5000,5000) L_0x216d9d0/d;
L_0x216dbd0/d .functor AND 1, L_0x216f680, L_0x216d7b0, C4<1>, C4<1>;
L_0x216dbd0 .delay 1 (5000,5000,5000) L_0x216dbd0/d;
L_0x216de40/d .functor AND 1, L_0x216d870, L_0x216f990, C4<1>, C4<1>;
L_0x216de40 .delay 1 (5000,5000,5000) L_0x216de40/d;
L_0x216deb0/d .functor OR 1, L_0x216dbd0, L_0x216de40, C4<0>, C4<0>;
L_0x216deb0 .delay 1 (5000,5000,5000) L_0x216deb0/d;
v0x210d890_0 .net "AandB", 0 0, L_0x216dbd0;  1 drivers
v0x210d970_0 .net "BxorSub", 0 0, L_0x216d7b0;  1 drivers
v0x210da30_0 .net "a", 0 0, L_0x216f680;  alias, 1 drivers
v0x210db00_0 .net "b", 0 0, L_0x216f7e0;  alias, 1 drivers
v0x210dbc0_0 .net "carryin", 0 0, L_0x216f990;  alias, 1 drivers
v0x210dcd0_0 .net "carryout", 0 0, L_0x216deb0;  alias, 1 drivers
v0x210dd90_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x20fa790_0 .net "res", 0 0, L_0x216d9d0;  alias, 1 drivers
v0x20fa850_0 .net "xAorB", 0 0, L_0x216d870;  1 drivers
v0x210e240_0 .net "xAorBandCin", 0 0, L_0x216de40;  1 drivers
S_0x210f930 .scope generate, "genblk1[17]" "genblk1[17]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x210faf0 .param/l "i" 0 3 150, +C4<010001>;
S_0x210fbb0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x210f930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x216f720/d .functor AND 1, L_0x21720c0, L_0x2172220, C4<1>, C4<1>;
L_0x216f720 .delay 1 (5000,5000,5000) L_0x216f720/d;
L_0x216d490/d .functor NAND 1, L_0x21720c0, L_0x2172220, C4<1>, C4<1>;
L_0x216d490 .delay 1 (5000,5000,5000) L_0x216d490/d;
L_0x216ef50/d .functor OR 1, L_0x21720c0, L_0x2172220, C4<0>, C4<0>;
L_0x216ef50 .delay 1 (5000,5000,5000) L_0x216ef50/d;
L_0x216ff80/d .functor NOR 1, L_0x21720c0, L_0x2172220, C4<0>, C4<0>;
L_0x216ff80 .delay 1 (5000,5000,5000) L_0x216ff80/d;
L_0x2170040/d .functor XOR 1, L_0x21720c0, L_0x2172220, C4<0>, C4<0>;
L_0x2170040 .delay 1 (5000,5000,5000) L_0x2170040/d;
L_0x2170a80/d .functor NOT 1, L_0x216fc00, C4<0>, C4<0>, C4<0>;
L_0x2170a80 .delay 1 (5000,5000,5000) L_0x2170a80/d;
L_0x2170be0/d .functor NOT 1, L_0x216fca0, C4<0>, C4<0>, C4<0>;
L_0x2170be0 .delay 1 (5000,5000,5000) L_0x2170be0/d;
L_0x2170ca0/d .functor NOT 1, L_0x216fd40, C4<0>, C4<0>, C4<0>;
L_0x2170ca0 .delay 1 (5000,5000,5000) L_0x2170ca0/d;
L_0x2170e50/d .functor AND 1, L_0x21703c0, L_0x2170a80, L_0x2170be0, L_0x2170ca0;
L_0x2170e50 .delay 1 (5000,5000,5000) L_0x2170e50/d;
L_0x2171000/d .functor AND 1, L_0x21703c0, L_0x216fc00, L_0x2170be0, L_0x2170ca0;
L_0x2171000 .delay 1 (5000,5000,5000) L_0x2171000/d;
L_0x2171210/d .functor AND 1, L_0x2170040, L_0x2170a80, L_0x216fca0, L_0x2170ca0;
L_0x2171210 .delay 1 (5000,5000,5000) L_0x2171210/d;
L_0x21713f0/d .functor AND 1, L_0x21703c0, L_0x216fc00, L_0x216fca0, L_0x2170ca0;
L_0x21713f0 .delay 1 (5000,5000,5000) L_0x21713f0/d;
L_0x21715c0/d .functor AND 1, L_0x216f720, L_0x2170a80, L_0x2170be0, L_0x216fd40;
L_0x21715c0 .delay 1 (5000,5000,5000) L_0x21715c0/d;
L_0x21717a0/d .functor AND 1, L_0x216d490, L_0x216fc00, L_0x2170be0, L_0x216fd40;
L_0x21717a0 .delay 1 (5000,5000,5000) L_0x21717a0/d;
L_0x2171550/d .functor AND 1, L_0x216ff80, L_0x2170a80, L_0x216fca0, L_0x216fd40;
L_0x2171550 .delay 1 (5000,5000,5000) L_0x2171550/d;
L_0x2171b30/d .functor AND 1, L_0x216ef50, L_0x216fc00, L_0x216fca0, L_0x216fd40;
L_0x2171b30 .delay 1 (5000,5000,5000) L_0x2171b30/d;
L_0x2171cd0/0/0 .functor OR 1, L_0x2170e50, L_0x2171000, L_0x2171210, L_0x21715c0;
L_0x2171cd0/0/4 .functor OR 1, L_0x21717a0, L_0x2171550, L_0x2171b30, L_0x21713f0;
L_0x2171cd0/d .functor OR 1, L_0x2171cd0/0/0, L_0x2171cd0/0/4, C4<0>, C4<0>;
L_0x2171cd0 .delay 1 (5000,5000,5000) L_0x2171cd0/d;
v0x2110ab0_0 .net "a", 0 0, L_0x21720c0;  1 drivers
v0x2110b70_0 .net "addSub", 0 0, L_0x21703c0;  1 drivers
v0x2110c40_0 .net "andRes", 0 0, L_0x216f720;  1 drivers
v0x2110d10_0 .net "b", 0 0, L_0x2172220;  1 drivers
v0x2110de0_0 .net "carryIn", 0 0, L_0x216fb60;  1 drivers
v0x2110e80_0 .net "carryOut", 0 0, L_0x2170880;  1 drivers
v0x2110f50_0 .net "initialResult", 0 0, L_0x2171cd0;  1 drivers
v0x2110ff0_0 .net "isAdd", 0 0, L_0x2170e50;  1 drivers
v0x2111090_0 .net "isAnd", 0 0, L_0x21715c0;  1 drivers
v0x21111c0_0 .net "isNand", 0 0, L_0x21717a0;  1 drivers
v0x2111260_0 .net "isNor", 0 0, L_0x2171550;  1 drivers
v0x2111300_0 .net "isOr", 0 0, L_0x2171b30;  1 drivers
v0x21113c0_0 .net "isSLT", 0 0, L_0x21713f0;  1 drivers
v0x2111480_0 .net "isSub", 0 0, L_0x2171000;  1 drivers
v0x2111540_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21115e0_0 .net "isXor", 0 0, L_0x2171210;  1 drivers
v0x21116a0_0 .net "nandRes", 0 0, L_0x216d490;  1 drivers
v0x2111850_0 .net "norRes", 0 0, L_0x216ff80;  1 drivers
v0x21118f0_0 .net "orRes", 0 0, L_0x216ef50;  1 drivers
v0x2111990_0 .net "s0", 0 0, L_0x216fc00;  1 drivers
v0x2111a30_0 .net "s0inv", 0 0, L_0x2170a80;  1 drivers
v0x2111af0_0 .net "s1", 0 0, L_0x216fca0;  1 drivers
v0x2111bb0_0 .net "s1inv", 0 0, L_0x2170be0;  1 drivers
v0x2111c70_0 .net "s2", 0 0, L_0x216fd40;  1 drivers
v0x2111d30_0 .net "s2inv", 0 0, L_0x2170ca0;  1 drivers
v0x2111df0_0 .net "xorRes", 0 0, L_0x2170040;  1 drivers
S_0x210feb0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x210fbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x21701a0/d .functor XOR 1, L_0x2172220, L_0x219a630, C4<0>, C4<0>;
L_0x21701a0 .delay 1 (5000,5000,5000) L_0x21701a0/d;
L_0x2170210/d .functor XOR 1, L_0x21720c0, L_0x21701a0, C4<0>, C4<0>;
L_0x2170210 .delay 1 (5000,5000,5000) L_0x2170210/d;
L_0x21703c0/d .functor XOR 1, L_0x2170210, L_0x216fb60, C4<0>, C4<0>;
L_0x21703c0 .delay 1 (5000,5000,5000) L_0x21703c0/d;
L_0x21705c0/d .functor AND 1, L_0x21720c0, L_0x21701a0, C4<1>, C4<1>;
L_0x21705c0 .delay 1 (5000,5000,5000) L_0x21705c0/d;
L_0x216d5a0/d .functor AND 1, L_0x2170210, L_0x216fb60, C4<1>, C4<1>;
L_0x216d5a0 .delay 1 (5000,5000,5000) L_0x216d5a0/d;
L_0x2170880/d .functor OR 1, L_0x21705c0, L_0x216d5a0, C4<0>, C4<0>;
L_0x2170880 .delay 1 (5000,5000,5000) L_0x2170880/d;
v0x2110140_0 .net "AandB", 0 0, L_0x21705c0;  1 drivers
v0x2110220_0 .net "BxorSub", 0 0, L_0x21701a0;  1 drivers
v0x21102e0_0 .net "a", 0 0, L_0x21720c0;  alias, 1 drivers
v0x21103b0_0 .net "b", 0 0, L_0x2172220;  alias, 1 drivers
v0x2110470_0 .net "carryin", 0 0, L_0x216fb60;  alias, 1 drivers
v0x2110580_0 .net "carryout", 0 0, L_0x2170880;  alias, 1 drivers
v0x2110640_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21106e0_0 .net "res", 0 0, L_0x21703c0;  alias, 1 drivers
v0x21107a0_0 .net "xAorB", 0 0, L_0x2170210;  1 drivers
v0x21108f0_0 .net "xAorBandCin", 0 0, L_0x216d5a0;  1 drivers
S_0x2111fd0 .scope generate, "genblk1[18]" "genblk1[18]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2112190 .param/l "i" 0 3 150, +C4<010010>;
S_0x2112250 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2111fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2172160/d .functor AND 1, L_0x2174b20, L_0x2174c80, C4<1>, C4<1>;
L_0x2172160 .delay 1 (5000,5000,5000) L_0x2172160/d;
L_0x2172740/d .functor NAND 1, L_0x2174b20, L_0x2174c80, C4<1>, C4<1>;
L_0x2172740 .delay 1 (5000,5000,5000) L_0x2172740/d;
L_0x2171990/d .functor OR 1, L_0x2174b20, L_0x2174c80, C4<0>, C4<0>;
L_0x2171990 .delay 1 (5000,5000,5000) L_0x2171990/d;
L_0x21729c0/d .functor NOR 1, L_0x2174b20, L_0x2174c80, C4<0>, C4<0>;
L_0x21729c0 .delay 1 (5000,5000,5000) L_0x21729c0/d;
L_0x2172a80/d .functor XOR 1, L_0x2174b20, L_0x2174c80, C4<0>, C4<0>;
L_0x2172a80 .delay 1 (5000,5000,5000) L_0x2172a80/d;
L_0x21734e0/d .functor NOT 1, L_0x2172460, C4<0>, C4<0>, C4<0>;
L_0x21734e0 .delay 1 (5000,5000,5000) L_0x21734e0/d;
L_0x2173640/d .functor NOT 1, L_0x2172500, C4<0>, C4<0>, C4<0>;
L_0x2173640 .delay 1 (5000,5000,5000) L_0x2173640/d;
L_0x2173700/d .functor NOT 1, L_0x21725a0, C4<0>, C4<0>, C4<0>;
L_0x2173700 .delay 1 (5000,5000,5000) L_0x2173700/d;
L_0x21738b0/d .functor AND 1, L_0x2172e00, L_0x21734e0, L_0x2173640, L_0x2173700;
L_0x21738b0 .delay 1 (5000,5000,5000) L_0x21738b0/d;
L_0x2173a60/d .functor AND 1, L_0x2172e00, L_0x2172460, L_0x2173640, L_0x2173700;
L_0x2173a60 .delay 1 (5000,5000,5000) L_0x2173a60/d;
L_0x2173c70/d .functor AND 1, L_0x2172a80, L_0x21734e0, L_0x2172500, L_0x2173700;
L_0x2173c70 .delay 1 (5000,5000,5000) L_0x2173c70/d;
L_0x2173e50/d .functor AND 1, L_0x2172e00, L_0x2172460, L_0x2172500, L_0x2173700;
L_0x2173e50 .delay 1 (5000,5000,5000) L_0x2173e50/d;
L_0x2174020/d .functor AND 1, L_0x2172160, L_0x21734e0, L_0x2173640, L_0x21725a0;
L_0x2174020 .delay 1 (5000,5000,5000) L_0x2174020/d;
L_0x2174200/d .functor AND 1, L_0x2172740, L_0x2172460, L_0x2173640, L_0x21725a0;
L_0x2174200 .delay 1 (5000,5000,5000) L_0x2174200/d;
L_0x2173fb0/d .functor AND 1, L_0x21729c0, L_0x21734e0, L_0x2172500, L_0x21725a0;
L_0x2173fb0 .delay 1 (5000,5000,5000) L_0x2173fb0/d;
L_0x2174590/d .functor AND 1, L_0x2171990, L_0x2172460, L_0x2172500, L_0x21725a0;
L_0x2174590 .delay 1 (5000,5000,5000) L_0x2174590/d;
L_0x2174730/0/0 .functor OR 1, L_0x21738b0, L_0x2173a60, L_0x2173c70, L_0x2174020;
L_0x2174730/0/4 .functor OR 1, L_0x2174200, L_0x2173fb0, L_0x2174590, L_0x2173e50;
L_0x2174730/d .functor OR 1, L_0x2174730/0/0, L_0x2174730/0/4, C4<0>, C4<0>;
L_0x2174730 .delay 1 (5000,5000,5000) L_0x2174730/d;
v0x2113150_0 .net "a", 0 0, L_0x2174b20;  1 drivers
v0x2113210_0 .net "addSub", 0 0, L_0x2172e00;  1 drivers
v0x21132e0_0 .net "andRes", 0 0, L_0x2172160;  1 drivers
v0x21133b0_0 .net "b", 0 0, L_0x2174c80;  1 drivers
v0x2113480_0 .net "carryIn", 0 0, L_0x21728f0;  1 drivers
v0x2113520_0 .net "carryOut", 0 0, L_0x21732e0;  1 drivers
v0x21135f0_0 .net "initialResult", 0 0, L_0x2174730;  1 drivers
v0x2113690_0 .net "isAdd", 0 0, L_0x21738b0;  1 drivers
v0x2113730_0 .net "isAnd", 0 0, L_0x2174020;  1 drivers
v0x2113860_0 .net "isNand", 0 0, L_0x2174200;  1 drivers
v0x2113900_0 .net "isNor", 0 0, L_0x2173fb0;  1 drivers
v0x21139a0_0 .net "isOr", 0 0, L_0x2174590;  1 drivers
v0x2113a60_0 .net "isSLT", 0 0, L_0x2173e50;  1 drivers
v0x2113b20_0 .net "isSub", 0 0, L_0x2173a60;  1 drivers
v0x2113be0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2113c80_0 .net "isXor", 0 0, L_0x2173c70;  1 drivers
v0x2113d40_0 .net "nandRes", 0 0, L_0x2172740;  1 drivers
v0x2113ef0_0 .net "norRes", 0 0, L_0x21729c0;  1 drivers
v0x2113f90_0 .net "orRes", 0 0, L_0x2171990;  1 drivers
v0x2114030_0 .net "s0", 0 0, L_0x2172460;  1 drivers
v0x21140d0_0 .net "s0inv", 0 0, L_0x21734e0;  1 drivers
v0x2114190_0 .net "s1", 0 0, L_0x2172500;  1 drivers
v0x2114250_0 .net "s1inv", 0 0, L_0x2173640;  1 drivers
v0x2114310_0 .net "s2", 0 0, L_0x21725a0;  1 drivers
v0x21143d0_0 .net "s2inv", 0 0, L_0x2173700;  1 drivers
v0x2114490_0 .net "xorRes", 0 0, L_0x2172a80;  1 drivers
S_0x2112550 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2112250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2172be0/d .functor XOR 1, L_0x2174c80, L_0x219a630, C4<0>, C4<0>;
L_0x2172be0 .delay 1 (5000,5000,5000) L_0x2172be0/d;
L_0x2172c50/d .functor XOR 1, L_0x2174b20, L_0x2172be0, C4<0>, C4<0>;
L_0x2172c50 .delay 1 (5000,5000,5000) L_0x2172c50/d;
L_0x2172e00/d .functor XOR 1, L_0x2172c50, L_0x21728f0, C4<0>, C4<0>;
L_0x2172e00 .delay 1 (5000,5000,5000) L_0x2172e00/d;
L_0x2173000/d .functor AND 1, L_0x2174b20, L_0x2172be0, C4<1>, C4<1>;
L_0x2173000 .delay 1 (5000,5000,5000) L_0x2173000/d;
L_0x2173270/d .functor AND 1, L_0x2172c50, L_0x21728f0, C4<1>, C4<1>;
L_0x2173270 .delay 1 (5000,5000,5000) L_0x2173270/d;
L_0x21732e0/d .functor OR 1, L_0x2173000, L_0x2173270, C4<0>, C4<0>;
L_0x21732e0 .delay 1 (5000,5000,5000) L_0x21732e0/d;
v0x21127e0_0 .net "AandB", 0 0, L_0x2173000;  1 drivers
v0x21128c0_0 .net "BxorSub", 0 0, L_0x2172be0;  1 drivers
v0x2112980_0 .net "a", 0 0, L_0x2174b20;  alias, 1 drivers
v0x2112a50_0 .net "b", 0 0, L_0x2174c80;  alias, 1 drivers
v0x2112b10_0 .net "carryin", 0 0, L_0x21728f0;  alias, 1 drivers
v0x2112c20_0 .net "carryout", 0 0, L_0x21732e0;  alias, 1 drivers
v0x2112ce0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2112d80_0 .net "res", 0 0, L_0x2172e00;  alias, 1 drivers
v0x2112e40_0 .net "xAorB", 0 0, L_0x2172c50;  1 drivers
v0x2112f90_0 .net "xAorBandCin", 0 0, L_0x2173270;  1 drivers
S_0x2114670 .scope generate, "genblk1[19]" "genblk1[19]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2114830 .param/l "i" 0 3 150, +C4<010011>;
S_0x21148f0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2114670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2174bc0/d .functor AND 1, L_0x2177530, L_0x2177690, C4<1>, C4<1>;
L_0x2174bc0 .delay 1 (5000,5000,5000) L_0x2174bc0/d;
L_0x21743f0/d .functor NAND 1, L_0x2177530, L_0x2177690, C4<1>, C4<1>;
L_0x21743f0 .delay 1 (5000,5000,5000) L_0x21743f0/d;
L_0x2175220/d .functor OR 1, L_0x2177530, L_0x2177690, C4<0>, C4<0>;
L_0x2175220 .delay 1 (5000,5000,5000) L_0x2175220/d;
L_0x2175410/d .functor NOR 1, L_0x2177530, L_0x2177690, C4<0>, C4<0>;
L_0x2175410 .delay 1 (5000,5000,5000) L_0x2175410/d;
L_0x21754d0/d .functor XOR 1, L_0x2177530, L_0x2177690, C4<0>, C4<0>;
L_0x21754d0 .delay 1 (5000,5000,5000) L_0x21754d0/d;
L_0x2175f60/d .functor NOT 1, L_0x2174ed0, C4<0>, C4<0>, C4<0>;
L_0x2175f60 .delay 1 (5000,5000,5000) L_0x2175f60/d;
L_0x2115e90/d .functor NOT 1, L_0x2174f70, C4<0>, C4<0>, C4<0>;
L_0x2115e90 .delay 1 (5000,5000,5000) L_0x2115e90/d;
L_0x2176110/d .functor NOT 1, L_0x2175010, C4<0>, C4<0>, C4<0>;
L_0x2176110 .delay 1 (5000,5000,5000) L_0x2176110/d;
L_0x21762c0/d .functor AND 1, L_0x21758a0, L_0x2175f60, L_0x2115e90, L_0x2176110;
L_0x21762c0 .delay 1 (5000,5000,5000) L_0x21762c0/d;
L_0x2176470/d .functor AND 1, L_0x21758a0, L_0x2174ed0, L_0x2115e90, L_0x2176110;
L_0x2176470 .delay 1 (5000,5000,5000) L_0x2176470/d;
L_0x2176680/d .functor AND 1, L_0x21754d0, L_0x2175f60, L_0x2174f70, L_0x2176110;
L_0x2176680 .delay 1 (5000,5000,5000) L_0x2176680/d;
L_0x2176860/d .functor AND 1, L_0x21758a0, L_0x2174ed0, L_0x2174f70, L_0x2176110;
L_0x2176860 .delay 1 (5000,5000,5000) L_0x2176860/d;
L_0x2176a30/d .functor AND 1, L_0x2174bc0, L_0x2175f60, L_0x2115e90, L_0x2175010;
L_0x2176a30 .delay 1 (5000,5000,5000) L_0x2176a30/d;
L_0x2176c10/d .functor AND 1, L_0x21743f0, L_0x2174ed0, L_0x2115e90, L_0x2175010;
L_0x2176c10 .delay 1 (5000,5000,5000) L_0x2176c10/d;
L_0x21769c0/d .functor AND 1, L_0x2175410, L_0x2175f60, L_0x2174f70, L_0x2175010;
L_0x21769c0 .delay 1 (5000,5000,5000) L_0x21769c0/d;
L_0x2176fa0/d .functor AND 1, L_0x2175220, L_0x2174ed0, L_0x2174f70, L_0x2175010;
L_0x2176fa0 .delay 1 (5000,5000,5000) L_0x2176fa0/d;
L_0x2177140/0/0 .functor OR 1, L_0x21762c0, L_0x2176470, L_0x2176680, L_0x2176a30;
L_0x2177140/0/4 .functor OR 1, L_0x2176c10, L_0x21769c0, L_0x2176fa0, L_0x2176860;
L_0x2177140/d .functor OR 1, L_0x2177140/0/0, L_0x2177140/0/4, C4<0>, C4<0>;
L_0x2177140 .delay 1 (5000,5000,5000) L_0x2177140/d;
v0x21157f0_0 .net "a", 0 0, L_0x2177530;  1 drivers
v0x21158b0_0 .net "addSub", 0 0, L_0x21758a0;  1 drivers
v0x2115980_0 .net "andRes", 0 0, L_0x2174bc0;  1 drivers
v0x2115a50_0 .net "b", 0 0, L_0x2177690;  1 drivers
v0x2115b20_0 .net "carryIn", 0 0, L_0x2174e30;  1 drivers
v0x2115bc0_0 .net "carryOut", 0 0, L_0x2175d60;  1 drivers
v0x2115c90_0 .net "initialResult", 0 0, L_0x2177140;  1 drivers
v0x2115d30_0 .net "isAdd", 0 0, L_0x21762c0;  1 drivers
v0x2115dd0_0 .net "isAnd", 0 0, L_0x2176a30;  1 drivers
v0x2115f00_0 .net "isNand", 0 0, L_0x2176c10;  1 drivers
v0x2115fa0_0 .net "isNor", 0 0, L_0x21769c0;  1 drivers
v0x2116040_0 .net "isOr", 0 0, L_0x2176fa0;  1 drivers
v0x2116100_0 .net "isSLT", 0 0, L_0x2176860;  1 drivers
v0x21161c0_0 .net "isSub", 0 0, L_0x2176470;  1 drivers
v0x2116280_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2116320_0 .net "isXor", 0 0, L_0x2176680;  1 drivers
v0x21163e0_0 .net "nandRes", 0 0, L_0x21743f0;  1 drivers
v0x2116590_0 .net "norRes", 0 0, L_0x2175410;  1 drivers
v0x2116630_0 .net "orRes", 0 0, L_0x2175220;  1 drivers
v0x21166d0_0 .net "s0", 0 0, L_0x2174ed0;  1 drivers
v0x2116770_0 .net "s0inv", 0 0, L_0x2175f60;  1 drivers
v0x2116830_0 .net "s1", 0 0, L_0x2174f70;  1 drivers
v0x21168f0_0 .net "s1inv", 0 0, L_0x2115e90;  1 drivers
v0x21169b0_0 .net "s2", 0 0, L_0x2175010;  1 drivers
v0x2116a70_0 .net "s2inv", 0 0, L_0x2176110;  1 drivers
v0x2116b30_0 .net "xorRes", 0 0, L_0x21754d0;  1 drivers
S_0x2114bf0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x21148f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2175630/d .functor XOR 1, L_0x2177690, L_0x219a630, C4<0>, C4<0>;
L_0x2175630 .delay 1 (5000,5000,5000) L_0x2175630/d;
L_0x21756f0/d .functor XOR 1, L_0x2177530, L_0x2175630, C4<0>, C4<0>;
L_0x21756f0 .delay 1 (5000,5000,5000) L_0x21756f0/d;
L_0x21758a0/d .functor XOR 1, L_0x21756f0, L_0x2174e30, C4<0>, C4<0>;
L_0x21758a0 .delay 1 (5000,5000,5000) L_0x21758a0/d;
L_0x2175aa0/d .functor AND 1, L_0x2177530, L_0x2175630, C4<1>, C4<1>;
L_0x2175aa0 .delay 1 (5000,5000,5000) L_0x2175aa0/d;
L_0x2175290/d .functor AND 1, L_0x21756f0, L_0x2174e30, C4<1>, C4<1>;
L_0x2175290 .delay 1 (5000,5000,5000) L_0x2175290/d;
L_0x2175d60/d .functor OR 1, L_0x2175aa0, L_0x2175290, C4<0>, C4<0>;
L_0x2175d60 .delay 1 (5000,5000,5000) L_0x2175d60/d;
v0x2114e80_0 .net "AandB", 0 0, L_0x2175aa0;  1 drivers
v0x2114f60_0 .net "BxorSub", 0 0, L_0x2175630;  1 drivers
v0x2115020_0 .net "a", 0 0, L_0x2177530;  alias, 1 drivers
v0x21150f0_0 .net "b", 0 0, L_0x2177690;  alias, 1 drivers
v0x21151b0_0 .net "carryin", 0 0, L_0x2174e30;  alias, 1 drivers
v0x21152c0_0 .net "carryout", 0 0, L_0x2175d60;  alias, 1 drivers
v0x2115380_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2115420_0 .net "res", 0 0, L_0x21758a0;  alias, 1 drivers
v0x21154e0_0 .net "xAorB", 0 0, L_0x21756f0;  1 drivers
v0x2115630_0 .net "xAorBandCin", 0 0, L_0x2175290;  1 drivers
S_0x2116d10 .scope generate, "genblk1[20]" "genblk1[20]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2116ed0 .param/l "i" 0 3 150, +C4<010100>;
S_0x2116f90 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2116d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x21775d0/d .functor AND 1, L_0x217a030, L_0x217a190, C4<1>, C4<1>;
L_0x21775d0 .delay 1 (5000,5000,5000) L_0x21775d0/d;
L_0x2176e00/d .functor NAND 1, L_0x217a030, L_0x217a190, C4<1>, C4<1>;
L_0x2176e00 .delay 1 (5000,5000,5000) L_0x2176e00/d;
L_0x2177c60/d .functor OR 1, L_0x217a030, L_0x217a190, C4<0>, C4<0>;
L_0x2177c60 .delay 1 (5000,5000,5000) L_0x2177c60/d;
L_0x2177e50/d .functor NOR 1, L_0x217a030, L_0x217a190, C4<0>, C4<0>;
L_0x2177e50 .delay 1 (5000,5000,5000) L_0x2177e50/d;
L_0x2177f10/d .functor XOR 1, L_0x217a030, L_0x217a190, C4<0>, C4<0>;
L_0x2177f10 .delay 1 (5000,5000,5000) L_0x2177f10/d;
L_0x21789a0/d .functor NOT 1, L_0x21778e0, C4<0>, C4<0>, C4<0>;
L_0x21789a0 .delay 1 (5000,5000,5000) L_0x21789a0/d;
L_0x2178b00/d .functor NOT 1, L_0x2177980, C4<0>, C4<0>, C4<0>;
L_0x2178b00 .delay 1 (5000,5000,5000) L_0x2178b00/d;
L_0x2178bc0/d .functor NOT 1, L_0x2177a20, C4<0>, C4<0>, C4<0>;
L_0x2178bc0 .delay 1 (5000,5000,5000) L_0x2178bc0/d;
L_0x2178d70/d .functor AND 1, L_0x21782e0, L_0x21789a0, L_0x2178b00, L_0x2178bc0;
L_0x2178d70 .delay 1 (5000,5000,5000) L_0x2178d70/d;
L_0x2178f20/d .functor AND 1, L_0x21782e0, L_0x21778e0, L_0x2178b00, L_0x2178bc0;
L_0x2178f20 .delay 1 (5000,5000,5000) L_0x2178f20/d;
L_0x2179130/d .functor AND 1, L_0x2177f10, L_0x21789a0, L_0x2177980, L_0x2178bc0;
L_0x2179130 .delay 1 (5000,5000,5000) L_0x2179130/d;
L_0x2179310/d .functor AND 1, L_0x21782e0, L_0x21778e0, L_0x2177980, L_0x2178bc0;
L_0x2179310 .delay 1 (5000,5000,5000) L_0x2179310/d;
L_0x21794e0/d .functor AND 1, L_0x21775d0, L_0x21789a0, L_0x2178b00, L_0x2177a20;
L_0x21794e0 .delay 1 (5000,5000,5000) L_0x21794e0/d;
L_0x21796c0/d .functor AND 1, L_0x2176e00, L_0x21778e0, L_0x2178b00, L_0x2177a20;
L_0x21796c0 .delay 1 (5000,5000,5000) L_0x21796c0/d;
L_0x2179470/d .functor AND 1, L_0x2177e50, L_0x21789a0, L_0x2177980, L_0x2177a20;
L_0x2179470 .delay 1 (5000,5000,5000) L_0x2179470/d;
L_0x2179aa0/d .functor AND 1, L_0x2177c60, L_0x21778e0, L_0x2177980, L_0x2177a20;
L_0x2179aa0 .delay 1 (5000,5000,5000) L_0x2179aa0/d;
L_0x2179c40/0/0 .functor OR 1, L_0x2178d70, L_0x2178f20, L_0x2179130, L_0x21794e0;
L_0x2179c40/0/4 .functor OR 1, L_0x21796c0, L_0x2179470, L_0x2179aa0, L_0x2179310;
L_0x2179c40/d .functor OR 1, L_0x2179c40/0/0, L_0x2179c40/0/4, C4<0>, C4<0>;
L_0x2179c40 .delay 1 (5000,5000,5000) L_0x2179c40/d;
v0x2117e90_0 .net "a", 0 0, L_0x217a030;  1 drivers
v0x2117f50_0 .net "addSub", 0 0, L_0x21782e0;  1 drivers
v0x2118020_0 .net "andRes", 0 0, L_0x21775d0;  1 drivers
v0x21180f0_0 .net "b", 0 0, L_0x217a190;  1 drivers
v0x21181c0_0 .net "carryIn", 0 0, L_0x2177840;  1 drivers
v0x2118260_0 .net "carryOut", 0 0, L_0x21787a0;  1 drivers
v0x2118330_0 .net "initialResult", 0 0, L_0x2179c40;  1 drivers
v0x21183d0_0 .net "isAdd", 0 0, L_0x2178d70;  1 drivers
v0x2118470_0 .net "isAnd", 0 0, L_0x21794e0;  1 drivers
v0x21185a0_0 .net "isNand", 0 0, L_0x21796c0;  1 drivers
v0x2118640_0 .net "isNor", 0 0, L_0x2179470;  1 drivers
v0x21186e0_0 .net "isOr", 0 0, L_0x2179aa0;  1 drivers
v0x21187a0_0 .net "isSLT", 0 0, L_0x2179310;  1 drivers
v0x2118860_0 .net "isSub", 0 0, L_0x2178f20;  1 drivers
v0x2118920_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21189c0_0 .net "isXor", 0 0, L_0x2179130;  1 drivers
v0x2118a80_0 .net "nandRes", 0 0, L_0x2176e00;  1 drivers
v0x2118c30_0 .net "norRes", 0 0, L_0x2177e50;  1 drivers
v0x2118cd0_0 .net "orRes", 0 0, L_0x2177c60;  1 drivers
v0x2118d70_0 .net "s0", 0 0, L_0x21778e0;  1 drivers
v0x2118e10_0 .net "s0inv", 0 0, L_0x21789a0;  1 drivers
v0x2118ed0_0 .net "s1", 0 0, L_0x2177980;  1 drivers
v0x2118f90_0 .net "s1inv", 0 0, L_0x2178b00;  1 drivers
v0x2119050_0 .net "s2", 0 0, L_0x2177a20;  1 drivers
v0x2119110_0 .net "s2inv", 0 0, L_0x2178bc0;  1 drivers
v0x21191d0_0 .net "xorRes", 0 0, L_0x2177f10;  1 drivers
S_0x2117290 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2116f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2178070/d .functor XOR 1, L_0x217a190, L_0x219a630, C4<0>, C4<0>;
L_0x2178070 .delay 1 (5000,5000,5000) L_0x2178070/d;
L_0x2178130/d .functor XOR 1, L_0x217a030, L_0x2178070, C4<0>, C4<0>;
L_0x2178130 .delay 1 (5000,5000,5000) L_0x2178130/d;
L_0x21782e0/d .functor XOR 1, L_0x2178130, L_0x2177840, C4<0>, C4<0>;
L_0x21782e0 .delay 1 (5000,5000,5000) L_0x21782e0/d;
L_0x21784e0/d .functor AND 1, L_0x217a030, L_0x2178070, C4<1>, C4<1>;
L_0x21784e0 .delay 1 (5000,5000,5000) L_0x21784e0/d;
L_0x2177cd0/d .functor AND 1, L_0x2178130, L_0x2177840, C4<1>, C4<1>;
L_0x2177cd0 .delay 1 (5000,5000,5000) L_0x2177cd0/d;
L_0x21787a0/d .functor OR 1, L_0x21784e0, L_0x2177cd0, C4<0>, C4<0>;
L_0x21787a0 .delay 1 (5000,5000,5000) L_0x21787a0/d;
v0x2117520_0 .net "AandB", 0 0, L_0x21784e0;  1 drivers
v0x2117600_0 .net "BxorSub", 0 0, L_0x2178070;  1 drivers
v0x21176c0_0 .net "a", 0 0, L_0x217a030;  alias, 1 drivers
v0x2117790_0 .net "b", 0 0, L_0x217a190;  alias, 1 drivers
v0x2117850_0 .net "carryin", 0 0, L_0x2177840;  alias, 1 drivers
v0x2117960_0 .net "carryout", 0 0, L_0x21787a0;  alias, 1 drivers
v0x2117a20_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2117ac0_0 .net "res", 0 0, L_0x21782e0;  alias, 1 drivers
v0x2117b80_0 .net "xAorB", 0 0, L_0x2178130;  1 drivers
v0x2117cd0_0 .net "xAorBandCin", 0 0, L_0x2177cd0;  1 drivers
S_0x21193b0 .scope generate, "genblk1[21]" "genblk1[21]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2119570 .param/l "i" 0 3 150, +C4<010101>;
S_0x2119630 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x21193b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x217a0d0/d .functor AND 1, L_0x217ceb0, L_0x217d010, C4<1>, C4<1>;
L_0x217a0d0 .delay 1 (5000,5000,5000) L_0x217a0d0/d;
L_0x2177ac0/d .functor NAND 1, L_0x217ceb0, L_0x217d010, C4<1>, C4<1>;
L_0x2177ac0 .delay 1 (5000,5000,5000) L_0x2177ac0/d;
L_0x2177b80/d .functor OR 1, L_0x217ceb0, L_0x217d010, C4<0>, C4<0>;
L_0x2177b80 .delay 1 (5000,5000,5000) L_0x2177b80/d;
L_0x217a420/d .functor NOR 1, L_0x217ceb0, L_0x217d010, C4<0>, C4<0>;
L_0x217a420 .delay 1 (5000,5000,5000) L_0x217a420/d;
L_0x217a580/d .functor XOR 1, L_0x217ceb0, L_0x217d010, C4<0>, C4<0>;
L_0x217a580 .delay 1 (5000,5000,5000) L_0x217a580/d;
L_0x217b890/d .functor NOT 1, L_0x217d260, C4<0>, C4<0>, C4<0>;
L_0x217b890 .delay 1 (5000,5000,5000) L_0x217b890/d;
L_0x217b9f0/d .functor NOT 1, L_0x215f990, C4<0>, C4<0>, C4<0>;
L_0x217b9f0 .delay 1 (5000,5000,5000) L_0x217b9f0/d;
L_0x217bab0/d .functor NOT 1, L_0x215fa30, C4<0>, C4<0>, C4<0>;
L_0x217bab0 .delay 1 (5000,5000,5000) L_0x217bab0/d;
L_0x217bc60/d .functor AND 1, L_0x217b1b0, L_0x217b890, L_0x217b9f0, L_0x217bab0;
L_0x217bc60 .delay 1 (5000,5000,5000) L_0x217bc60/d;
L_0x217be10/d .functor AND 1, L_0x217b1b0, L_0x217d260, L_0x217b9f0, L_0x217bab0;
L_0x217be10 .delay 1 (5000,5000,5000) L_0x217be10/d;
L_0x217bfc0/d .functor AND 1, L_0x217a580, L_0x217b890, L_0x215f990, L_0x217bab0;
L_0x217bfc0 .delay 1 (5000,5000,5000) L_0x217bfc0/d;
L_0x217c1b0/d .functor AND 1, L_0x217b1b0, L_0x217d260, L_0x215f990, L_0x217bab0;
L_0x217c1b0 .delay 1 (5000,5000,5000) L_0x217c1b0/d;
L_0x217c2e0/d .functor AND 1, L_0x217a0d0, L_0x217b890, L_0x217b9f0, L_0x215fa30;
L_0x217c2e0 .delay 1 (5000,5000,5000) L_0x217c2e0/d;
L_0x217c540/d .functor AND 1, L_0x2177ac0, L_0x217d260, L_0x217b9f0, L_0x215fa30;
L_0x217c540 .delay 1 (5000,5000,5000) L_0x217c540/d;
L_0x217c270/d .functor AND 1, L_0x217a420, L_0x217b890, L_0x215f990, L_0x215fa30;
L_0x217c270 .delay 1 (5000,5000,5000) L_0x217c270/d;
L_0x217c920/d .functor AND 1, L_0x2177b80, L_0x217d260, L_0x215f990, L_0x215fa30;
L_0x217c920 .delay 1 (5000,5000,5000) L_0x217c920/d;
L_0x217cac0/0/0 .functor OR 1, L_0x217bc60, L_0x217be10, L_0x217bfc0, L_0x217c2e0;
L_0x217cac0/0/4 .functor OR 1, L_0x217c540, L_0x217c270, L_0x217c920, L_0x217c1b0;
L_0x217cac0/d .functor OR 1, L_0x217cac0/0/0, L_0x217cac0/0/4, C4<0>, C4<0>;
L_0x217cac0 .delay 1 (5000,5000,5000) L_0x217cac0/d;
v0x211a530_0 .net "a", 0 0, L_0x217ceb0;  1 drivers
v0x211a5f0_0 .net "addSub", 0 0, L_0x217b1b0;  1 drivers
v0x211a6c0_0 .net "andRes", 0 0, L_0x217a0d0;  1 drivers
v0x211a790_0 .net "b", 0 0, L_0x217d010;  1 drivers
v0x211a860_0 .net "carryIn", 0 0, L_0x217d1c0;  1 drivers
v0x211a900_0 .net "carryOut", 0 0, L_0x217b690;  1 drivers
v0x211a9d0_0 .net "initialResult", 0 0, L_0x217cac0;  1 drivers
v0x211aa70_0 .net "isAdd", 0 0, L_0x217bc60;  1 drivers
v0x211ab10_0 .net "isAnd", 0 0, L_0x217c2e0;  1 drivers
v0x211ac40_0 .net "isNand", 0 0, L_0x217c540;  1 drivers
v0x211ace0_0 .net "isNor", 0 0, L_0x217c270;  1 drivers
v0x211ad80_0 .net "isOr", 0 0, L_0x217c920;  1 drivers
v0x211ae40_0 .net "isSLT", 0 0, L_0x217c1b0;  1 drivers
v0x211af00_0 .net "isSub", 0 0, L_0x217be10;  1 drivers
v0x211afc0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x211b060_0 .net "isXor", 0 0, L_0x217bfc0;  1 drivers
v0x211b120_0 .net "nandRes", 0 0, L_0x2177ac0;  1 drivers
v0x211b2d0_0 .net "norRes", 0 0, L_0x217a420;  1 drivers
v0x211b370_0 .net "orRes", 0 0, L_0x2177b80;  1 drivers
v0x211b410_0 .net "s0", 0 0, L_0x217d260;  1 drivers
v0x211b4b0_0 .net "s0inv", 0 0, L_0x217b890;  1 drivers
v0x211b570_0 .net "s1", 0 0, L_0x215f990;  1 drivers
v0x211b630_0 .net "s1inv", 0 0, L_0x217b9f0;  1 drivers
v0x211b6f0_0 .net "s2", 0 0, L_0x215fa30;  1 drivers
v0x211b7b0_0 .net "s2inv", 0 0, L_0x217bab0;  1 drivers
v0x211b870_0 .net "xorRes", 0 0, L_0x217a580;  1 drivers
S_0x2119930 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2119630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x217af90/d .functor XOR 1, L_0x217d010, L_0x219a630, C4<0>, C4<0>;
L_0x217af90 .delay 1 (5000,5000,5000) L_0x217af90/d;
L_0x217b050/d .functor XOR 1, L_0x217ceb0, L_0x217af90, C4<0>, C4<0>;
L_0x217b050 .delay 1 (5000,5000,5000) L_0x217b050/d;
L_0x217b1b0/d .functor XOR 1, L_0x217b050, L_0x217d1c0, C4<0>, C4<0>;
L_0x217b1b0 .delay 1 (5000,5000,5000) L_0x217b1b0/d;
L_0x217b3b0/d .functor AND 1, L_0x217ceb0, L_0x217af90, C4<1>, C4<1>;
L_0x217b3b0 .delay 1 (5000,5000,5000) L_0x217b3b0/d;
L_0x217b620/d .functor AND 1, L_0x217b050, L_0x217d1c0, C4<1>, C4<1>;
L_0x217b620 .delay 1 (5000,5000,5000) L_0x217b620/d;
L_0x217b690/d .functor OR 1, L_0x217b3b0, L_0x217b620, C4<0>, C4<0>;
L_0x217b690 .delay 1 (5000,5000,5000) L_0x217b690/d;
v0x2119bc0_0 .net "AandB", 0 0, L_0x217b3b0;  1 drivers
v0x2119ca0_0 .net "BxorSub", 0 0, L_0x217af90;  1 drivers
v0x2119d60_0 .net "a", 0 0, L_0x217ceb0;  alias, 1 drivers
v0x2119e30_0 .net "b", 0 0, L_0x217d010;  alias, 1 drivers
v0x2119ef0_0 .net "carryin", 0 0, L_0x217d1c0;  alias, 1 drivers
v0x211a000_0 .net "carryout", 0 0, L_0x217b690;  alias, 1 drivers
v0x211a0c0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x211a160_0 .net "res", 0 0, L_0x217b1b0;  alias, 1 drivers
v0x211a220_0 .net "xAorB", 0 0, L_0x217b050;  1 drivers
v0x211a370_0 .net "xAorBandCin", 0 0, L_0x217b620;  1 drivers
S_0x211ba50 .scope generate, "genblk1[22]" "genblk1[22]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x211bc10 .param/l "i" 0 3 150, +C4<010110>;
S_0x211bcd0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x211ba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x217cf50/d .functor AND 1, L_0x217f950, L_0x217fab0, C4<1>, C4<1>;
L_0x217cf50 .delay 1 (5000,5000,5000) L_0x217cf50/d;
L_0x217c730/d .functor NAND 1, L_0x217f950, L_0x217fab0, C4<1>, C4<1>;
L_0x217c730 .delay 1 (5000,5000,5000) L_0x217c730/d;
L_0x215fd20/d .functor OR 1, L_0x217f950, L_0x217fab0, C4<0>, C4<0>;
L_0x215fd20 .delay 1 (5000,5000,5000) L_0x215fd20/d;
L_0x215fc00/d .functor NOR 1, L_0x217f950, L_0x217fab0, C4<0>, C4<0>;
L_0x215fc00 .delay 1 (5000,5000,5000) L_0x215fc00/d;
L_0x217d810/d .functor XOR 1, L_0x217f950, L_0x217fab0, C4<0>, C4<0>;
L_0x217d810 .delay 1 (5000,5000,5000) L_0x217d810/d;
L_0x217e2c0/d .functor NOT 1, L_0x217fd90, C4<0>, C4<0>, C4<0>;
L_0x217e2c0 .delay 1 (5000,5000,5000) L_0x217e2c0/d;
L_0x217e420/d .functor NOT 1, L_0x217d300, C4<0>, C4<0>, C4<0>;
L_0x217e420 .delay 1 (5000,5000,5000) L_0x217e420/d;
L_0x217e4e0/d .functor NOT 1, L_0x217d3a0, C4<0>, C4<0>, C4<0>;
L_0x217e4e0 .delay 1 (5000,5000,5000) L_0x217e4e0/d;
L_0x217e690/d .functor AND 1, L_0x217dbe0, L_0x217e2c0, L_0x217e420, L_0x217e4e0;
L_0x217e690 .delay 1 (5000,5000,5000) L_0x217e690/d;
L_0x217e840/d .functor AND 1, L_0x217dbe0, L_0x217fd90, L_0x217e420, L_0x217e4e0;
L_0x217e840 .delay 1 (5000,5000,5000) L_0x217e840/d;
L_0x217ea50/d .functor AND 1, L_0x217d810, L_0x217e2c0, L_0x217d300, L_0x217e4e0;
L_0x217ea50 .delay 1 (5000,5000,5000) L_0x217ea50/d;
L_0x217ec30/d .functor AND 1, L_0x217dbe0, L_0x217fd90, L_0x217d300, L_0x217e4e0;
L_0x217ec30 .delay 1 (5000,5000,5000) L_0x217ec30/d;
L_0x217ee00/d .functor AND 1, L_0x217cf50, L_0x217e2c0, L_0x217e420, L_0x217d3a0;
L_0x217ee00 .delay 1 (5000,5000,5000) L_0x217ee00/d;
L_0x217efe0/d .functor AND 1, L_0x217c730, L_0x217fd90, L_0x217e420, L_0x217d3a0;
L_0x217efe0 .delay 1 (5000,5000,5000) L_0x217efe0/d;
L_0x217ed90/d .functor AND 1, L_0x215fc00, L_0x217e2c0, L_0x217d300, L_0x217d3a0;
L_0x217ed90 .delay 1 (5000,5000,5000) L_0x217ed90/d;
L_0x217f3c0/d .functor AND 1, L_0x215fd20, L_0x217fd90, L_0x217d300, L_0x217d3a0;
L_0x217f3c0 .delay 1 (5000,5000,5000) L_0x217f3c0/d;
L_0x217f560/0/0 .functor OR 1, L_0x217e690, L_0x217e840, L_0x217ea50, L_0x217ee00;
L_0x217f560/0/4 .functor OR 1, L_0x217efe0, L_0x217ed90, L_0x217f3c0, L_0x217ec30;
L_0x217f560/d .functor OR 1, L_0x217f560/0/0, L_0x217f560/0/4, C4<0>, C4<0>;
L_0x217f560 .delay 1 (5000,5000,5000) L_0x217f560/d;
v0x211cbd0_0 .net "a", 0 0, L_0x217f950;  1 drivers
v0x211cc90_0 .net "addSub", 0 0, L_0x217dbe0;  1 drivers
v0x211cd60_0 .net "andRes", 0 0, L_0x217cf50;  1 drivers
v0x211ce30_0 .net "b", 0 0, L_0x217fab0;  1 drivers
v0x211cf00_0 .net "carryIn", 0 0, L_0x217fc60;  1 drivers
v0x211cfa0_0 .net "carryOut", 0 0, L_0x217e0c0;  1 drivers
v0x211d070_0 .net "initialResult", 0 0, L_0x217f560;  1 drivers
v0x211d110_0 .net "isAdd", 0 0, L_0x217e690;  1 drivers
v0x211d1b0_0 .net "isAnd", 0 0, L_0x217ee00;  1 drivers
v0x211d2e0_0 .net "isNand", 0 0, L_0x217efe0;  1 drivers
v0x211d380_0 .net "isNor", 0 0, L_0x217ed90;  1 drivers
v0x211d420_0 .net "isOr", 0 0, L_0x217f3c0;  1 drivers
v0x211d4e0_0 .net "isSLT", 0 0, L_0x217ec30;  1 drivers
v0x211d5a0_0 .net "isSub", 0 0, L_0x217e840;  1 drivers
v0x211d660_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x211d700_0 .net "isXor", 0 0, L_0x217ea50;  1 drivers
v0x211d7c0_0 .net "nandRes", 0 0, L_0x217c730;  1 drivers
v0x211d970_0 .net "norRes", 0 0, L_0x215fc00;  1 drivers
v0x211da10_0 .net "orRes", 0 0, L_0x215fd20;  1 drivers
v0x211dab0_0 .net "s0", 0 0, L_0x217fd90;  1 drivers
v0x211db50_0 .net "s0inv", 0 0, L_0x217e2c0;  1 drivers
v0x211dc10_0 .net "s1", 0 0, L_0x217d300;  1 drivers
v0x211dcd0_0 .net "s1inv", 0 0, L_0x217e420;  1 drivers
v0x211dd90_0 .net "s2", 0 0, L_0x217d3a0;  1 drivers
v0x211de50_0 .net "s2inv", 0 0, L_0x217e4e0;  1 drivers
v0x211df10_0 .net "xorRes", 0 0, L_0x217d810;  1 drivers
S_0x211bfd0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x211bcd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x217d970/d .functor XOR 1, L_0x217fab0, L_0x219a630, C4<0>, C4<0>;
L_0x217d970 .delay 1 (5000,5000,5000) L_0x217d970/d;
L_0x217da30/d .functor XOR 1, L_0x217f950, L_0x217d970, C4<0>, C4<0>;
L_0x217da30 .delay 1 (5000,5000,5000) L_0x217da30/d;
L_0x217dbe0/d .functor XOR 1, L_0x217da30, L_0x217fc60, C4<0>, C4<0>;
L_0x217dbe0 .delay 1 (5000,5000,5000) L_0x217dbe0/d;
L_0x217dde0/d .functor AND 1, L_0x217f950, L_0x217d970, C4<1>, C4<1>;
L_0x217dde0 .delay 1 (5000,5000,5000) L_0x217dde0/d;
L_0x217e050/d .functor AND 1, L_0x217da30, L_0x217fc60, C4<1>, C4<1>;
L_0x217e050 .delay 1 (5000,5000,5000) L_0x217e050/d;
L_0x217e0c0/d .functor OR 1, L_0x217dde0, L_0x217e050, C4<0>, C4<0>;
L_0x217e0c0 .delay 1 (5000,5000,5000) L_0x217e0c0/d;
v0x211c260_0 .net "AandB", 0 0, L_0x217dde0;  1 drivers
v0x211c340_0 .net "BxorSub", 0 0, L_0x217d970;  1 drivers
v0x211c400_0 .net "a", 0 0, L_0x217f950;  alias, 1 drivers
v0x211c4d0_0 .net "b", 0 0, L_0x217fab0;  alias, 1 drivers
v0x211c590_0 .net "carryin", 0 0, L_0x217fc60;  alias, 1 drivers
v0x211c6a0_0 .net "carryout", 0 0, L_0x217e0c0;  alias, 1 drivers
v0x211c760_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x211c800_0 .net "res", 0 0, L_0x217dbe0;  alias, 1 drivers
v0x211c8c0_0 .net "xAorB", 0 0, L_0x217da30;  1 drivers
v0x211ca10_0 .net "xAorBandCin", 0 0, L_0x217e050;  1 drivers
S_0x211e0f0 .scope generate, "genblk1[23]" "genblk1[23]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x211e2b0 .param/l "i" 0 3 150, +C4<010111>;
S_0x211e370 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x211e0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x217f9f0/d .functor AND 1, L_0x2182400, L_0x2182560, C4<1>, C4<1>;
L_0x217f9f0 .delay 1 (5000,5000,5000) L_0x217f9f0/d;
L_0x217f1d0/d .functor NAND 1, L_0x2182400, L_0x2182560, C4<1>, C4<1>;
L_0x217f1d0 .delay 1 (5000,5000,5000) L_0x217f1d0/d;
L_0x217d4e0/d .functor OR 1, L_0x2182400, L_0x2182560, C4<0>, C4<0>;
L_0x217d4e0 .delay 1 (5000,5000,5000) L_0x217d4e0/d;
L_0x217d720/d .functor NOR 1, L_0x2182400, L_0x2182560, C4<0>, C4<0>;
L_0x217d720 .delay 1 (5000,5000,5000) L_0x217d720/d;
L_0x21802e0/d .functor XOR 1, L_0x2182400, L_0x2182560, C4<0>, C4<0>;
L_0x21802e0 .delay 1 (5000,5000,5000) L_0x21802e0/d;
L_0x2180d70/d .functor NOT 1, L_0x217fed0, C4<0>, C4<0>, C4<0>;
L_0x2180d70 .delay 1 (5000,5000,5000) L_0x2180d70/d;
L_0x2180ed0/d .functor NOT 1, L_0x217ff70, C4<0>, C4<0>, C4<0>;
L_0x2180ed0 .delay 1 (5000,5000,5000) L_0x2180ed0/d;
L_0x2180f90/d .functor NOT 1, L_0x2180010, C4<0>, C4<0>, C4<0>;
L_0x2180f90 .delay 1 (5000,5000,5000) L_0x2180f90/d;
L_0x2181140/d .functor AND 1, L_0x21806b0, L_0x2180d70, L_0x2180ed0, L_0x2180f90;
L_0x2181140 .delay 1 (5000,5000,5000) L_0x2181140/d;
L_0x21812f0/d .functor AND 1, L_0x21806b0, L_0x217fed0, L_0x2180ed0, L_0x2180f90;
L_0x21812f0 .delay 1 (5000,5000,5000) L_0x21812f0/d;
L_0x2181500/d .functor AND 1, L_0x21802e0, L_0x2180d70, L_0x217ff70, L_0x2180f90;
L_0x2181500 .delay 1 (5000,5000,5000) L_0x2181500/d;
L_0x21816e0/d .functor AND 1, L_0x21806b0, L_0x217fed0, L_0x217ff70, L_0x2180f90;
L_0x21816e0 .delay 1 (5000,5000,5000) L_0x21816e0/d;
L_0x21818b0/d .functor AND 1, L_0x217f9f0, L_0x2180d70, L_0x2180ed0, L_0x2180010;
L_0x21818b0 .delay 1 (5000,5000,5000) L_0x21818b0/d;
L_0x2181a90/d .functor AND 1, L_0x217f1d0, L_0x217fed0, L_0x2180ed0, L_0x2180010;
L_0x2181a90 .delay 1 (5000,5000,5000) L_0x2181a90/d;
L_0x2181840/d .functor AND 1, L_0x217d720, L_0x2180d70, L_0x217ff70, L_0x2180010;
L_0x2181840 .delay 1 (5000,5000,5000) L_0x2181840/d;
L_0x2181e70/d .functor AND 1, L_0x217d4e0, L_0x217fed0, L_0x217ff70, L_0x2180010;
L_0x2181e70 .delay 1 (5000,5000,5000) L_0x2181e70/d;
L_0x2182010/0/0 .functor OR 1, L_0x2181140, L_0x21812f0, L_0x2181500, L_0x21818b0;
L_0x2182010/0/4 .functor OR 1, L_0x2181a90, L_0x2181840, L_0x2181e70, L_0x21816e0;
L_0x2182010/d .functor OR 1, L_0x2182010/0/0, L_0x2182010/0/4, C4<0>, C4<0>;
L_0x2182010 .delay 1 (5000,5000,5000) L_0x2182010/d;
v0x211f270_0 .net "a", 0 0, L_0x2182400;  1 drivers
v0x211f330_0 .net "addSub", 0 0, L_0x21806b0;  1 drivers
v0x211f400_0 .net "andRes", 0 0, L_0x217f9f0;  1 drivers
v0x211f4d0_0 .net "b", 0 0, L_0x2182560;  1 drivers
v0x211f5a0_0 .net "carryIn", 0 0, L_0x217fe30;  1 drivers
v0x211f640_0 .net "carryOut", 0 0, L_0x2180b70;  1 drivers
v0x211f710_0 .net "initialResult", 0 0, L_0x2182010;  1 drivers
v0x211f7b0_0 .net "isAdd", 0 0, L_0x2181140;  1 drivers
v0x211f850_0 .net "isAnd", 0 0, L_0x21818b0;  1 drivers
v0x211f980_0 .net "isNand", 0 0, L_0x2181a90;  1 drivers
v0x211fa20_0 .net "isNor", 0 0, L_0x2181840;  1 drivers
v0x211fac0_0 .net "isOr", 0 0, L_0x2181e70;  1 drivers
v0x211fb80_0 .net "isSLT", 0 0, L_0x21816e0;  1 drivers
v0x211fc40_0 .net "isSub", 0 0, L_0x21812f0;  1 drivers
v0x211fd00_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x211fda0_0 .net "isXor", 0 0, L_0x2181500;  1 drivers
v0x211fe60_0 .net "nandRes", 0 0, L_0x217f1d0;  1 drivers
v0x2120010_0 .net "norRes", 0 0, L_0x217d720;  1 drivers
v0x21200b0_0 .net "orRes", 0 0, L_0x217d4e0;  1 drivers
v0x2120150_0 .net "s0", 0 0, L_0x217fed0;  1 drivers
v0x21201f0_0 .net "s0inv", 0 0, L_0x2180d70;  1 drivers
v0x21202b0_0 .net "s1", 0 0, L_0x217ff70;  1 drivers
v0x2120370_0 .net "s1inv", 0 0, L_0x2180ed0;  1 drivers
v0x2120430_0 .net "s2", 0 0, L_0x2180010;  1 drivers
v0x21204f0_0 .net "s2inv", 0 0, L_0x2180f90;  1 drivers
v0x21205b0_0 .net "xorRes", 0 0, L_0x21802e0;  1 drivers
S_0x211e670 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x211e370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2180440/d .functor XOR 1, L_0x2182560, L_0x219a630, C4<0>, C4<0>;
L_0x2180440 .delay 1 (5000,5000,5000) L_0x2180440/d;
L_0x2180500/d .functor XOR 1, L_0x2182400, L_0x2180440, C4<0>, C4<0>;
L_0x2180500 .delay 1 (5000,5000,5000) L_0x2180500/d;
L_0x21806b0/d .functor XOR 1, L_0x2180500, L_0x217fe30, C4<0>, C4<0>;
L_0x21806b0 .delay 1 (5000,5000,5000) L_0x21806b0/d;
L_0x21808b0/d .functor AND 1, L_0x2182400, L_0x2180440, C4<1>, C4<1>;
L_0x21808b0 .delay 1 (5000,5000,5000) L_0x21808b0/d;
L_0x217d550/d .functor AND 1, L_0x2180500, L_0x217fe30, C4<1>, C4<1>;
L_0x217d550 .delay 1 (5000,5000,5000) L_0x217d550/d;
L_0x2180b70/d .functor OR 1, L_0x21808b0, L_0x217d550, C4<0>, C4<0>;
L_0x2180b70 .delay 1 (5000,5000,5000) L_0x2180b70/d;
v0x211e900_0 .net "AandB", 0 0, L_0x21808b0;  1 drivers
v0x211e9e0_0 .net "BxorSub", 0 0, L_0x2180440;  1 drivers
v0x211eaa0_0 .net "a", 0 0, L_0x2182400;  alias, 1 drivers
v0x211eb70_0 .net "b", 0 0, L_0x2182560;  alias, 1 drivers
v0x211ec30_0 .net "carryin", 0 0, L_0x217fe30;  alias, 1 drivers
v0x211ed40_0 .net "carryout", 0 0, L_0x2180b70;  alias, 1 drivers
v0x211ee00_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x211eea0_0 .net "res", 0 0, L_0x21806b0;  alias, 1 drivers
v0x211ef60_0 .net "xAorB", 0 0, L_0x2180500;  1 drivers
v0x211f0b0_0 .net "xAorBandCin", 0 0, L_0x217d550;  1 drivers
S_0x2120790 .scope generate, "genblk1[24]" "genblk1[24]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2120950 .param/l "i" 0 3 150, +C4<011000>;
S_0x2120a10 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2120790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x21824a0/d .functor AND 1, L_0x2184ea0, L_0x2185000, C4<1>, C4<1>;
L_0x21824a0 .delay 1 (5000,5000,5000) L_0x21824a0/d;
L_0x2181c80/d .functor NAND 1, L_0x2184ea0, L_0x2185000, C4<1>, C4<1>;
L_0x2181c80 .delay 1 (5000,5000,5000) L_0x2181c80/d;
L_0x21801f0/d .functor OR 1, L_0x2184ea0, L_0x2185000, C4<0>, C4<0>;
L_0x21801f0 .delay 1 (5000,5000,5000) L_0x21801f0/d;
L_0x2182cc0/d .functor NOR 1, L_0x2184ea0, L_0x2185000, C4<0>, C4<0>;
L_0x2182cc0 .delay 1 (5000,5000,5000) L_0x2182cc0/d;
L_0x2182d80/d .functor XOR 1, L_0x2184ea0, L_0x2185000, C4<0>, C4<0>;
L_0x2182d80 .delay 1 (5000,5000,5000) L_0x2182d80/d;
L_0x21837e0/d .functor NOT 1, L_0x21827a0, C4<0>, C4<0>, C4<0>;
L_0x21837e0 .delay 1 (5000,5000,5000) L_0x21837e0/d;
L_0x2183940/d .functor NOT 1, L_0x2182840, C4<0>, C4<0>, C4<0>;
L_0x2183940 .delay 1 (5000,5000,5000) L_0x2183940/d;
L_0x2183a00/d .functor NOT 1, L_0x21828e0, C4<0>, C4<0>, C4<0>;
L_0x2183a00 .delay 1 (5000,5000,5000) L_0x2183a00/d;
L_0x2183bb0/d .functor AND 1, L_0x2183100, L_0x21837e0, L_0x2183940, L_0x2183a00;
L_0x2183bb0 .delay 1 (5000,5000,5000) L_0x2183bb0/d;
L_0x2183d60/d .functor AND 1, L_0x2183100, L_0x21827a0, L_0x2183940, L_0x2183a00;
L_0x2183d60 .delay 1 (5000,5000,5000) L_0x2183d60/d;
L_0x2183f70/d .functor AND 1, L_0x2182d80, L_0x21837e0, L_0x2182840, L_0x2183a00;
L_0x2183f70 .delay 1 (5000,5000,5000) L_0x2183f70/d;
L_0x2184150/d .functor AND 1, L_0x2183100, L_0x21827a0, L_0x2182840, L_0x2183a00;
L_0x2184150 .delay 1 (5000,5000,5000) L_0x2184150/d;
L_0x2184320/d .functor AND 1, L_0x21824a0, L_0x21837e0, L_0x2183940, L_0x21828e0;
L_0x2184320 .delay 1 (5000,5000,5000) L_0x2184320/d;
L_0x2184500/d .functor AND 1, L_0x2181c80, L_0x21827a0, L_0x2183940, L_0x21828e0;
L_0x2184500 .delay 1 (5000,5000,5000) L_0x2184500/d;
L_0x21842b0/d .functor AND 1, L_0x2182cc0, L_0x21837e0, L_0x2182840, L_0x21828e0;
L_0x21842b0 .delay 1 (5000,5000,5000) L_0x21842b0/d;
L_0x21848e0/d .functor AND 1, L_0x21801f0, L_0x21827a0, L_0x2182840, L_0x21828e0;
L_0x21848e0 .delay 1 (5000,5000,5000) L_0x21848e0/d;
L_0x2184ab0/0/0 .functor OR 1, L_0x2183bb0, L_0x2183d60, L_0x2183f70, L_0x2184320;
L_0x2184ab0/0/4 .functor OR 1, L_0x2184500, L_0x21842b0, L_0x21848e0, L_0x2184150;
L_0x2184ab0/d .functor OR 1, L_0x2184ab0/0/0, L_0x2184ab0/0/4, C4<0>, C4<0>;
L_0x2184ab0 .delay 1 (5000,5000,5000) L_0x2184ab0/d;
v0x2121910_0 .net "a", 0 0, L_0x2184ea0;  1 drivers
v0x21219d0_0 .net "addSub", 0 0, L_0x2183100;  1 drivers
v0x2121aa0_0 .net "andRes", 0 0, L_0x21824a0;  1 drivers
v0x2121b70_0 .net "b", 0 0, L_0x2185000;  1 drivers
v0x2121c40_0 .net "carryIn", 0 0, L_0x2182bf0;  1 drivers
v0x2121ce0_0 .net "carryOut", 0 0, L_0x21835e0;  1 drivers
v0x2121db0_0 .net "initialResult", 0 0, L_0x2184ab0;  1 drivers
v0x2121e50_0 .net "isAdd", 0 0, L_0x2183bb0;  1 drivers
v0x2121ef0_0 .net "isAnd", 0 0, L_0x2184320;  1 drivers
v0x2122020_0 .net "isNand", 0 0, L_0x2184500;  1 drivers
v0x21220c0_0 .net "isNor", 0 0, L_0x21842b0;  1 drivers
v0x2122160_0 .net "isOr", 0 0, L_0x21848e0;  1 drivers
v0x2122220_0 .net "isSLT", 0 0, L_0x2184150;  1 drivers
v0x21222e0_0 .net "isSub", 0 0, L_0x2183d60;  1 drivers
v0x21223a0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2122440_0 .net "isXor", 0 0, L_0x2183f70;  1 drivers
v0x2122500_0 .net "nandRes", 0 0, L_0x2181c80;  1 drivers
v0x21226b0_0 .net "norRes", 0 0, L_0x2182cc0;  1 drivers
v0x2122750_0 .net "orRes", 0 0, L_0x21801f0;  1 drivers
v0x21227f0_0 .net "s0", 0 0, L_0x21827a0;  1 drivers
v0x2122890_0 .net "s0inv", 0 0, L_0x21837e0;  1 drivers
v0x2122950_0 .net "s1", 0 0, L_0x2182840;  1 drivers
v0x2122a10_0 .net "s1inv", 0 0, L_0x2183940;  1 drivers
v0x2122ad0_0 .net "s2", 0 0, L_0x21828e0;  1 drivers
v0x2122b90_0 .net "s2inv", 0 0, L_0x2183a00;  1 drivers
v0x2122c50_0 .net "xorRes", 0 0, L_0x2182d80;  1 drivers
S_0x2120d10 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2120a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2182ee0/d .functor XOR 1, L_0x2185000, L_0x219a630, C4<0>, C4<0>;
L_0x2182ee0 .delay 1 (5000,5000,5000) L_0x2182ee0/d;
L_0x2182fa0/d .functor XOR 1, L_0x2184ea0, L_0x2182ee0, C4<0>, C4<0>;
L_0x2182fa0 .delay 1 (5000,5000,5000) L_0x2182fa0/d;
L_0x2183100/d .functor XOR 1, L_0x2182fa0, L_0x2182bf0, C4<0>, C4<0>;
L_0x2183100 .delay 1 (5000,5000,5000) L_0x2183100/d;
L_0x2183300/d .functor AND 1, L_0x2184ea0, L_0x2182ee0, C4<1>, C4<1>;
L_0x2183300 .delay 1 (5000,5000,5000) L_0x2183300/d;
L_0x2183570/d .functor AND 1, L_0x2182fa0, L_0x2182bf0, C4<1>, C4<1>;
L_0x2183570 .delay 1 (5000,5000,5000) L_0x2183570/d;
L_0x21835e0/d .functor OR 1, L_0x2183300, L_0x2183570, C4<0>, C4<0>;
L_0x21835e0 .delay 1 (5000,5000,5000) L_0x21835e0/d;
v0x2120fa0_0 .net "AandB", 0 0, L_0x2183300;  1 drivers
v0x2121080_0 .net "BxorSub", 0 0, L_0x2182ee0;  1 drivers
v0x2121140_0 .net "a", 0 0, L_0x2184ea0;  alias, 1 drivers
v0x2121210_0 .net "b", 0 0, L_0x2185000;  alias, 1 drivers
v0x21212d0_0 .net "carryin", 0 0, L_0x2182bf0;  alias, 1 drivers
v0x21213e0_0 .net "carryout", 0 0, L_0x21835e0;  alias, 1 drivers
v0x21214a0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2121540_0 .net "res", 0 0, L_0x2183100;  alias, 1 drivers
v0x2121600_0 .net "xAorB", 0 0, L_0x2182fa0;  1 drivers
v0x2121750_0 .net "xAorBandCin", 0 0, L_0x2183570;  1 drivers
S_0x2122e30 .scope generate, "genblk1[25]" "genblk1[25]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2122ff0 .param/l "i" 0 3 150, +C4<011001>;
S_0x21230b0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2122e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2184f40/d .functor AND 1, L_0x2187920, L_0x2187a80, C4<1>, C4<1>;
L_0x2184f40 .delay 1 (5000,5000,5000) L_0x2184f40/d;
L_0x21846f0/d .functor NAND 1, L_0x2187920, L_0x2187a80, C4<1>, C4<1>;
L_0x21846f0 .delay 1 (5000,5000,5000) L_0x21846f0/d;
L_0x2182a70/d .functor OR 1, L_0x2187920, L_0x2187a80, C4<0>, C4<0>;
L_0x2182a70 .delay 1 (5000,5000,5000) L_0x2182a70/d;
L_0x2185750/d .functor NOR 1, L_0x2187920, L_0x2187a80, C4<0>, C4<0>;
L_0x2185750 .delay 1 (5000,5000,5000) L_0x2185750/d;
L_0x2185810/d .functor XOR 1, L_0x2187920, L_0x2187a80, C4<0>, C4<0>;
L_0x2185810 .delay 1 (5000,5000,5000) L_0x2185810/d;
L_0x2186200/d .functor NOT 1, L_0x21851b0, C4<0>, C4<0>, C4<0>;
L_0x2186200 .delay 1 (5000,5000,5000) L_0x2186200/d;
L_0x2186360/d .functor NOT 1, L_0x2185250, C4<0>, C4<0>, C4<0>;
L_0x2186360 .delay 1 (5000,5000,5000) L_0x2186360/d;
L_0x2186420/d .functor NOT 1, L_0x21852f0, C4<0>, C4<0>, C4<0>;
L_0x2186420 .delay 1 (5000,5000,5000) L_0x2186420/d;
L_0x21865d0/d .functor AND 1, L_0x2185b90, L_0x2186200, L_0x2186360, L_0x2186420;
L_0x21865d0 .delay 1 (5000,5000,5000) L_0x21865d0/d;
L_0x2186780/d .functor AND 1, L_0x2185b90, L_0x21851b0, L_0x2186360, L_0x2186420;
L_0x2186780 .delay 1 (5000,5000,5000) L_0x2186780/d;
L_0x2186990/d .functor AND 1, L_0x2185810, L_0x2186200, L_0x2185250, L_0x2186420;
L_0x2186990 .delay 1 (5000,5000,5000) L_0x2186990/d;
L_0x2186b70/d .functor AND 1, L_0x2185b90, L_0x21851b0, L_0x2185250, L_0x2186420;
L_0x2186b70 .delay 1 (5000,5000,5000) L_0x2186b70/d;
L_0x2186d40/d .functor AND 1, L_0x2184f40, L_0x2186200, L_0x2186360, L_0x21852f0;
L_0x2186d40 .delay 1 (5000,5000,5000) L_0x2186d40/d;
L_0x2186f50/d .functor AND 1, L_0x21846f0, L_0x21851b0, L_0x2186360, L_0x21852f0;
L_0x2186f50 .delay 1 (5000,5000,5000) L_0x2186f50/d;
L_0x2186cd0/d .functor AND 1, L_0x2185750, L_0x2186200, L_0x2185250, L_0x21852f0;
L_0x2186cd0 .delay 1 (5000,5000,5000) L_0x2186cd0/d;
L_0x2187360/d .functor AND 1, L_0x2182a70, L_0x21851b0, L_0x2185250, L_0x21852f0;
L_0x2187360 .delay 1 (5000,5000,5000) L_0x2187360/d;
L_0x2187530/0/0 .functor OR 1, L_0x21865d0, L_0x2186780, L_0x2186990, L_0x2186d40;
L_0x2187530/0/4 .functor OR 1, L_0x2186f50, L_0x2186cd0, L_0x2187360, L_0x2186b70;
L_0x2187530/d .functor OR 1, L_0x2187530/0/0, L_0x2187530/0/4, C4<0>, C4<0>;
L_0x2187530 .delay 1 (5000,5000,5000) L_0x2187530/d;
v0x2123fb0_0 .net "a", 0 0, L_0x2187920;  1 drivers
v0x2124070_0 .net "addSub", 0 0, L_0x2185b90;  1 drivers
v0x2124140_0 .net "andRes", 0 0, L_0x2184f40;  1 drivers
v0x2124210_0 .net "b", 0 0, L_0x2187a80;  1 drivers
v0x21242e0_0 .net "carryIn", 0 0, L_0x2187140;  1 drivers
v0x2124380_0 .net "carryOut", 0 0, L_0x2186000;  1 drivers
v0x2124450_0 .net "initialResult", 0 0, L_0x2187530;  1 drivers
v0x21244f0_0 .net "isAdd", 0 0, L_0x21865d0;  1 drivers
v0x2124590_0 .net "isAnd", 0 0, L_0x2186d40;  1 drivers
v0x21246c0_0 .net "isNand", 0 0, L_0x2186f50;  1 drivers
v0x2124760_0 .net "isNor", 0 0, L_0x2186cd0;  1 drivers
v0x2124800_0 .net "isOr", 0 0, L_0x2187360;  1 drivers
v0x21248c0_0 .net "isSLT", 0 0, L_0x2186b70;  1 drivers
v0x2124980_0 .net "isSub", 0 0, L_0x2186780;  1 drivers
v0x2124a40_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2124ae0_0 .net "isXor", 0 0, L_0x2186990;  1 drivers
v0x2124ba0_0 .net "nandRes", 0 0, L_0x21846f0;  1 drivers
v0x2124d50_0 .net "norRes", 0 0, L_0x2185750;  1 drivers
v0x2124df0_0 .net "orRes", 0 0, L_0x2182a70;  1 drivers
v0x2124e90_0 .net "s0", 0 0, L_0x21851b0;  1 drivers
v0x2124f30_0 .net "s0inv", 0 0, L_0x2186200;  1 drivers
v0x2124ff0_0 .net "s1", 0 0, L_0x2185250;  1 drivers
v0x21250b0_0 .net "s1inv", 0 0, L_0x2186360;  1 drivers
v0x2125170_0 .net "s2", 0 0, L_0x21852f0;  1 drivers
v0x2125230_0 .net "s2inv", 0 0, L_0x2186420;  1 drivers
v0x21252f0_0 .net "xorRes", 0 0, L_0x2185810;  1 drivers
S_0x21233b0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x21230b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2185970/d .functor XOR 1, L_0x2187a80, L_0x219a630, C4<0>, C4<0>;
L_0x2185970 .delay 1 (5000,5000,5000) L_0x2185970/d;
L_0x2185a30/d .functor XOR 1, L_0x2187920, L_0x2185970, C4<0>, C4<0>;
L_0x2185a30 .delay 1 (5000,5000,5000) L_0x2185a30/d;
L_0x2185b90/d .functor XOR 1, L_0x2185a30, L_0x2187140, C4<0>, C4<0>;
L_0x2185b90 .delay 1 (5000,5000,5000) L_0x2185b90/d;
L_0x2185d90/d .functor AND 1, L_0x2187920, L_0x2185970, C4<1>, C4<1>;
L_0x2185d90 .delay 1 (5000,5000,5000) L_0x2185d90/d;
L_0x2182ae0/d .functor AND 1, L_0x2185a30, L_0x2187140, C4<1>, C4<1>;
L_0x2182ae0 .delay 1 (5000,5000,5000) L_0x2182ae0/d;
L_0x2186000/d .functor OR 1, L_0x2185d90, L_0x2182ae0, C4<0>, C4<0>;
L_0x2186000 .delay 1 (5000,5000,5000) L_0x2186000/d;
v0x2123640_0 .net "AandB", 0 0, L_0x2185d90;  1 drivers
v0x2123720_0 .net "BxorSub", 0 0, L_0x2185970;  1 drivers
v0x21237e0_0 .net "a", 0 0, L_0x2187920;  alias, 1 drivers
v0x21238b0_0 .net "b", 0 0, L_0x2187a80;  alias, 1 drivers
v0x2123970_0 .net "carryin", 0 0, L_0x2187140;  alias, 1 drivers
v0x2123a80_0 .net "carryout", 0 0, L_0x2186000;  alias, 1 drivers
v0x2123b40_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2123be0_0 .net "res", 0 0, L_0x2185b90;  alias, 1 drivers
v0x2123ca0_0 .net "xAorB", 0 0, L_0x2185a30;  1 drivers
v0x2123df0_0 .net "xAorBandCin", 0 0, L_0x2182ae0;  1 drivers
S_0x21254d0 .scope generate, "genblk1[26]" "genblk1[26]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2125690 .param/l "i" 0 3 150, +C4<011010>;
S_0x2125750 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x21254d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x21879c0/d .functor AND 1, L_0x218a2d0, L_0x218a430, C4<1>, C4<1>;
L_0x21879c0 .delay 1 (5000,5000,5000) L_0x21879c0/d;
L_0x2185590/d .functor NAND 1, L_0x218a2d0, L_0x218a430, C4<1>, C4<1>;
L_0x2185590 .delay 1 (5000,5000,5000) L_0x2185590/d;
L_0x2185430/d .functor OR 1, L_0x218a2d0, L_0x218a430, C4<0>, C4<0>;
L_0x2185430 .delay 1 (5000,5000,5000) L_0x2185430/d;
L_0x21881b0/d .functor NOR 1, L_0x218a2d0, L_0x218a430, C4<0>, C4<0>;
L_0x21881b0 .delay 1 (5000,5000,5000) L_0x21881b0/d;
L_0x2188270/d .functor XOR 1, L_0x218a2d0, L_0x218a430, C4<0>, C4<0>;
L_0x2188270 .delay 1 (5000,5000,5000) L_0x2188270/d;
L_0x2188cb0/d .functor NOT 1, L_0x218a710, C4<0>, C4<0>, C4<0>;
L_0x2188cb0 .delay 1 (5000,5000,5000) L_0x2188cb0/d;
L_0x2126cf0/d .functor NOT 1, L_0x2187c30, C4<0>, C4<0>, C4<0>;
L_0x2126cf0 .delay 1 (5000,5000,5000) L_0x2126cf0/d;
L_0x2188e60/d .functor NOT 1, L_0x2187cd0, C4<0>, C4<0>, C4<0>;
L_0x2188e60 .delay 1 (5000,5000,5000) L_0x2188e60/d;
L_0x2189010/d .functor AND 1, L_0x21885f0, L_0x2188cb0, L_0x2126cf0, L_0x2188e60;
L_0x2189010 .delay 1 (5000,5000,5000) L_0x2189010/d;
L_0x21891c0/d .functor AND 1, L_0x21885f0, L_0x218a710, L_0x2126cf0, L_0x2188e60;
L_0x21891c0 .delay 1 (5000,5000,5000) L_0x21891c0/d;
L_0x21893d0/d .functor AND 1, L_0x2188270, L_0x2188cb0, L_0x2187c30, L_0x2188e60;
L_0x21893d0 .delay 1 (5000,5000,5000) L_0x21893d0/d;
L_0x21895b0/d .functor AND 1, L_0x21885f0, L_0x218a710, L_0x2187c30, L_0x2188e60;
L_0x21895b0 .delay 1 (5000,5000,5000) L_0x21895b0/d;
L_0x2189780/d .functor AND 1, L_0x21879c0, L_0x2188cb0, L_0x2126cf0, L_0x2187cd0;
L_0x2189780 .delay 1 (5000,5000,5000) L_0x2189780/d;
L_0x2189960/d .functor AND 1, L_0x2185590, L_0x218a710, L_0x2126cf0, L_0x2187cd0;
L_0x2189960 .delay 1 (5000,5000,5000) L_0x2189960/d;
L_0x2189710/d .functor AND 1, L_0x21881b0, L_0x2188cb0, L_0x2187c30, L_0x2187cd0;
L_0x2189710 .delay 1 (5000,5000,5000) L_0x2189710/d;
L_0x2189d40/d .functor AND 1, L_0x2185430, L_0x218a710, L_0x2187c30, L_0x2187cd0;
L_0x2189d40 .delay 1 (5000,5000,5000) L_0x2189d40/d;
L_0x2189ee0/0/0 .functor OR 1, L_0x2189010, L_0x21891c0, L_0x21893d0, L_0x2189780;
L_0x2189ee0/0/4 .functor OR 1, L_0x2189960, L_0x2189710, L_0x2189d40, L_0x21895b0;
L_0x2189ee0/d .functor OR 1, L_0x2189ee0/0/0, L_0x2189ee0/0/4, C4<0>, C4<0>;
L_0x2189ee0 .delay 1 (5000,5000,5000) L_0x2189ee0/d;
v0x2126650_0 .net "a", 0 0, L_0x218a2d0;  1 drivers
v0x2126710_0 .net "addSub", 0 0, L_0x21885f0;  1 drivers
v0x21267e0_0 .net "andRes", 0 0, L_0x21879c0;  1 drivers
v0x21268b0_0 .net "b", 0 0, L_0x218a430;  1 drivers
v0x2126980_0 .net "carryIn", 0 0, L_0x218a5e0;  1 drivers
v0x2126a20_0 .net "carryOut", 0 0, L_0x2188ab0;  1 drivers
v0x2126af0_0 .net "initialResult", 0 0, L_0x2189ee0;  1 drivers
v0x2126b90_0 .net "isAdd", 0 0, L_0x2189010;  1 drivers
v0x2126c30_0 .net "isAnd", 0 0, L_0x2189780;  1 drivers
v0x2126d60_0 .net "isNand", 0 0, L_0x2189960;  1 drivers
v0x2126e00_0 .net "isNor", 0 0, L_0x2189710;  1 drivers
v0x2126ea0_0 .net "isOr", 0 0, L_0x2189d40;  1 drivers
v0x2126f60_0 .net "isSLT", 0 0, L_0x21895b0;  1 drivers
v0x2127020_0 .net "isSub", 0 0, L_0x21891c0;  1 drivers
v0x21270e0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2127180_0 .net "isXor", 0 0, L_0x21893d0;  1 drivers
v0x2127240_0 .net "nandRes", 0 0, L_0x2185590;  1 drivers
v0x21273f0_0 .net "norRes", 0 0, L_0x21881b0;  1 drivers
v0x2127490_0 .net "orRes", 0 0, L_0x2185430;  1 drivers
v0x2127530_0 .net "s0", 0 0, L_0x218a710;  1 drivers
v0x21275d0_0 .net "s0inv", 0 0, L_0x2188cb0;  1 drivers
v0x2127690_0 .net "s1", 0 0, L_0x2187c30;  1 drivers
v0x2127750_0 .net "s1inv", 0 0, L_0x2126cf0;  1 drivers
v0x2127810_0 .net "s2", 0 0, L_0x2187cd0;  1 drivers
v0x21278d0_0 .net "s2inv", 0 0, L_0x2188e60;  1 drivers
v0x2127990_0 .net "xorRes", 0 0, L_0x2188270;  1 drivers
S_0x2125a50 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2125750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x21883d0/d .functor XOR 1, L_0x218a430, L_0x219a630, C4<0>, C4<0>;
L_0x21883d0 .delay 1 (5000,5000,5000) L_0x21883d0/d;
L_0x2188490/d .functor XOR 1, L_0x218a2d0, L_0x21883d0, C4<0>, C4<0>;
L_0x2188490 .delay 1 (5000,5000,5000) L_0x2188490/d;
L_0x21885f0/d .functor XOR 1, L_0x2188490, L_0x218a5e0, C4<0>, C4<0>;
L_0x21885f0 .delay 1 (5000,5000,5000) L_0x21885f0/d;
L_0x21887f0/d .functor AND 1, L_0x218a2d0, L_0x21883d0, C4<1>, C4<1>;
L_0x21887f0 .delay 1 (5000,5000,5000) L_0x21887f0/d;
L_0x21854a0/d .functor AND 1, L_0x2188490, L_0x218a5e0, C4<1>, C4<1>;
L_0x21854a0 .delay 1 (5000,5000,5000) L_0x21854a0/d;
L_0x2188ab0/d .functor OR 1, L_0x21887f0, L_0x21854a0, C4<0>, C4<0>;
L_0x2188ab0 .delay 1 (5000,5000,5000) L_0x2188ab0/d;
v0x2125ce0_0 .net "AandB", 0 0, L_0x21887f0;  1 drivers
v0x2125dc0_0 .net "BxorSub", 0 0, L_0x21883d0;  1 drivers
v0x2125e80_0 .net "a", 0 0, L_0x218a2d0;  alias, 1 drivers
v0x2125f50_0 .net "b", 0 0, L_0x218a430;  alias, 1 drivers
v0x2126010_0 .net "carryin", 0 0, L_0x218a5e0;  alias, 1 drivers
v0x2126120_0 .net "carryout", 0 0, L_0x2188ab0;  alias, 1 drivers
v0x21261e0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2126280_0 .net "res", 0 0, L_0x21885f0;  alias, 1 drivers
v0x2126340_0 .net "xAorB", 0 0, L_0x2188490;  1 drivers
v0x2126490_0 .net "xAorBandCin", 0 0, L_0x21854a0;  1 drivers
S_0x2127b70 .scope generate, "genblk1[27]" "genblk1[27]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x2127d30 .param/l "i" 0 3 150, +C4<011011>;
S_0x2127df0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x2127b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x218a370/d .functor AND 1, L_0x218cd00, L_0x218ce60, C4<1>, C4<1>;
L_0x218a370 .delay 1 (5000,5000,5000) L_0x218a370/d;
L_0x2189b50/d .functor NAND 1, L_0x218cd00, L_0x218ce60, C4<1>, C4<1>;
L_0x2189b50 .delay 1 (5000,5000,5000) L_0x2189b50/d;
L_0x2187e60/d .functor OR 1, L_0x218cd00, L_0x218ce60, C4<0>, C4<0>;
L_0x2187e60 .delay 1 (5000,5000,5000) L_0x2187e60/d;
L_0x2188000/d .functor NOR 1, L_0x218cd00, L_0x218ce60, C4<0>, C4<0>;
L_0x2188000 .delay 1 (5000,5000,5000) L_0x2188000/d;
L_0x218acd0/d .functor XOR 1, L_0x218cd00, L_0x218ce60, C4<0>, C4<0>;
L_0x218acd0 .delay 1 (5000,5000,5000) L_0x218acd0/d;
L_0x218b6e0/d .functor NOT 1, L_0x218a850, C4<0>, C4<0>, C4<0>;
L_0x218b6e0 .delay 1 (5000,5000,5000) L_0x218b6e0/d;
L_0x2129390/d .functor NOT 1, L_0x218a8f0, C4<0>, C4<0>, C4<0>;
L_0x2129390 .delay 1 (5000,5000,5000) L_0x2129390/d;
L_0x218b890/d .functor NOT 1, L_0x218a990, C4<0>, C4<0>, C4<0>;
L_0x218b890 .delay 1 (5000,5000,5000) L_0x218b890/d;
L_0x218ba40/d .functor AND 1, L_0x218b000, L_0x218b6e0, L_0x2129390, L_0x218b890;
L_0x218ba40 .delay 1 (5000,5000,5000) L_0x218ba40/d;
L_0x218bbf0/d .functor AND 1, L_0x218b000, L_0x218a850, L_0x2129390, L_0x218b890;
L_0x218bbf0 .delay 1 (5000,5000,5000) L_0x218bbf0/d;
L_0x218be00/d .functor AND 1, L_0x218acd0, L_0x218b6e0, L_0x218a8f0, L_0x218b890;
L_0x218be00 .delay 1 (5000,5000,5000) L_0x218be00/d;
L_0x218bfe0/d .functor AND 1, L_0x218b000, L_0x218a850, L_0x218a8f0, L_0x218b890;
L_0x218bfe0 .delay 1 (5000,5000,5000) L_0x218bfe0/d;
L_0x218c1b0/d .functor AND 1, L_0x218a370, L_0x218b6e0, L_0x2129390, L_0x218a990;
L_0x218c1b0 .delay 1 (5000,5000,5000) L_0x218c1b0/d;
L_0x218c390/d .functor AND 1, L_0x2189b50, L_0x218a850, L_0x2129390, L_0x218a990;
L_0x218c390 .delay 1 (5000,5000,5000) L_0x218c390/d;
L_0x218c140/d .functor AND 1, L_0x2188000, L_0x218b6e0, L_0x218a8f0, L_0x218a990;
L_0x218c140 .delay 1 (5000,5000,5000) L_0x218c140/d;
L_0x218c770/d .functor AND 1, L_0x2187e60, L_0x218a850, L_0x218a8f0, L_0x218a990;
L_0x218c770 .delay 1 (5000,5000,5000) L_0x218c770/d;
L_0x218c910/0/0 .functor OR 1, L_0x218ba40, L_0x218bbf0, L_0x218be00, L_0x218c1b0;
L_0x218c910/0/4 .functor OR 1, L_0x218c390, L_0x218c140, L_0x218c770, L_0x218bfe0;
L_0x218c910/d .functor OR 1, L_0x218c910/0/0, L_0x218c910/0/4, C4<0>, C4<0>;
L_0x218c910 .delay 1 (5000,5000,5000) L_0x218c910/d;
v0x2128cf0_0 .net "a", 0 0, L_0x218cd00;  1 drivers
v0x2128db0_0 .net "addSub", 0 0, L_0x218b000;  1 drivers
v0x2128e80_0 .net "andRes", 0 0, L_0x218a370;  1 drivers
v0x2128f50_0 .net "b", 0 0, L_0x218ce60;  1 drivers
v0x2129020_0 .net "carryIn", 0 0, L_0x218a7b0;  1 drivers
v0x21290c0_0 .net "carryOut", 0 0, L_0x218b4e0;  1 drivers
v0x2129190_0 .net "initialResult", 0 0, L_0x218c910;  1 drivers
v0x2129230_0 .net "isAdd", 0 0, L_0x218ba40;  1 drivers
v0x21292d0_0 .net "isAnd", 0 0, L_0x218c1b0;  1 drivers
v0x2129400_0 .net "isNand", 0 0, L_0x218c390;  1 drivers
v0x21294a0_0 .net "isNor", 0 0, L_0x218c140;  1 drivers
v0x2129540_0 .net "isOr", 0 0, L_0x218c770;  1 drivers
v0x2129600_0 .net "isSLT", 0 0, L_0x218bfe0;  1 drivers
v0x21296c0_0 .net "isSub", 0 0, L_0x218bbf0;  1 drivers
v0x2129780_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2129820_0 .net "isXor", 0 0, L_0x218be00;  1 drivers
v0x21298e0_0 .net "nandRes", 0 0, L_0x2189b50;  1 drivers
v0x2129a90_0 .net "norRes", 0 0, L_0x2188000;  1 drivers
v0x2129b30_0 .net "orRes", 0 0, L_0x2187e60;  1 drivers
v0x2129bd0_0 .net "s0", 0 0, L_0x218a850;  1 drivers
v0x2129c70_0 .net "s0inv", 0 0, L_0x218b6e0;  1 drivers
v0x2129d30_0 .net "s1", 0 0, L_0x218a8f0;  1 drivers
v0x2129df0_0 .net "s1inv", 0 0, L_0x2129390;  1 drivers
v0x2129eb0_0 .net "s2", 0 0, L_0x218a990;  1 drivers
v0x2129f70_0 .net "s2inv", 0 0, L_0x218b890;  1 drivers
v0x212a030_0 .net "xorRes", 0 0, L_0x218acd0;  1 drivers
S_0x21280f0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2127df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x218ad90/d .functor XOR 1, L_0x218ce60, L_0x219a630, C4<0>, C4<0>;
L_0x218ad90 .delay 1 (5000,5000,5000) L_0x218ad90/d;
L_0x218aef0/d .functor XOR 1, L_0x218cd00, L_0x218ad90, C4<0>, C4<0>;
L_0x218aef0 .delay 1 (5000,5000,5000) L_0x218aef0/d;
L_0x218b000/d .functor XOR 1, L_0x218aef0, L_0x218a7b0, C4<0>, C4<0>;
L_0x218b000 .delay 1 (5000,5000,5000) L_0x218b000/d;
L_0x218b200/d .functor AND 1, L_0x218cd00, L_0x218ad90, C4<1>, C4<1>;
L_0x218b200 .delay 1 (5000,5000,5000) L_0x218b200/d;
L_0x218b470/d .functor AND 1, L_0x218aef0, L_0x218a7b0, C4<1>, C4<1>;
L_0x218b470 .delay 1 (5000,5000,5000) L_0x218b470/d;
L_0x218b4e0/d .functor OR 1, L_0x218b200, L_0x218b470, C4<0>, C4<0>;
L_0x218b4e0 .delay 1 (5000,5000,5000) L_0x218b4e0/d;
v0x2128380_0 .net "AandB", 0 0, L_0x218b200;  1 drivers
v0x2128460_0 .net "BxorSub", 0 0, L_0x218ad90;  1 drivers
v0x2128520_0 .net "a", 0 0, L_0x218cd00;  alias, 1 drivers
v0x21285f0_0 .net "b", 0 0, L_0x218ce60;  alias, 1 drivers
v0x21286b0_0 .net "carryin", 0 0, L_0x218a7b0;  alias, 1 drivers
v0x21287c0_0 .net "carryout", 0 0, L_0x218b4e0;  alias, 1 drivers
v0x2128880_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2128920_0 .net "res", 0 0, L_0x218b000;  alias, 1 drivers
v0x21289e0_0 .net "xAorB", 0 0, L_0x218aef0;  1 drivers
v0x2128b30_0 .net "xAorBandCin", 0 0, L_0x218b470;  1 drivers
S_0x212a210 .scope generate, "genblk1[28]" "genblk1[28]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x212a3d0 .param/l "i" 0 3 150, +C4<011100>;
S_0x212a490 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x212a210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x218cda0/d .functor AND 1, L_0x218f710, L_0x218f870, C4<1>, C4<1>;
L_0x218cda0 .delay 1 (5000,5000,5000) L_0x218cda0/d;
L_0x218c580/d .functor NAND 1, L_0x218f710, L_0x218f870, C4<1>, C4<1>;
L_0x218c580 .delay 1 (5000,5000,5000) L_0x218c580/d;
L_0x218aad0/d .functor OR 1, L_0x218f710, L_0x218f870, C4<0>, C4<0>;
L_0x218aad0 .delay 1 (5000,5000,5000) L_0x218aad0/d;
L_0x218d5f0/d .functor NOR 1, L_0x218f710, L_0x218f870, C4<0>, C4<0>;
L_0x218d5f0 .delay 1 (5000,5000,5000) L_0x218d5f0/d;
L_0x218d6b0/d .functor XOR 1, L_0x218f710, L_0x218f870, C4<0>, C4<0>;
L_0x218d6b0 .delay 1 (5000,5000,5000) L_0x218d6b0/d;
L_0x218e0f0/d .functor NOT 1, L_0x218fb50, C4<0>, C4<0>, C4<0>;
L_0x218e0f0 .delay 1 (5000,5000,5000) L_0x218e0f0/d;
L_0x212ba30/d .functor NOT 1, L_0x218d010, C4<0>, C4<0>, C4<0>;
L_0x212ba30 .delay 1 (5000,5000,5000) L_0x212ba30/d;
L_0x218e2a0/d .functor NOT 1, L_0x218d0b0, C4<0>, C4<0>, C4<0>;
L_0x218e2a0 .delay 1 (5000,5000,5000) L_0x218e2a0/d;
L_0x218e450/d .functor AND 1, L_0x218da30, L_0x218e0f0, L_0x212ba30, L_0x218e2a0;
L_0x218e450 .delay 1 (5000,5000,5000) L_0x218e450/d;
L_0x218e600/d .functor AND 1, L_0x218da30, L_0x218fb50, L_0x212ba30, L_0x218e2a0;
L_0x218e600 .delay 1 (5000,5000,5000) L_0x218e600/d;
L_0x218e810/d .functor AND 1, L_0x218d6b0, L_0x218e0f0, L_0x218d010, L_0x218e2a0;
L_0x218e810 .delay 1 (5000,5000,5000) L_0x218e810/d;
L_0x218e9f0/d .functor AND 1, L_0x218da30, L_0x218fb50, L_0x218d010, L_0x218e2a0;
L_0x218e9f0 .delay 1 (5000,5000,5000) L_0x218e9f0/d;
L_0x218ebc0/d .functor AND 1, L_0x218cda0, L_0x218e0f0, L_0x212ba30, L_0x218d0b0;
L_0x218ebc0 .delay 1 (5000,5000,5000) L_0x218ebc0/d;
L_0x218eda0/d .functor AND 1, L_0x218c580, L_0x218fb50, L_0x212ba30, L_0x218d0b0;
L_0x218eda0 .delay 1 (5000,5000,5000) L_0x218eda0/d;
L_0x218eb50/d .functor AND 1, L_0x218d5f0, L_0x218e0f0, L_0x218d010, L_0x218d0b0;
L_0x218eb50 .delay 1 (5000,5000,5000) L_0x218eb50/d;
L_0x218f180/d .functor AND 1, L_0x218aad0, L_0x218fb50, L_0x218d010, L_0x218d0b0;
L_0x218f180 .delay 1 (5000,5000,5000) L_0x218f180/d;
L_0x218f320/0/0 .functor OR 1, L_0x218e450, L_0x218e600, L_0x218e810, L_0x218ebc0;
L_0x218f320/0/4 .functor OR 1, L_0x218eda0, L_0x218eb50, L_0x218f180, L_0x218e9f0;
L_0x218f320/d .functor OR 1, L_0x218f320/0/0, L_0x218f320/0/4, C4<0>, C4<0>;
L_0x218f320 .delay 1 (5000,5000,5000) L_0x218f320/d;
v0x212b390_0 .net "a", 0 0, L_0x218f710;  1 drivers
v0x212b450_0 .net "addSub", 0 0, L_0x218da30;  1 drivers
v0x212b520_0 .net "andRes", 0 0, L_0x218cda0;  1 drivers
v0x212b5f0_0 .net "b", 0 0, L_0x218f870;  1 drivers
v0x212b6c0_0 .net "carryIn", 0 0, L_0x218fa20;  1 drivers
v0x212b760_0 .net "carryOut", 0 0, L_0x218def0;  1 drivers
v0x212b830_0 .net "initialResult", 0 0, L_0x218f320;  1 drivers
v0x212b8d0_0 .net "isAdd", 0 0, L_0x218e450;  1 drivers
v0x212b970_0 .net "isAnd", 0 0, L_0x218ebc0;  1 drivers
v0x212baa0_0 .net "isNand", 0 0, L_0x218eda0;  1 drivers
v0x212bb40_0 .net "isNor", 0 0, L_0x218eb50;  1 drivers
v0x212bbe0_0 .net "isOr", 0 0, L_0x218f180;  1 drivers
v0x212bca0_0 .net "isSLT", 0 0, L_0x218e9f0;  1 drivers
v0x212bd60_0 .net "isSub", 0 0, L_0x218e600;  1 drivers
v0x212be20_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x212bec0_0 .net "isXor", 0 0, L_0x218e810;  1 drivers
v0x212bf80_0 .net "nandRes", 0 0, L_0x218c580;  1 drivers
v0x212c130_0 .net "norRes", 0 0, L_0x218d5f0;  1 drivers
v0x212c1d0_0 .net "orRes", 0 0, L_0x218aad0;  1 drivers
v0x212c270_0 .net "s0", 0 0, L_0x218fb50;  1 drivers
v0x212c310_0 .net "s0inv", 0 0, L_0x218e0f0;  1 drivers
v0x212c3d0_0 .net "s1", 0 0, L_0x218d010;  1 drivers
v0x212c490_0 .net "s1inv", 0 0, L_0x212ba30;  1 drivers
v0x212c550_0 .net "s2", 0 0, L_0x218d0b0;  1 drivers
v0x212c610_0 .net "s2inv", 0 0, L_0x218e2a0;  1 drivers
v0x212c6d0_0 .net "xorRes", 0 0, L_0x218d6b0;  1 drivers
S_0x212a790 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x212a490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x218d810/d .functor XOR 1, L_0x218f870, L_0x219a630, C4<0>, C4<0>;
L_0x218d810 .delay 1 (5000,5000,5000) L_0x218d810/d;
L_0x218d8d0/d .functor XOR 1, L_0x218f710, L_0x218d810, C4<0>, C4<0>;
L_0x218d8d0 .delay 1 (5000,5000,5000) L_0x218d8d0/d;
L_0x218da30/d .functor XOR 1, L_0x218d8d0, L_0x218fa20, C4<0>, C4<0>;
L_0x218da30 .delay 1 (5000,5000,5000) L_0x218da30/d;
L_0x218dc30/d .functor AND 1, L_0x218f710, L_0x218d810, C4<1>, C4<1>;
L_0x218dc30 .delay 1 (5000,5000,5000) L_0x218dc30/d;
L_0x218ab40/d .functor AND 1, L_0x218d8d0, L_0x218fa20, C4<1>, C4<1>;
L_0x218ab40 .delay 1 (5000,5000,5000) L_0x218ab40/d;
L_0x218def0/d .functor OR 1, L_0x218dc30, L_0x218ab40, C4<0>, C4<0>;
L_0x218def0 .delay 1 (5000,5000,5000) L_0x218def0/d;
v0x212aa20_0 .net "AandB", 0 0, L_0x218dc30;  1 drivers
v0x212ab00_0 .net "BxorSub", 0 0, L_0x218d810;  1 drivers
v0x212abc0_0 .net "a", 0 0, L_0x218f710;  alias, 1 drivers
v0x212ac90_0 .net "b", 0 0, L_0x218f870;  alias, 1 drivers
v0x212ad50_0 .net "carryin", 0 0, L_0x218fa20;  alias, 1 drivers
v0x212ae60_0 .net "carryout", 0 0, L_0x218def0;  alias, 1 drivers
v0x212af20_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x212afc0_0 .net "res", 0 0, L_0x218da30;  alias, 1 drivers
v0x212b080_0 .net "xAorB", 0 0, L_0x218d8d0;  1 drivers
v0x212b1d0_0 .net "xAorBandCin", 0 0, L_0x218ab40;  1 drivers
S_0x212c8b0 .scope generate, "genblk1[29]" "genblk1[29]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x212ca70 .param/l "i" 0 3 150, +C4<011101>;
S_0x212cb30 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x212c8b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x218f7b0/d .functor AND 1, L_0x2192150, L_0x21922b0, C4<1>, C4<1>;
L_0x218f7b0 .delay 1 (5000,5000,5000) L_0x218f7b0/d;
L_0x218ef90/d .functor NAND 1, L_0x2192150, L_0x21922b0, C4<1>, C4<1>;
L_0x218ef90 .delay 1 (5000,5000,5000) L_0x218ef90/d;
L_0x218d240/d .functor OR 1, L_0x2192150, L_0x21922b0, C4<0>, C4<0>;
L_0x218d240 .delay 1 (5000,5000,5000) L_0x218d240/d;
L_0x218d3e0/d .functor NOR 1, L_0x2192150, L_0x21922b0, C4<0>, C4<0>;
L_0x218d3e0 .delay 1 (5000,5000,5000) L_0x218d3e0/d;
L_0x2190170/d .functor XOR 1, L_0x2192150, L_0x21922b0, C4<0>, C4<0>;
L_0x2190170 .delay 1 (5000,5000,5000) L_0x2190170/d;
L_0x2190b30/d .functor NOT 1, L_0x218fc90, C4<0>, C4<0>, C4<0>;
L_0x2190b30 .delay 1 (5000,5000,5000) L_0x2190b30/d;
L_0x212e0d0/d .functor NOT 1, L_0x218fd30, C4<0>, C4<0>, C4<0>;
L_0x212e0d0 .delay 1 (5000,5000,5000) L_0x212e0d0/d;
L_0x2190ce0/d .functor NOT 1, L_0x218fdd0, C4<0>, C4<0>, C4<0>;
L_0x2190ce0 .delay 1 (5000,5000,5000) L_0x2190ce0/d;
L_0x2190e90/d .functor AND 1, L_0x2190450, L_0x2190b30, L_0x212e0d0, L_0x2190ce0;
L_0x2190e90 .delay 1 (5000,5000,5000) L_0x2190e90/d;
L_0x2191040/d .functor AND 1, L_0x2190450, L_0x218fc90, L_0x212e0d0, L_0x2190ce0;
L_0x2191040 .delay 1 (5000,5000,5000) L_0x2191040/d;
L_0x2191250/d .functor AND 1, L_0x2190170, L_0x2190b30, L_0x218fd30, L_0x2190ce0;
L_0x2191250 .delay 1 (5000,5000,5000) L_0x2191250/d;
L_0x2191430/d .functor AND 1, L_0x2190450, L_0x218fc90, L_0x218fd30, L_0x2190ce0;
L_0x2191430 .delay 1 (5000,5000,5000) L_0x2191430/d;
L_0x2191600/d .functor AND 1, L_0x218f7b0, L_0x2190b30, L_0x212e0d0, L_0x218fdd0;
L_0x2191600 .delay 1 (5000,5000,5000) L_0x2191600/d;
L_0x21917e0/d .functor AND 1, L_0x218ef90, L_0x218fc90, L_0x212e0d0, L_0x218fdd0;
L_0x21917e0 .delay 1 (5000,5000,5000) L_0x21917e0/d;
L_0x2191590/d .functor AND 1, L_0x218d3e0, L_0x2190b30, L_0x218fd30, L_0x218fdd0;
L_0x2191590 .delay 1 (5000,5000,5000) L_0x2191590/d;
L_0x2191bc0/d .functor AND 1, L_0x218d240, L_0x218fc90, L_0x218fd30, L_0x218fdd0;
L_0x2191bc0 .delay 1 (5000,5000,5000) L_0x2191bc0/d;
L_0x2191d60/0/0 .functor OR 1, L_0x2190e90, L_0x2191040, L_0x2191250, L_0x2191600;
L_0x2191d60/0/4 .functor OR 1, L_0x21917e0, L_0x2191590, L_0x2191bc0, L_0x2191430;
L_0x2191d60/d .functor OR 1, L_0x2191d60/0/0, L_0x2191d60/0/4, C4<0>, C4<0>;
L_0x2191d60 .delay 1 (5000,5000,5000) L_0x2191d60/d;
v0x212da30_0 .net "a", 0 0, L_0x2192150;  1 drivers
v0x212daf0_0 .net "addSub", 0 0, L_0x2190450;  1 drivers
v0x212dbc0_0 .net "andRes", 0 0, L_0x218f7b0;  1 drivers
v0x212dc90_0 .net "b", 0 0, L_0x21922b0;  1 drivers
v0x212dd60_0 .net "carryIn", 0 0, L_0x218fbf0;  1 drivers
v0x212de00_0 .net "carryOut", 0 0, L_0x2190930;  1 drivers
v0x212ded0_0 .net "initialResult", 0 0, L_0x2191d60;  1 drivers
v0x212df70_0 .net "isAdd", 0 0, L_0x2190e90;  1 drivers
v0x212e010_0 .net "isAnd", 0 0, L_0x2191600;  1 drivers
v0x212e140_0 .net "isNand", 0 0, L_0x21917e0;  1 drivers
v0x212e1e0_0 .net "isNor", 0 0, L_0x2191590;  1 drivers
v0x212e280_0 .net "isOr", 0 0, L_0x2191bc0;  1 drivers
v0x212e340_0 .net "isSLT", 0 0, L_0x2191430;  1 drivers
v0x212e400_0 .net "isSub", 0 0, L_0x2191040;  1 drivers
v0x212e4c0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x212e560_0 .net "isXor", 0 0, L_0x2191250;  1 drivers
v0x212e620_0 .net "nandRes", 0 0, L_0x218ef90;  1 drivers
v0x212e7d0_0 .net "norRes", 0 0, L_0x218d3e0;  1 drivers
v0x212e870_0 .net "orRes", 0 0, L_0x218d240;  1 drivers
v0x212e910_0 .net "s0", 0 0, L_0x218fc90;  1 drivers
v0x212e9b0_0 .net "s0inv", 0 0, L_0x2190b30;  1 drivers
v0x212ea70_0 .net "s1", 0 0, L_0x218fd30;  1 drivers
v0x212eb30_0 .net "s1inv", 0 0, L_0x212e0d0;  1 drivers
v0x212ebf0_0 .net "s2", 0 0, L_0x218fdd0;  1 drivers
v0x212ecb0_0 .net "s2inv", 0 0, L_0x2190ce0;  1 drivers
v0x212ed70_0 .net "xorRes", 0 0, L_0x2190170;  1 drivers
S_0x212ce30 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x212cb30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x21901e0/d .functor XOR 1, L_0x21922b0, L_0x219a630, C4<0>, C4<0>;
L_0x21901e0 .delay 1 (5000,5000,5000) L_0x21901e0/d;
L_0x2190340/d .functor XOR 1, L_0x2192150, L_0x21901e0, C4<0>, C4<0>;
L_0x2190340 .delay 1 (5000,5000,5000) L_0x2190340/d;
L_0x2190450/d .functor XOR 1, L_0x2190340, L_0x218fbf0, C4<0>, C4<0>;
L_0x2190450 .delay 1 (5000,5000,5000) L_0x2190450/d;
L_0x2190650/d .functor AND 1, L_0x2192150, L_0x21901e0, C4<1>, C4<1>;
L_0x2190650 .delay 1 (5000,5000,5000) L_0x2190650/d;
L_0x21908c0/d .functor AND 1, L_0x2190340, L_0x218fbf0, C4<1>, C4<1>;
L_0x21908c0 .delay 1 (5000,5000,5000) L_0x21908c0/d;
L_0x2190930/d .functor OR 1, L_0x2190650, L_0x21908c0, C4<0>, C4<0>;
L_0x2190930 .delay 1 (5000,5000,5000) L_0x2190930/d;
v0x212d0c0_0 .net "AandB", 0 0, L_0x2190650;  1 drivers
v0x212d1a0_0 .net "BxorSub", 0 0, L_0x21901e0;  1 drivers
v0x212d260_0 .net "a", 0 0, L_0x2192150;  alias, 1 drivers
v0x212d330_0 .net "b", 0 0, L_0x21922b0;  alias, 1 drivers
v0x212d3f0_0 .net "carryin", 0 0, L_0x218fbf0;  alias, 1 drivers
v0x212d500_0 .net "carryout", 0 0, L_0x2190930;  alias, 1 drivers
v0x212d5c0_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x212d660_0 .net "res", 0 0, L_0x2190450;  alias, 1 drivers
v0x212d720_0 .net "xAorB", 0 0, L_0x2190340;  1 drivers
v0x212d870_0 .net "xAorBandCin", 0 0, L_0x21908c0;  1 drivers
S_0x212ef50 .scope generate, "genblk1[30]" "genblk1[30]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x212f110 .param/l "i" 0 3 150, +C4<011110>;
S_0x212f1d0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x212ef50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x21921f0/d .functor AND 1, L_0x2194b70, L_0x216a090, C4<1>, C4<1>;
L_0x21921f0 .delay 1 (5000,5000,5000) L_0x21921f0/d;
L_0x21919d0/d .functor NAND 1, L_0x2194b70, L_0x216a090, C4<1>, C4<1>;
L_0x21919d0 .delay 1 (5000,5000,5000) L_0x21919d0/d;
L_0x218ff10/d .functor OR 1, L_0x2194b70, L_0x216a090, C4<0>, C4<0>;
L_0x218ff10 .delay 1 (5000,5000,5000) L_0x218ff10/d;
L_0x2192aa0/d .functor NOR 1, L_0x2194b70, L_0x216a090, C4<0>, C4<0>;
L_0x2192aa0 .delay 1 (5000,5000,5000) L_0x2192aa0/d;
L_0x2192b10/d .functor XOR 1, L_0x2194b70, L_0x216a090, C4<0>, C4<0>;
L_0x2192b10 .delay 1 (5000,5000,5000) L_0x2192b10/d;
L_0x2193550/d .functor NOT 1, L_0x216a4e0, C4<0>, C4<0>, C4<0>;
L_0x2193550 .delay 1 (5000,5000,5000) L_0x2193550/d;
L_0x2130770/d .functor NOT 1, L_0x2192460, C4<0>, C4<0>, C4<0>;
L_0x2130770 .delay 1 (5000,5000,5000) L_0x2130770/d;
L_0x2193700/d .functor NOT 1, L_0x2192500, C4<0>, C4<0>, C4<0>;
L_0x2193700 .delay 1 (5000,5000,5000) L_0x2193700/d;
L_0x21938b0/d .functor AND 1, L_0x2192e90, L_0x2193550, L_0x2130770, L_0x2193700;
L_0x21938b0 .delay 1 (5000,5000,5000) L_0x21938b0/d;
L_0x2193a60/d .functor AND 1, L_0x2192e90, L_0x216a4e0, L_0x2130770, L_0x2193700;
L_0x2193a60 .delay 1 (5000,5000,5000) L_0x2193a60/d;
L_0x2193c70/d .functor AND 1, L_0x2192b10, L_0x2193550, L_0x2192460, L_0x2193700;
L_0x2193c70 .delay 1 (5000,5000,5000) L_0x2193c70/d;
L_0x2193e50/d .functor AND 1, L_0x2192e90, L_0x216a4e0, L_0x2192460, L_0x2193700;
L_0x2193e50 .delay 1 (5000,5000,5000) L_0x2193e50/d;
L_0x2194020/d .functor AND 1, L_0x21921f0, L_0x2193550, L_0x2130770, L_0x2192500;
L_0x2194020 .delay 1 (5000,5000,5000) L_0x2194020/d;
L_0x2194200/d .functor AND 1, L_0x21919d0, L_0x216a4e0, L_0x2130770, L_0x2192500;
L_0x2194200 .delay 1 (5000,5000,5000) L_0x2194200/d;
L_0x2193fb0/d .functor AND 1, L_0x2192aa0, L_0x2193550, L_0x2192460, L_0x2192500;
L_0x2193fb0 .delay 1 (5000,5000,5000) L_0x2193fb0/d;
L_0x21945e0/d .functor AND 1, L_0x218ff10, L_0x216a4e0, L_0x2192460, L_0x2192500;
L_0x21945e0 .delay 1 (5000,5000,5000) L_0x21945e0/d;
L_0x2194780/0/0 .functor OR 1, L_0x21938b0, L_0x2193a60, L_0x2193c70, L_0x2194020;
L_0x2194780/0/4 .functor OR 1, L_0x2194200, L_0x2193fb0, L_0x21945e0, L_0x2193e50;
L_0x2194780/d .functor OR 1, L_0x2194780/0/0, L_0x2194780/0/4, C4<0>, C4<0>;
L_0x2194780 .delay 1 (5000,5000,5000) L_0x2194780/d;
v0x21300d0_0 .net "a", 0 0, L_0x2194b70;  1 drivers
v0x2130190_0 .net "addSub", 0 0, L_0x2192e90;  1 drivers
v0x2130260_0 .net "andRes", 0 0, L_0x21921f0;  1 drivers
v0x2130330_0 .net "b", 0 0, L_0x216a090;  1 drivers
v0x2130400_0 .net "carryIn", 0 0, L_0x216a3b0;  1 drivers
v0x21304a0_0 .net "carryOut", 0 0, L_0x2193350;  1 drivers
v0x2130570_0 .net "initialResult", 0 0, L_0x2194780;  1 drivers
v0x2130610_0 .net "isAdd", 0 0, L_0x21938b0;  1 drivers
v0x21306b0_0 .net "isAnd", 0 0, L_0x2194020;  1 drivers
v0x21307e0_0 .net "isNand", 0 0, L_0x2194200;  1 drivers
v0x2130880_0 .net "isNor", 0 0, L_0x2193fb0;  1 drivers
v0x2130920_0 .net "isOr", 0 0, L_0x21945e0;  1 drivers
v0x21309e0_0 .net "isSLT", 0 0, L_0x2193e50;  1 drivers
v0x2130aa0_0 .net "isSub", 0 0, L_0x2193a60;  1 drivers
v0x2130b60_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x2130c00_0 .net "isXor", 0 0, L_0x2193c70;  1 drivers
v0x2130cc0_0 .net "nandRes", 0 0, L_0x21919d0;  1 drivers
v0x2130e70_0 .net "norRes", 0 0, L_0x2192aa0;  1 drivers
v0x2130f10_0 .net "orRes", 0 0, L_0x218ff10;  1 drivers
v0x2130fb0_0 .net "s0", 0 0, L_0x216a4e0;  1 drivers
v0x2131050_0 .net "s0inv", 0 0, L_0x2193550;  1 drivers
v0x2131110_0 .net "s1", 0 0, L_0x2192460;  1 drivers
v0x21311d0_0 .net "s1inv", 0 0, L_0x2130770;  1 drivers
v0x2131290_0 .net "s2", 0 0, L_0x2192500;  1 drivers
v0x2131350_0 .net "s2inv", 0 0, L_0x2193700;  1 drivers
v0x2131410_0 .net "xorRes", 0 0, L_0x2192b10;  1 drivers
S_0x212f4d0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x212f1d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2192c70/d .functor XOR 1, L_0x216a090, L_0x219a630, C4<0>, C4<0>;
L_0x2192c70 .delay 1 (5000,5000,5000) L_0x2192c70/d;
L_0x2192d30/d .functor XOR 1, L_0x2194b70, L_0x2192c70, C4<0>, C4<0>;
L_0x2192d30 .delay 1 (5000,5000,5000) L_0x2192d30/d;
L_0x2192e90/d .functor XOR 1, L_0x2192d30, L_0x216a3b0, C4<0>, C4<0>;
L_0x2192e90 .delay 1 (5000,5000,5000) L_0x2192e90/d;
L_0x2193090/d .functor AND 1, L_0x2194b70, L_0x2192c70, C4<1>, C4<1>;
L_0x2193090 .delay 1 (5000,5000,5000) L_0x2193090/d;
L_0x218ff80/d .functor AND 1, L_0x2192d30, L_0x216a3b0, C4<1>, C4<1>;
L_0x218ff80 .delay 1 (5000,5000,5000) L_0x218ff80/d;
L_0x2193350/d .functor OR 1, L_0x2193090, L_0x218ff80, C4<0>, C4<0>;
L_0x2193350 .delay 1 (5000,5000,5000) L_0x2193350/d;
v0x212f760_0 .net "AandB", 0 0, L_0x2193090;  1 drivers
v0x212f840_0 .net "BxorSub", 0 0, L_0x2192c70;  1 drivers
v0x212f900_0 .net "a", 0 0, L_0x2194b70;  alias, 1 drivers
v0x212f9d0_0 .net "b", 0 0, L_0x216a090;  alias, 1 drivers
v0x212fa90_0 .net "carryin", 0 0, L_0x216a3b0;  alias, 1 drivers
v0x212fba0_0 .net "carryout", 0 0, L_0x2193350;  alias, 1 drivers
v0x212fc60_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x212fd00_0 .net "res", 0 0, L_0x2192e90;  alias, 1 drivers
v0x212fdc0_0 .net "xAorB", 0 0, L_0x2192d30;  1 drivers
v0x212ff10_0 .net "xAorBandCin", 0 0, L_0x218ff80;  1 drivers
S_0x21315f0 .scope generate, "genblk1[31]" "genblk1[31]" 3 150, 3 150 0, S_0x2038860;
 .timescale -9 -12;
P_0x21317b0 .param/l "i" 0 3 150, +C4<011111>;
S_0x2131870 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x21315f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2194c10/d .functor AND 1, L_0x2198610, L_0x21954f0, C4<1>, C4<1>;
L_0x2194c10 .delay 1 (5000,5000,5000) L_0x2194c10/d;
L_0x21943f0/d .functor NAND 1, L_0x2198610, L_0x21954f0, C4<1>, C4<1>;
L_0x21943f0 .delay 1 (5000,5000,5000) L_0x21943f0/d;
L_0x2192640/d .functor OR 1, L_0x2198610, L_0x21954f0, C4<0>, C4<0>;
L_0x2192640 .delay 1 (5000,5000,5000) L_0x2192640/d;
L_0x2192880/d .functor NOR 1, L_0x2198610, L_0x21954f0, C4<0>, C4<0>;
L_0x2192880 .delay 1 (5000,5000,5000) L_0x2192880/d;
L_0x2192940/d .functor XOR 1, L_0x2198610, L_0x21954f0, C4<0>, C4<0>;
L_0x2192940 .delay 1 (5000,5000,5000) L_0x2192940/d;
L_0x21963b0/d .functor NOT 1, L_0x216a660, C4<0>, C4<0>, C4<0>;
L_0x21963b0 .delay 1 (5000,5000,5000) L_0x21963b0/d;
L_0x2196510/d .functor NOT 1, L_0x216a700, C4<0>, C4<0>, C4<0>;
L_0x2196510 .delay 1 (5000,5000,5000) L_0x2196510/d;
L_0x21965d0/d .functor NOT 1, L_0x216a7a0, C4<0>, C4<0>, C4<0>;
L_0x21965d0 .delay 1 (5000,5000,5000) L_0x21965d0/d;
L_0x2196780/d .functor AND 1, L_0x2195cf0, L_0x21963b0, L_0x2196510, L_0x21965d0;
L_0x2196780 .delay 1 (5000,5000,5000) L_0x2196780/d;
L_0x2196930/d .functor AND 1, L_0x2195cf0, L_0x216a660, L_0x2196510, L_0x21965d0;
L_0x2196930 .delay 1 (5000,5000,5000) L_0x2196930/d;
L_0x2196b40/d .functor AND 1, L_0x2192940, L_0x21963b0, L_0x216a700, L_0x21965d0;
L_0x2196b40 .delay 1 (5000,5000,5000) L_0x2196b40/d;
L_0x2196d20/d .functor AND 1, L_0x2195cf0, L_0x216a660, L_0x216a700, L_0x21965d0;
L_0x2196d20 .delay 1 (5000,5000,5000) L_0x2196d20/d;
L_0x2196ef0/d .functor AND 1, L_0x2194c10, L_0x21963b0, L_0x2196510, L_0x216a7a0;
L_0x2196ef0 .delay 1 (5000,5000,5000) L_0x2196ef0/d;
L_0x21970d0/d .functor AND 1, L_0x21943f0, L_0x216a660, L_0x2196510, L_0x216a7a0;
L_0x21970d0 .delay 1 (5000,5000,5000) L_0x21970d0/d;
L_0x2196e80/d .functor AND 1, L_0x2192880, L_0x21963b0, L_0x216a700, L_0x216a7a0;
L_0x2196e80 .delay 1 (5000,5000,5000) L_0x2196e80/d;
L_0x2197460/d .functor AND 1, L_0x2192640, L_0x216a660, L_0x216a700, L_0x216a7a0;
L_0x2197460 .delay 1 (5000,5000,5000) L_0x2197460/d;
L_0x2197600/0/0 .functor OR 1, L_0x2196780, L_0x2196930, L_0x2196b40, L_0x2196ef0;
L_0x2197600/0/4 .functor OR 1, L_0x21970d0, L_0x2196e80, L_0x2197460, L_0x2196d20;
L_0x2197600/d .functor OR 1, L_0x2197600/0/0, L_0x2197600/0/4, C4<0>, C4<0>;
L_0x2197600 .delay 1 (5000,5000,5000) L_0x2197600/d;
v0x2132770_0 .net "a", 0 0, L_0x2198610;  1 drivers
v0x2132830_0 .net "addSub", 0 0, L_0x2195cf0;  1 drivers
v0x2132900_0 .net "andRes", 0 0, L_0x2194c10;  1 drivers
v0x21329d0_0 .net "b", 0 0, L_0x21954f0;  1 drivers
v0x2132aa0_0 .net "carryIn", 0 0, L_0x21956a0;  1 drivers
v0x2132b40_0 .net "carryOut", 0 0, L_0x21961b0;  1 drivers
v0x2132c10_0 .net "initialResult", 0 0, L_0x2197600;  1 drivers
v0x2132cb0_0 .net "isAdd", 0 0, L_0x2196780;  1 drivers
v0x2132d50_0 .net "isAnd", 0 0, L_0x2196ef0;  1 drivers
v0x2132e80_0 .net "isNand", 0 0, L_0x21970d0;  1 drivers
v0x2132f20_0 .net "isNor", 0 0, L_0x2196e80;  1 drivers
v0x2132fc0_0 .net "isOr", 0 0, L_0x2197460;  1 drivers
v0x2133080_0 .net "isSLT", 0 0, L_0x2196d20;  1 drivers
v0x2133140_0 .net "isSub", 0 0, L_0x2196930;  1 drivers
v0x2133200_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21332a0_0 .net "isXor", 0 0, L_0x2196b40;  1 drivers
v0x2133360_0 .net "nandRes", 0 0, L_0x21943f0;  1 drivers
v0x2133510_0 .net "norRes", 0 0, L_0x2192880;  1 drivers
v0x21335b0_0 .net "orRes", 0 0, L_0x2192640;  1 drivers
v0x2133650_0 .net "s0", 0 0, L_0x216a660;  1 drivers
v0x21336f0_0 .net "s0inv", 0 0, L_0x21963b0;  1 drivers
v0x21337b0_0 .net "s1", 0 0, L_0x216a700;  1 drivers
v0x2133870_0 .net "s1inv", 0 0, L_0x2196510;  1 drivers
v0x2133930_0 .net "s2", 0 0, L_0x216a7a0;  1 drivers
v0x21339f0_0 .net "s2inv", 0 0, L_0x21965d0;  1 drivers
v0x2133ab0_0 .net "xorRes", 0 0, L_0x2192940;  1 drivers
S_0x2131b70 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x2131870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2195ad0/d .functor XOR 1, L_0x21954f0, L_0x219a630, C4<0>, C4<0>;
L_0x2195ad0 .delay 1 (5000,5000,5000) L_0x2195ad0/d;
L_0x2195b90/d .functor XOR 1, L_0x2198610, L_0x2195ad0, C4<0>, C4<0>;
L_0x2195b90 .delay 1 (5000,5000,5000) L_0x2195b90/d;
L_0x2195cf0/d .functor XOR 1, L_0x2195b90, L_0x21956a0, C4<0>, C4<0>;
L_0x2195cf0 .delay 1 (5000,5000,5000) L_0x2195cf0/d;
L_0x2195ef0/d .functor AND 1, L_0x2198610, L_0x2195ad0, C4<1>, C4<1>;
L_0x2195ef0 .delay 1 (5000,5000,5000) L_0x2195ef0/d;
L_0x21926b0/d .functor AND 1, L_0x2195b90, L_0x21956a0, C4<1>, C4<1>;
L_0x21926b0 .delay 1 (5000,5000,5000) L_0x21926b0/d;
L_0x21961b0/d .functor OR 1, L_0x2195ef0, L_0x21926b0, C4<0>, C4<0>;
L_0x21961b0 .delay 1 (5000,5000,5000) L_0x21961b0/d;
v0x2131e00_0 .net "AandB", 0 0, L_0x2195ef0;  1 drivers
v0x2131ee0_0 .net "BxorSub", 0 0, L_0x2195ad0;  1 drivers
v0x2131fa0_0 .net "a", 0 0, L_0x2198610;  alias, 1 drivers
v0x2132070_0 .net "b", 0 0, L_0x21954f0;  alias, 1 drivers
v0x2132130_0 .net "carryin", 0 0, L_0x21956a0;  alias, 1 drivers
v0x2132240_0 .net "carryout", 0 0, L_0x21961b0;  alias, 1 drivers
v0x2132300_0 .net "isSubtract", 0 0, L_0x219a630;  alias, 1 drivers
v0x21323a0_0 .net "res", 0 0, L_0x2195cf0;  alias, 1 drivers
v0x2132460_0 .net "xAorB", 0 0, L_0x2195b90;  1 drivers
v0x21325b0_0 .net "xAorBandCin", 0 0, L_0x21926b0;  1 drivers
S_0x2133c90 .scope generate, "genblk2[1]" "genblk2[1]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x210d1c0 .param/l "j" 0 3 190, +C4<01>;
L_0x21972c0/d .functor AND 1, L_0x2195740, L_0x219f5b0, C4<1>, C4<1>;
L_0x21972c0 .delay 1 (5000,5000,5000) L_0x21972c0/d;
v0x2134060_0 .net *"_s1", 0 0, L_0x2195740;  1 drivers
S_0x2134100 .scope generate, "genblk2[2]" "genblk2[2]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2134310 .param/l "j" 0 3 190, +C4<010>;
L_0x2195880/d .functor AND 1, L_0x2195990, L_0x219f5b0, C4<1>, C4<1>;
L_0x2195880 .delay 1 (5000,5000,5000) L_0x2195880/d;
v0x21343d0_0 .net *"_s1", 0 0, L_0x2195990;  1 drivers
S_0x21344b0 .scope generate, "genblk2[3]" "genblk2[3]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x21346c0 .param/l "j" 0 3 190, +C4<011>;
L_0x2198700/d .functor AND 1, L_0x2198770, L_0x219f5b0, C4<1>, C4<1>;
L_0x2198700 .delay 1 (5000,5000,5000) L_0x2198700/d;
v0x2134780_0 .net *"_s1", 0 0, L_0x2198770;  1 drivers
S_0x2134860 .scope generate, "genblk2[4]" "genblk2[4]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2134a70 .param/l "j" 0 3 190, +C4<0100>;
L_0x2198960/d .functor AND 1, L_0x2198a60, L_0x219f5b0, C4<1>, C4<1>;
L_0x2198960 .delay 1 (5000,5000,5000) L_0x2198960/d;
v0x2134b30_0 .net *"_s1", 0 0, L_0x2198a60;  1 drivers
S_0x2134c10 .scope generate, "genblk2[5]" "genblk2[5]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2134e20 .param/l "j" 0 3 190, +C4<0101>;
L_0x2198b50/d .functor AND 1, L_0x21996e0, L_0x219f5b0, C4<1>, C4<1>;
L_0x2198b50 .delay 1 (5000,5000,5000) L_0x2198b50/d;
v0x2134ee0_0 .net *"_s1", 0 0, L_0x21996e0;  1 drivers
S_0x2134fc0 .scope generate, "genblk2[6]" "genblk2[6]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x21351d0 .param/l "j" 0 3 190, +C4<0110>;
L_0x21990b0/d .functor AND 1, L_0x2199170, L_0x219f5b0, C4<1>, C4<1>;
L_0x21990b0 .delay 1 (5000,5000,5000) L_0x21990b0/d;
v0x2135290_0 .net *"_s1", 0 0, L_0x2199170;  1 drivers
S_0x2135370 .scope generate, "genblk2[7]" "genblk2[7]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2135580 .param/l "j" 0 3 190, +C4<0111>;
L_0x21992d0/d .functor AND 1, L_0x2199390, L_0x219f5b0, C4<1>, C4<1>;
L_0x21992d0 .delay 1 (5000,5000,5000) L_0x21992d0/d;
v0x2135640_0 .net *"_s1", 0 0, L_0x2199390;  1 drivers
S_0x2135720 .scope generate, "genblk2[8]" "genblk2[8]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2135930 .param/l "j" 0 3 190, +C4<01000>;
L_0x21988d0/d .functor AND 1, L_0x2199f30, L_0x219f5b0, C4<1>, C4<1>;
L_0x21988d0 .delay 1 (5000,5000,5000) L_0x21988d0/d;
v0x21359f0_0 .net *"_s1", 0 0, L_0x2199f30;  1 drivers
S_0x2135ad0 .scope generate, "genblk2[9]" "genblk2[9]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2135ce0 .param/l "j" 0 3 190, +C4<01001>;
L_0x2199fd0/d .functor AND 1, L_0x219a090, L_0x219f5b0, C4<1>, C4<1>;
L_0x2199fd0 .delay 1 (5000,5000,5000) L_0x2199fd0/d;
v0x2135da0_0 .net *"_s1", 0 0, L_0x219a090;  1 drivers
S_0x2135e80 .scope generate, "genblk2[10]" "genblk2[10]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2136090 .param/l "j" 0 3 190, +C4<01010>;
L_0x21997d0/d .functor AND 1, L_0x2199890, L_0x219f5b0, C4<1>, C4<1>;
L_0x21997d0 .delay 1 (5000,5000,5000) L_0x21997d0/d;
v0x2136150_0 .net *"_s1", 0 0, L_0x2199890;  1 drivers
S_0x2136230 .scope generate, "genblk2[11]" "genblk2[11]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2136440 .param/l "j" 0 3 190, +C4<01011>;
L_0x21999f0/d .functor AND 1, L_0x2199ab0, L_0x219f5b0, C4<1>, C4<1>;
L_0x21999f0 .delay 1 (5000,5000,5000) L_0x21999f0/d;
v0x2136500_0 .net *"_s1", 0 0, L_0x2199ab0;  1 drivers
S_0x21365e0 .scope generate, "genblk2[12]" "genblk2[12]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x21367f0 .param/l "j" 0 3 190, +C4<01100>;
L_0x2199c10/d .functor AND 1, L_0x2199cd0, L_0x219f5b0, C4<1>, C4<1>;
L_0x2199c10 .delay 1 (5000,5000,5000) L_0x2199c10/d;
v0x21368b0_0 .net *"_s1", 0 0, L_0x2199cd0;  1 drivers
S_0x2136990 .scope generate, "genblk2[13]" "genblk2[13]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2136ba0 .param/l "j" 0 3 190, +C4<01101>;
L_0x219a8b0/d .functor AND 1, L_0x219a920, L_0x219f5b0, C4<1>, C4<1>;
L_0x219a8b0 .delay 1 (5000,5000,5000) L_0x219a8b0/d;
v0x2136c60_0 .net *"_s1", 0 0, L_0x219a920;  1 drivers
S_0x2136d40 .scope generate, "genblk2[14]" "genblk2[14]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2136f50 .param/l "j" 0 3 190, +C4<01110>;
L_0x219a1f0/d .functor AND 1, L_0x219a2b0, L_0x219f5b0, C4<1>, C4<1>;
L_0x219a1f0 .delay 1 (5000,5000,5000) L_0x219a1f0/d;
v0x2137010_0 .net *"_s1", 0 0, L_0x219a2b0;  1 drivers
S_0x21370f0 .scope generate, "genblk2[15]" "genblk2[15]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2137300 .param/l "j" 0 3 190, +C4<01111>;
L_0x219a410/d .functor AND 1, L_0x219a4d0, L_0x219f5b0, C4<1>, C4<1>;
L_0x219a410 .delay 1 (5000,5000,5000) L_0x219a410/d;
v0x21373c0_0 .net *"_s1", 0 0, L_0x219a4d0;  1 drivers
S_0x21374a0 .scope generate, "genblk2[16]" "genblk2[16]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x21376b0 .param/l "j" 0 3 190, +C4<010000>;
L_0x21994f0/d .functor AND 1, L_0x2199e20, L_0x219f5b0, C4<1>, C4<1>;
L_0x21994f0 .delay 1 (5000,5000,5000) L_0x21994f0/d;
v0x2137770_0 .net *"_s1", 0 0, L_0x2199e20;  1 drivers
S_0x2137850 .scope generate, "genblk2[17]" "genblk2[17]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2137a60 .param/l "j" 0 3 190, +C4<010001>;
L_0x219b320/d .functor AND 1, L_0x219b3e0, L_0x219f5b0, C4<1>, C4<1>;
L_0x219b320 .delay 1 (5000,5000,5000) L_0x219b320/d;
v0x2137b20_0 .net *"_s1", 0 0, L_0x219b3e0;  1 drivers
S_0x2137c00 .scope generate, "genblk2[18]" "genblk2[18]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2137e10 .param/l "j" 0 3 190, +C4<010010>;
L_0x219aa80/d .functor AND 1, L_0x219ab40, L_0x219f5b0, C4<1>, C4<1>;
L_0x219aa80 .delay 1 (5000,5000,5000) L_0x219aa80/d;
v0x2137ed0_0 .net *"_s1", 0 0, L_0x219ab40;  1 drivers
S_0x2137fb0 .scope generate, "genblk2[19]" "genblk2[19]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x21381c0 .param/l "j" 0 3 190, +C4<010011>;
L_0x219aca0/d .functor AND 1, L_0x219ad60, L_0x219f5b0, C4<1>, C4<1>;
L_0x219aca0 .delay 1 (5000,5000,5000) L_0x219aca0/d;
v0x2138280_0 .net *"_s1", 0 0, L_0x219ad60;  1 drivers
S_0x2138360 .scope generate, "genblk2[20]" "genblk2[20]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2138570 .param/l "j" 0 3 190, +C4<010100>;
L_0x219aec0/d .functor AND 1, L_0x219af80, L_0x219f5b0, C4<1>, C4<1>;
L_0x219aec0 .delay 1 (5000,5000,5000) L_0x219aec0/d;
v0x2138630_0 .net *"_s1", 0 0, L_0x219af80;  1 drivers
S_0x2138710 .scope generate, "genblk2[21]" "genblk2[21]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2138920 .param/l "j" 0 3 190, +C4<010101>;
L_0x219bbf0/d .functor AND 1, L_0x219bcb0, L_0x219f5b0, C4<1>, C4<1>;
L_0x219bbf0 .delay 1 (5000,5000,5000) L_0x219bbf0/d;
v0x21389e0_0 .net *"_s1", 0 0, L_0x219bcb0;  1 drivers
S_0x2138ac0 .scope generate, "genblk2[22]" "genblk2[22]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2138cd0 .param/l "j" 0 3 190, +C4<010110>;
L_0x219b540/d .functor AND 1, L_0x219b600, L_0x219f5b0, C4<1>, C4<1>;
L_0x219b540 .delay 1 (5000,5000,5000) L_0x219b540/d;
v0x2138d90_0 .net *"_s1", 0 0, L_0x219b600;  1 drivers
S_0x2138e70 .scope generate, "genblk2[23]" "genblk2[23]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2139080 .param/l "j" 0 3 190, +C4<010111>;
L_0x219b760/d .functor AND 1, L_0x219b820, L_0x219f5b0, C4<1>, C4<1>;
L_0x219b760 .delay 1 (5000,5000,5000) L_0x219b760/d;
v0x2139140_0 .net *"_s1", 0 0, L_0x219b820;  1 drivers
S_0x2139220 .scope generate, "genblk2[24]" "genblk2[24]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2139430 .param/l "j" 0 3 190, +C4<011000>;
L_0x219b980/d .functor AND 1, L_0x219ba40, L_0x219f5b0, C4<1>, C4<1>;
L_0x219b980 .delay 1 (5000,5000,5000) L_0x219b980/d;
v0x21394f0_0 .net *"_s1", 0 0, L_0x219ba40;  1 drivers
S_0x21395d0 .scope generate, "genblk2[25]" "genblk2[25]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x21397e0 .param/l "j" 0 3 190, +C4<011001>;
L_0x219bae0/d .functor AND 1, L_0x219c530, L_0x219f5b0, C4<1>, C4<1>;
L_0x219bae0 .delay 1 (5000,5000,5000) L_0x219bae0/d;
v0x21398a0_0 .net *"_s1", 0 0, L_0x219c530;  1 drivers
S_0x2139980 .scope generate, "genblk2[26]" "genblk2[26]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2139b90 .param/l "j" 0 3 190, +C4<011010>;
L_0x219be10/d .functor AND 1, L_0x219bed0, L_0x219f5b0, C4<1>, C4<1>;
L_0x219be10 .delay 1 (5000,5000,5000) L_0x219be10/d;
v0x2139c50_0 .net *"_s1", 0 0, L_0x219bed0;  1 drivers
S_0x2139d30 .scope generate, "genblk2[27]" "genblk2[27]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x2139f40 .param/l "j" 0 3 190, +C4<011011>;
L_0x219c030/d .functor AND 1, L_0x219c0f0, L_0x219f5b0, C4<1>, C4<1>;
L_0x219c030 .delay 1 (5000,5000,5000) L_0x219c030/d;
v0x213a000_0 .net *"_s1", 0 0, L_0x219c0f0;  1 drivers
S_0x213a0e0 .scope generate, "genblk2[28]" "genblk2[28]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x213a2f0 .param/l "j" 0 3 190, +C4<011100>;
L_0x219c250/d .functor AND 1, L_0x219c310, L_0x219f5b0, C4<1>, C4<1>;
L_0x219c250 .delay 1 (5000,5000,5000) L_0x219c250/d;
v0x213a3b0_0 .net *"_s1", 0 0, L_0x219c310;  1 drivers
S_0x213a490 .scope generate, "genblk2[29]" "genblk2[29]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x213a6a0 .param/l "j" 0 3 190, +C4<011101>;
L_0x219c3b0/d .functor AND 1, L_0x219cdd0, L_0x219f5b0, C4<1>, C4<1>;
L_0x219c3b0 .delay 1 (5000,5000,5000) L_0x219c3b0/d;
v0x213a760_0 .net *"_s1", 0 0, L_0x219cdd0;  1 drivers
S_0x213a840 .scope generate, "genblk2[30]" "genblk2[30]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x213aa50 .param/l "j" 0 3 190, +C4<011110>;
L_0x219c690/d .functor AND 1, L_0x219c750, L_0x219f5b0, C4<1>, C4<1>;
L_0x219c690 .delay 1 (5000,5000,5000) L_0x219c690/d;
v0x213ab10_0 .net *"_s1", 0 0, L_0x219c750;  1 drivers
S_0x213abf0 .scope generate, "genblk2[31]" "genblk2[31]" 3 190, 3 190 0, S_0x2038860;
 .timescale -9 -12;
P_0x213ae00 .param/l "j" 0 3 190, +C4<011111>;
L_0x219c8b0/d .functor AND 1, L_0x219c970, L_0x219f5b0, C4<1>, C4<1>;
L_0x219c8b0 .delay 1 (5000,5000,5000) L_0x219c8b0/d;
v0x213aec0_0 .net *"_s1", 0 0, L_0x219c970;  1 drivers
S_0x213afa0 .scope module, "overflowCalc" "didOverflow" 3 168, 3 8 0, S_0x2038860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x219d3f0/d .functor XOR 1, L_0x219da40, L_0x219a630, C4<0>, C4<0>;
L_0x219d3f0 .delay 1 (5000,5000,5000) L_0x219d3f0/d;
L_0x219d4b0/d .functor NOT 1, L_0x219ec00, C4<0>, C4<0>, C4<0>;
L_0x219d4b0 .delay 1 (5000,5000,5000) L_0x219d4b0/d;
L_0x219e170/d .functor NOT 1, L_0x219d3f0, C4<0>, C4<0>, C4<0>;
L_0x219e170 .delay 1 (5000,5000,5000) L_0x219e170/d;
L_0x219e280/d .functor NOT 1, L_0x219db30, C4<0>, C4<0>, C4<0>;
L_0x219e280 .delay 1 (5000,5000,5000) L_0x219e280/d;
L_0x219e3e0/d .functor AND 1, L_0x219ec00, L_0x219d3f0, C4<1>, C4<1>;
L_0x219e3e0 .delay 1 (5000,5000,5000) L_0x219e3e0/d;
L_0x219e4f0/d .functor AND 1, L_0x219d4b0, L_0x219e170, C4<1>, C4<1>;
L_0x219e4f0 .delay 1 (5000,5000,5000) L_0x219e4f0/d;
L_0x219e6a0/d .functor AND 1, L_0x219e3e0, L_0x219e280, C4<1>, C4<1>;
L_0x219e6a0 .delay 1 (5000,5000,5000) L_0x219e6a0/d;
L_0x219e850/d .functor AND 1, L_0x219e4f0, L_0x219db30, C4<1>, C4<1>;
L_0x219e850 .delay 1 (5000,5000,5000) L_0x219e850/d;
L_0x219ea50/d .functor OR 1, L_0x219e6a0, L_0x219e850, C4<0>, C4<0>;
L_0x219ea50 .delay 1 (5000,5000,5000) L_0x219ea50/d;
v0x213b220_0 .net "BxorSub", 0 0, L_0x219d3f0;  1 drivers
v0x213b300_0 .net "a", 0 0, L_0x219ec00;  1 drivers
v0x213b3c0_0 .net "aAndB", 0 0, L_0x219e3e0;  1 drivers
v0x213b490_0 .net "b", 0 0, L_0x219da40;  1 drivers
v0x213b550_0 .net "negToPos", 0 0, L_0x219e6a0;  1 drivers
v0x213b660_0 .net "notA", 0 0, L_0x219d4b0;  1 drivers
v0x213b720_0 .net "notB", 0 0, L_0x219e170;  1 drivers
v0x213b7e0_0 .net "notS", 0 0, L_0x219e280;  1 drivers
v0x213b8a0_0 .net "notaAndNotb", 0 0, L_0x219e4f0;  1 drivers
v0x213b9f0_0 .net "overflow", 0 0, L_0x219ea50;  alias, 1 drivers
v0x213bab0_0 .net "posToNeg", 0 0, L_0x219e850;  1 drivers
v0x213bb70_0 .net "s", 0 0, L_0x219db30;  1 drivers
v0x213bc30_0 .net "sub", 0 0, L_0x219a630;  alias, 1 drivers
S_0x210de50 .scope module, "zeroCalc" "isZero" 3 198, 3 121 0, S_0x2038860;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x219fbe0/0/0 .functor OR 1, L_0x219fdb0, L_0x219ffa0, L_0x21a0040, L_0x21a0130;
L_0x219fbe0/0/4 .functor OR 1, L_0x21a0220, L_0x21a12b0, L_0x21a1350, L_0x21a1440;
L_0x219fbe0/0/8 .functor OR 1, L_0x21a1580, L_0x21a1670, L_0x21a17c0, L_0x21a1860;
L_0x219fbe0/0/12 .functor OR 1, L_0x21a19c0, L_0x21a11a0, L_0x21a1d40, L_0x21a1e30;
L_0x219fbe0/0/16 .functor OR 1, L_0x21a1fb0, L_0x21a20a0, L_0x21a2230, L_0x21a22d0;
L_0x219fbe0/0/20 .functor OR 1, L_0x21a2190, L_0x21a24c0, L_0x21a23c0, L_0x21a26c0;
L_0x219fbe0/0/24 .functor OR 1, L_0x21a25b0, L_0x21a28d0, L_0x21a27b0, L_0x21a2af0;
L_0x219fbe0/0/28 .functor OR 1, L_0x21a29c0, L_0x21a1ab0, L_0x21a1ca0, L_0x21a2be0;
L_0x219fbe0/1/0 .functor OR 1, L_0x219fbe0/0/0, L_0x219fbe0/0/4, L_0x219fbe0/0/8, L_0x219fbe0/0/12;
L_0x219fbe0/1/4 .functor OR 1, L_0x219fbe0/0/16, L_0x219fbe0/0/20, L_0x219fbe0/0/24, L_0x219fbe0/0/28;
L_0x219fbe0/d .functor NOR 1, L_0x219fbe0/1/0, L_0x219fbe0/1/4, C4<0>, C4<0>;
L_0x219fbe0 .delay 1 (5000,5000,5000) L_0x219fbe0/d;
v0x2133e90_0 .net *"_s10", 0 0, L_0x21a0220;  1 drivers
v0x2133f90_0 .net *"_s12", 0 0, L_0x21a12b0;  1 drivers
v0x210e040_0 .net *"_s14", 0 0, L_0x21a1350;  1 drivers
v0x210e150_0 .net *"_s16", 0 0, L_0x21a1440;  1 drivers
v0x213c8f0_0 .net *"_s18", 0 0, L_0x21a1580;  1 drivers
v0x213ca20_0 .net *"_s2", 0 0, L_0x219fdb0;  1 drivers
v0x213cb00_0 .net *"_s20", 0 0, L_0x21a1670;  1 drivers
v0x213cbe0_0 .net *"_s22", 0 0, L_0x21a17c0;  1 drivers
v0x213ccc0_0 .net *"_s24", 0 0, L_0x21a1860;  1 drivers
v0x213ce30_0 .net *"_s26", 0 0, L_0x21a19c0;  1 drivers
v0x213cf10_0 .net *"_s28", 0 0, L_0x21a11a0;  1 drivers
v0x213cff0_0 .net *"_s30", 0 0, L_0x21a1d40;  1 drivers
v0x213d0d0_0 .net *"_s32", 0 0, L_0x21a1e30;  1 drivers
v0x213d1b0_0 .net *"_s34", 0 0, L_0x21a1fb0;  1 drivers
v0x213d290_0 .net *"_s36", 0 0, L_0x21a20a0;  1 drivers
v0x213d370_0 .net *"_s38", 0 0, L_0x21a2230;  1 drivers
v0x213d450_0 .net *"_s4", 0 0, L_0x219ffa0;  1 drivers
v0x213d600_0 .net *"_s40", 0 0, L_0x21a22d0;  1 drivers
v0x213d6a0_0 .net *"_s42", 0 0, L_0x21a2190;  1 drivers
v0x213d780_0 .net *"_s44", 0 0, L_0x21a24c0;  1 drivers
v0x213d860_0 .net *"_s46", 0 0, L_0x21a23c0;  1 drivers
v0x213d940_0 .net *"_s48", 0 0, L_0x21a26c0;  1 drivers
v0x213da20_0 .net *"_s50", 0 0, L_0x21a25b0;  1 drivers
v0x213db00_0 .net *"_s52", 0 0, L_0x21a28d0;  1 drivers
v0x213dbe0_0 .net *"_s54", 0 0, L_0x21a27b0;  1 drivers
v0x213dcc0_0 .net *"_s56", 0 0, L_0x21a2af0;  1 drivers
v0x213dda0_0 .net *"_s58", 0 0, L_0x21a29c0;  1 drivers
v0x213de80_0 .net *"_s6", 0 0, L_0x21a0040;  1 drivers
v0x213df60_0 .net *"_s60", 0 0, L_0x21a1ab0;  1 drivers
v0x213e040_0 .net *"_s62", 0 0, L_0x21a1ca0;  1 drivers
v0x213e120_0 .net *"_s64", 0 0, L_0x21a2be0;  1 drivers
v0x213e200_0 .net *"_s8", 0 0, L_0x21a0130;  1 drivers
v0x213e2e0_0 .net "a", 31 0, L_0x219ed60;  alias, 1 drivers
v0x213d530_0 .net "out", 0 0, L_0x219fbe0;  alias, 1 drivers
L_0x219fdb0 .part L_0x219ed60, 0, 1;
L_0x219ffa0 .part L_0x219ed60, 1, 1;
L_0x21a0040 .part L_0x219ed60, 2, 1;
L_0x21a0130 .part L_0x219ed60, 3, 1;
L_0x21a0220 .part L_0x219ed60, 4, 1;
L_0x21a12b0 .part L_0x219ed60, 5, 1;
L_0x21a1350 .part L_0x219ed60, 6, 1;
L_0x21a1440 .part L_0x219ed60, 7, 1;
L_0x21a1580 .part L_0x219ed60, 8, 1;
L_0x21a1670 .part L_0x219ed60, 9, 1;
L_0x21a17c0 .part L_0x219ed60, 10, 1;
L_0x21a1860 .part L_0x219ed60, 11, 1;
L_0x21a19c0 .part L_0x219ed60, 12, 1;
L_0x21a11a0 .part L_0x219ed60, 13, 1;
L_0x21a1d40 .part L_0x219ed60, 14, 1;
L_0x21a1e30 .part L_0x219ed60, 15, 1;
L_0x21a1fb0 .part L_0x219ed60, 16, 1;
L_0x21a20a0 .part L_0x219ed60, 17, 1;
L_0x21a2230 .part L_0x219ed60, 18, 1;
L_0x21a22d0 .part L_0x219ed60, 19, 1;
L_0x21a2190 .part L_0x219ed60, 20, 1;
L_0x21a24c0 .part L_0x219ed60, 21, 1;
L_0x21a23c0 .part L_0x219ed60, 22, 1;
L_0x21a26c0 .part L_0x219ed60, 23, 1;
L_0x21a25b0 .part L_0x219ed60, 24, 1;
L_0x21a28d0 .part L_0x219ed60, 25, 1;
L_0x21a27b0 .part L_0x219ed60, 26, 1;
L_0x21a2af0 .part L_0x219ed60, 27, 1;
L_0x21a29c0 .part L_0x219ed60, 28, 1;
L_0x21a1ab0 .part L_0x219ed60, 29, 1;
L_0x21a1ca0 .part L_0x219ed60, 30, 1;
L_0x21a2be0 .part L_0x219ed60, 31, 1;
    .scope S_0x203e580;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x2038860 {0 0 0};
    %vpi_call 2 20 "$display", "TESTING BASIC GATES" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x2141a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 24 "$display", "OR Test Failed - result: %b%b%b%b", &PV<v0x2141d90_0, 3, 1>, &PV<v0x2141d90_0, 2, 1>, &PV<v0x2141d90_0, 1, 1>, &PV<v0x2141d90_0, 0, 1> {0 0 0};
T_0.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x2141a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 4294967281, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 28 "$display", "NOR Test Failed - result: %b%b%b%b", &PV<v0x2141d90_0, 3, 1>, &PV<v0x2141d90_0, 2, 1>, &PV<v0x2141d90_0, 1, 1>, &PV<v0x2141d90_0, 0, 1> {0 0 0};
T_0.2 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 29 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2141a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 6, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 33 "$display", "XOR Test Failed - result: %b%b%b%b", &PV<v0x2141d90_0, 3, 1>, &PV<v0x2141d90_0, 2, 1>, &PV<v0x2141d90_0, 1, 1>, &PV<v0x2141d90_0, 0, 1> {0 0 0};
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2141a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 37 "$display", "AND Test Failed - result: %b%b%b%b", &PV<v0x2141d90_0, 3, 1>, &PV<v0x2141d90_0, 2, 1>, &PV<v0x2141d90_0, 1, 1>, &PV<v0x2141d90_0, 0, 1> {0 0 0};
T_0.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x2141a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 4294967287, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 41 "$display", "NAND Test Failed - result: %b%b%b%b %b", &PV<v0x2141d90_0, 3, 1>, &PV<v0x2141d90_0, 2, 1>, &PV<v0x2141d90_0, 1, 1>, &PV<v0x2141d90_0, 0, 1> {0 0 0};
T_0.10 ;
    %vpi_call 2 43 "$display", "TESTING ADD" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2141a00_0, 0, 3;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 46 "$display", "p + p = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.12 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 47 "$display", "p + p = p OVERFLOW FAILED" {0 0 0};
T_0.14 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 48 "$display", "p + p = p CARRYOUT FAILED" {0 0 0};
T_0.16 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 50 "$display", "p + p = n TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 51 "$display", "p + p = n OVERFLOW FAILED" {0 0 0};
T_0.20 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 52 "$display", "p + p = n CARRYOUT FAILED" {0 0 0};
T_0.22 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 2 53 "$display", "ZERO FAILED - was not 0 part 1" {0 0 0};
T_0.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 87000, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 87000, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 2 55 "$display", "0 + p = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.26 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call 2 56 "$display", "0 + p = p OVERFLOW FAILED" {0 0 0};
T_0.28 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 2 57 "$display", "0 + p = p CARRYOUT FAILED" {0 0 0};
T_0.30 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 2 58 "$display", "ZERO FAILED - was not 0 part 2" {0 0 0};
T_0.32 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 2997483652, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 2 60 "$display", "n + n = n TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.34 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 2 61 "$display", "n + n = n OVERFLOW FAILED" {0 0 0};
T_0.36 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %vpi_call 2 62 "$display", "n + n = n CARRYOUT FAILED" {0 0 0};
T_0.38 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 2 63 "$display", "ZERO FAILED - was not 0 part 3" {0 0 0};
T_0.40 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %vpi_call 2 65 "$display", "n + n = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.42 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 2 66 "$display", "n + n = p OVERFLOW FAILED" {0 0 0};
T_0.44 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 2 67 "$display", "n + n = p CARRYOUT FAILED" {0 0 0};
T_0.46 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 2 68 "$display", "ZERO FAILED - was not 0 part 4" {0 0 0};
T_0.48 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 2 70 "$display", "n + p = 0 TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.50 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 2 71 "$display", "n + p = 0 OVERFLOW FAILED" {0 0 0};
T_0.52 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 2 72 "$display", "n + p = 0 CARRYOUT FAILED" {0 0 0};
T_0.54 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 2 73 "$display", "ZERO FAILED - was 0" {0 0 0};
T_0.56 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 637483645, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 2 75 "$display", "n + p = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.58 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %vpi_call 2 76 "$display", "n + p = p OVERFLOW FAILED" {0 0 0};
T_0.60 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 2 77 "$display", "n + p = p CARRYOUT FAILED" {0 0 0};
T_0.62 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 2 78 "$display", "ZERO FAILED - was not 0 part 5" {0 0 0};
T_0.64 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 637483643, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 2 80 "$display", "n + p = n TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.66 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 2 81 "$display", "n + p = n OVERFLOW FAILED" {0 0 0};
T_0.68 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %vpi_call 2 82 "$display", "n + p = n CARRYOUT FAILED" {0 0 0};
T_0.70 ;
    %vpi_call 2 85 "$display", "TESTING SUBTRACT" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2141a00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 3657483652, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 2 88 "$display", "0 - p = n TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.72 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 2 89 "$display", "0 - p = n OVERFLOW FAILED" {0 0 0};
T_0.74 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 2 90 "$display", "0 - p = n CARRYOUT FAILED" {0 0 0};
T_0.76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 637483644, 0, 32;
    %jmp/0xz  T_0.78, 4;
    %vpi_call 2 92 "$display", "0 - n = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.78 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.80, 4;
    %vpi_call 2 93 "$display", "0 - n = p OVERFLOW FAILED" {0 0 0};
T_0.80 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.82, 4;
    %vpi_call 2 94 "$display", "0 - n = p CARRYOUT FAILED" {0 0 0};
T_0.82 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.84, 4;
    %vpi_call 2 96 "$display", "n - n = 0 TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.84 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.86, 4;
    %vpi_call 2 97 "$display", "n - n = 0 OVERFLOW FAILED" {0 0 0};
T_0.86 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.88, 4;
    %vpi_call 2 98 "$display", "n - n = 0 CARRYOUT FAILED" {0 0 0};
T_0.88 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.90, 4;
    %vpi_call 2 99 "$display", "ZERO FAILED - was 0 part 1" {0 0 0};
T_0.90 ;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.92, 4;
    %vpi_call 2 101 "$display", "p - p = 0 TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.92 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.94, 4;
    %vpi_call 2 102 "$display", "p - p = 0 OVERFLOW FAILED" {0 0 0};
T_0.94 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.96, 4;
    %vpi_call 2 103 "$display", "p - p = 0 CARRYOUT FAILED" {0 0 0};
T_0.96 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.98, 4;
    %vpi_call 2 104 "$display", "ZERO FAILED - was 0 part 2" {0 0 0};
T_0.98 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 236258181, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 200000000, 0, 32;
    %jmp/0xz  T_0.100, 4;
    %vpi_call 2 106 "$display", "p - p = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.100 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.102, 4;
    %vpi_call 2 107 "$display", "p - p = p OVERFLOW FAILED" {0 0 0};
T_0.102 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.104, 4;
    %vpi_call 2 108 "$display", "p - p = p CARRYOUT FAILED" {0 0 0};
T_0.104 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.106, 4;
    %vpi_call 2 109 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.106 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 2013265920, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 2449524101, 0, 32;
    %jmp/0xz  T_0.108, 4;
    %vpi_call 2 111 "$display", "p - p = n TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.108 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.110, 4;
    %vpi_call 2 112 "$display", "p - p = n OVERFLOW FAILED" {0 0 0};
T_0.110 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.112, 4;
    %vpi_call 2 113 "$display", "p - p = n CARRYOUT FAILED" {0 0 0};
T_0.112 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.114, 4;
    %vpi_call 2 115 "$display", "n - n = n TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.114 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.116, 4;
    %vpi_call 2 116 "$display", "n - n = n OVERFLOW FAILED" {0 0 0};
T_0.116 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.118, 4;
    %vpi_call 2 117 "$display", "n - n = n CARRYOUT FAILED" {0 0 0};
T_0.118 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.120, 4;
    %vpi_call 2 119 "$display", "n - n = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.120 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.122, 4;
    %vpi_call 2 120 "$display", "n - n = p OVERFLOW FAILED" {0 0 0};
T_0.122 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.124, 4;
    %vpi_call 2 121 "$display", "n - n = p CARRYOUT FAILED" {0 0 0};
T_0.124 ;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.126, 4;
    %vpi_call 2 123 "$display", "p - n = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.126 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.128, 4;
    %vpi_call 2 124 "$display", "p - n = p OVERFLOW FAILED" {0 0 0};
T_0.128 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.130, 4;
    %vpi_call 2 125 "$display", "p - n = p CARRYOUT FAILED" {0 0 0};
T_0.130 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.132, 4;
    %vpi_call 2 127 "$display", "p - n = n TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.132 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.134, 4;
    %vpi_call 2 128 "$display", "p - n = n OVERFLOW FAILED" {0 0 0};
T_0.134 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.136, 4;
    %vpi_call 2 129 "$display", "p - n = n CARRYOUT FAILED" {0 0 0};
T_0.136 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 1297483644, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.138, 4;
    %vpi_call 2 131 "$display", "n - p = n TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.138 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.140, 4;
    %vpi_call 2 132 "$display", "n - p = n OVERFLOW FAILED" {0 0 0};
T_0.140 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.142, 4;
    %vpi_call 2 133 "$display", "n - p = n CARRYOUT FAILED" {0 0 0};
T_0.142 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 2147483644, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.144, 4;
    %vpi_call 2 135 "$display", "n - p = p TEST FAILED - result: %d", v0x2141d90_0 {0 0 0};
T_0.144 ;
    %load/vec4 v0x2141ca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.146, 4;
    %vpi_call 2 136 "$display", "n - p = p OVERFLOW FAILED" {0 0 0};
T_0.146 ;
    %load/vec4 v0x2141940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.148, 4;
    %vpi_call 2 137 "$display", "n - p = p CARRYOUT FAILED" {0 0 0};
T_0.148 ;
    %vpi_call 2 139 "$display", "TESTING SLT" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2141a00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.150, 4;
    %vpi_call 2 142 "$display", "0 < p TEST FAILED - result: %b", v0x2141d90_0 {0 0 0};
T_0.150 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.152, 4;
    %vpi_call 2 144 "$display", "p not < 0 TEST FAILED" {0 0 0};
T_0.152 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.154, 4;
    %vpi_call 2 146 "$display", "0 not < n TEST FAILED" {0 0 0};
T_0.154 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.156, 4;
    %vpi_call 2 148 "$display", "n < 0 TEST FAILED" {0 0 0};
T_0.156 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.158, 4;
    %vpi_call 2 150 "$display", "p < p TEST FAILED" {0 0 0};
T_0.158 ;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.160, 4;
    %vpi_call 2 152 "$display", "p not < p TEST FAILED" {0 0 0};
T_0.160 ;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.162, 4;
    %vpi_call 2 154 "$display", "n < n TEST FAILED" {0 0 0};
T_0.162 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.164, 4;
    %vpi_call 2 156 "$display", "n not < n TEST FAILED %b", v0x2141d90_0 {0 0 0};
T_0.164 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.166, 4;
    %vpi_call 2 158 "$display", "n < p TEST FAILED" {0 0 0};
T_0.166 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.168, 4;
    %vpi_call 2 159 "$display", "ZERO FAILED - was not 1" {0 0 0};
T_0.168 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x2141ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x2141bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x2141d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.170, 4;
    %vpi_call 2 161 "$display", "p not < n TEST FAILED" {0 0 0};
T_0.170 ;
    %load/vec4 v0x2141e80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.172, 4;
    %vpi_call 2 162 "$display", "ZERO FAILED - was 0 %b   %b ", v0x2141e80_0, v0x2141d90_0 {0 0 0};
T_0.172 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu_paige.v";
