#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000010f6950 .scope module, "register" "register" 2 3;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "parallelOutput";
    .port_info 1 /INPUT 8 "parallelInput";
    .port_info 2 /INPUT 1 "clk";
o0000000000f66fa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010f7240_0 .net "clk", 0 0, o0000000000f66fa8;  0 drivers
o0000000000f66fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000010f6ae0_0 .net "parallelInput", 7 0, o0000000000f66fd8;  0 drivers
v00000000010f6b80_0 .var "parallelOutput", 7 0;
E_0000000000f65430 .event posedge, v00000000010f7240_0;
    .scope S_00000000010f6950;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000010f6b80_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000000010f6950;
T_1 ;
    %wait E_0000000000f65430;
    %load/vec4 v00000000010f6ae0_0;
    %store/vec4 v00000000010f6b80_0, 0, 8;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register.v";
