Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 27 19:17:27 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file direct_form_fir_top_timing_summary_routed.rpt -pb direct_form_fir_top_timing_summary_routed.pb -rpx direct_form_fir_top_timing_summary_routed.rpx -warn_on_violation
| Design       : direct_form_fir_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.670        0.000                      0                 1133        0.137        0.000                      0                 1133        4.500        0.000                       0                   659  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.670        0.000                      0                 1133        0.137        0.000                      0                 1133        4.500        0.000                       0                   659  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 memory_x_reg[14][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multer17/mult_result/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.518ns (26.058%)  route 1.470ns (73.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.773     4.979    clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  memory_x_reg[14][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.518     5.497 r  memory_x_reg[14][6]/Q
                         net (fo=2, routed)           1.470     6.967    multer17/B[13]
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.909    14.868    multer17/clk_IBUF_BUFG
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/CLK
                         clock pessimism              0.254    15.122    
                         clock uncertainty           -0.035    15.086    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    14.636    multer17/mult_result
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 memory_x_reg[14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.106%)  route 1.704ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 14.614 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.773     4.979    clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  memory_x_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.456     5.435 r  memory_x_reg[14][1]/Q
                         net (fo=20, routed)          1.704     7.139    memory_x_reg[14][18]
    SLICE_X13Y102        FDRE                                         r  memory_x_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.654    14.614    clk_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  memory_x_reg[15][1]/C
                         clock pessimism              0.365    14.979    
                         clock uncertainty           -0.035    14.943    
    SLICE_X13Y102        FDRE (Setup_fdre_C_D)       -0.105    14.838    memory_x_reg[15][1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 memory_x_reg[28][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[29][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.518ns (23.609%)  route 1.676ns (76.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.942     5.148    clk_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  memory_x_reg[28][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  memory_x_reg[28][4]/Q
                         net (fo=2, routed)           1.676     7.342    memory_x_reg[28][15]
    SLICE_X12Y88         FDRE                                         r  memory_x_reg[29][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.815    14.774    clk_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  memory_x_reg[29][4]/C
                         clock pessimism              0.373    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)       -0.059    15.053    memory_x_reg[29][4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 memory_x_reg[14][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multer17/mult_result/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.506%)  route 1.484ns (76.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.773     4.979    clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  memory_x_reg[14][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.435 r  memory_x_reg[14][14]/Q
                         net (fo=2, routed)           1.484     6.919    multer17/B[5]
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.909    14.868    multer17/clk_IBUF_BUFG
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/CLK
                         clock pessimism              0.254    15.122    
                         clock uncertainty           -0.035    15.086    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    14.636    multer17/mult_result
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 memory_x_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.456ns (21.504%)  route 1.665ns (78.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 14.605 - 10.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.763     4.969    clk_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  memory_x_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.456     5.425 r  memory_x_reg[0][10]/Q
                         net (fo=2, routed)           1.665     7.089    memory_x_reg[0][9]
    SLICE_X11Y117        FDRE                                         r  memory_x_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.645    14.605    clk_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  memory_x_reg[1][10]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X11Y117        FDRE (Setup_fdre_C_D)       -0.105    14.828    memory_x_reg[1][10]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 memory_x_reg[28][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[29][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.456ns (21.841%)  route 1.632ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         2.014     5.220    clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  memory_x_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  memory_x_reg[28][2]/Q
                         net (fo=22, routed)          1.632     7.307    memory_x_reg[28][17]
    SLICE_X3Y84          FDRE                                         r  memory_x_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.892    14.851    clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  memory_x_reg[29][2]/C
                         clock pessimism              0.348    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)       -0.109    15.055    memory_x_reg[29][2]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 memory_x_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multer17/mult_result/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.518ns (27.171%)  route 1.388ns (72.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.773     4.979    clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  memory_x_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.518     5.497 r  memory_x_reg[14][4]/Q
                         net (fo=2, routed)           1.388     6.885    multer17/B[15]
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.909    14.868    multer17/clk_IBUF_BUFG
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/CLK
                         clock pessimism              0.254    15.122    
                         clock uncertainty           -0.035    15.086    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    14.636    multer17/mult_result
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 memory_x_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multer17/mult_result/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.367%)  route 1.375ns (72.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.773     4.979    clk_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  memory_x_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.518     5.497 r  memory_x_reg[14][3]/Q
                         net (fo=2, routed)           1.375     6.871    multer17/B[16]
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.909    14.868    multer17/clk_IBUF_BUFG
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/CLK
                         clock pessimism              0.254    15.122    
                         clock uncertainty           -0.035    15.086    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    14.636    multer17/mult_result
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 memory_x_reg[14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multer17/mult_result/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.518ns (27.430%)  route 1.370ns (72.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.773     4.979    clk_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  memory_x_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.518     5.497 r  memory_x_reg[14][5]/Q
                         net (fo=2, routed)           1.370     6.867    multer17/B[14]
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.909    14.868    multer17/clk_IBUF_BUFG
    DSP48_X0Y38          DSP48E1                                      r  multer17/mult_result/CLK
                         clock pessimism              0.254    15.122    
                         clock uncertainty           -0.035    15.086    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.636    multer17/mult_result
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 memory_x_reg[10][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multer13/mult_result/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.456ns (26.469%)  route 1.267ns (73.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.769     4.975    clk_IBUF_BUFG
    SLICE_X21Y108        FDRE                                         r  memory_x_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y108        FDRE (Prop_fdre_C_Q)         0.456     5.431 r  memory_x_reg[10][9]/Q
                         net (fo=2, routed)           1.267     6.697    multer13/B[10]
    DSP48_X0Y44          DSP48E1                                      r  multer13/mult_result/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    10.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.740    14.699    multer13/clk_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  multer13/mult_result/CLK
                         clock pessimism              0.326    15.025    
                         clock uncertainty           -0.035    14.990    
    DSP48_X0Y44          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.540    multer13/mult_result
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  7.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 memory_x_reg[23][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[24][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.683     1.589    clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  memory_x_reg[23][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  memory_x_reg[23][7]/Q
                         net (fo=2, routed)           0.092     1.822    memory_x_reg[23][12]
    SLICE_X12Y78         FDRE                                         r  memory_x_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.957     2.114    clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  memory_x_reg[24][7]/C
                         clock pessimism             -0.512     1.602    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.083     1.685    memory_x_reg[24][7]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 memory_x_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.627     1.532    clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  memory_x_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.673 r  memory_x_reg[12][1]/Q
                         net (fo=15, routed)          0.092     1.766    memory_x_reg[12][18]
    SLICE_X12Y105        FDRE                                         r  memory_x_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.899     2.056    clk_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  memory_x_reg[13][1]/C
                         clock pessimism             -0.510     1.545    
    SLICE_X12Y105        FDRE (Hold_fdre_C_D)         0.083     1.628    memory_x_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 memory_x_reg[21][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[22][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.681     1.587    clk_IBUF_BUFG
    SLICE_X21Y78         FDRE                                         r  memory_x_reg[21][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y78         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  memory_x_reg[21][4]/Q
                         net (fo=2, routed)           0.068     1.796    memory_x_reg[21][15]
    SLICE_X21Y78         FDRE                                         r  memory_x_reg[22][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.956     2.113    clk_IBUF_BUFG
    SLICE_X21Y78         FDRE                                         r  memory_x_reg[22][4]/C
                         clock pessimism             -0.526     1.587    
    SLICE_X21Y78         FDRE (Hold_fdre_C_D)         0.071     1.658    memory_x_reg[22][4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 memory_x_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[24][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.683     1.589    clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  memory_x_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  memory_x_reg[23][4]/Q
                         net (fo=2, routed)           0.099     1.829    memory_x_reg[23][15]
    SLICE_X12Y78         FDRE                                         r  memory_x_reg[24][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.957     2.114    clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  memory_x_reg[24][4]/C
                         clock pessimism             -0.512     1.602    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.085     1.687    memory_x_reg[24][4]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 memory_x_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.626     1.531    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  memory_x_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  memory_x_reg[10][4]/Q
                         net (fo=2, routed)           0.099     1.772    memory_x_reg[10][15]
    SLICE_X12Y108        FDRE                                         r  memory_x_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.898     2.055    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  memory_x_reg[11][4]/C
                         clock pessimism             -0.510     1.544    
    SLICE_X12Y108        FDRE (Hold_fdre_C_D)         0.085     1.629    memory_x_reg[11][4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 memory_x_reg[23][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[24][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.684     1.590    clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  memory_x_reg[23][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  memory_x_reg[23][3]/Q
                         net (fo=2, routed)           0.099     1.830    memory_x_reg[23][16]
    SLICE_X12Y79         FDRE                                         r  memory_x_reg[24][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.958     2.115    clk_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  memory_x_reg[24][3]/C
                         clock pessimism             -0.512     1.603    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.085     1.688    memory_x_reg[24][3]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 memory_x_reg[13][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[14][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.041%)  route 0.400ns (73.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.628     1.533    clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  memory_x_reg[13][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  memory_x_reg[13][18]/Q
                         net (fo=2, routed)           0.400     2.075    memory_x_reg[13][1]
    SLICE_X11Y97         FDRE                                         r  memory_x_reg[14][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.971     2.128    clk_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  memory_x_reg[14][18]/C
                         clock pessimism             -0.256     1.871    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.059     1.930    memory_x_reg[14][18]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 memory_x_reg[13][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[14][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.078%)  route 0.400ns (73.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.628     1.533    clk_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  memory_x_reg[13][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  memory_x_reg[13][16]/Q
                         net (fo=2, routed)           0.400     2.074    memory_x_reg[13][3]
    SLICE_X11Y96         FDRE                                         r  memory_x_reg[14][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.970     2.127    clk_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  memory_x_reg[14][16]/C
                         clock pessimism             -0.256     1.870    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.059     1.929    memory_x_reg[14][16]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 memory_x_reg[23][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_x_reg[24][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.683     1.589    clk_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  memory_x_reg[23][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  memory_x_reg[23][11]/Q
                         net (fo=2, routed)           0.103     1.833    memory_x_reg[23][8]
    SLICE_X12Y77         FDRE                                         r  memory_x_reg[24][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.956     2.113    clk_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  memory_x_reg[24][11]/C
                         clock pessimism             -0.511     1.602    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.085     1.687    memory_x_reg[24][11]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 memory_x_reg[22][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multer25/mult_result/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.707%)  route 0.197ns (58.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         0.679     1.585    clk_IBUF_BUFG
    SLICE_X21Y76         FDRE                                         r  memory_x_reg[22][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  memory_x_reg[22][12]/Q
                         net (fo=2, routed)           0.197     1.923    multer25/B[7]
    DSP48_X1Y31          DSP48E1                                      r  multer25/mult_result/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=659, routed)         1.045     2.202    multer25/clk_IBUF_BUFG
    DSP48_X1Y31          DSP48E1                                      r  multer25/mult_result/CLK
                         clock pessimism             -0.512     1.690    
    DSP48_X1Y31          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082     1.772    multer25/mult_result
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y32    multer22/mult_result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y42    multer14/mult_result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y38    multer17/mult_result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y37    multer33/mult_result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y47    multer9/mult_result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y44    multer11/mult_result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y45    multer2/mult_result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y31    multer25/mult_result/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y32    multer28/mult_result/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y117  memory_x_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X21Y117  memory_x_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y120  memory_x_reg[2][8]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y120  memory_x_reg[3][16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y120  memory_x_reg[3][17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_x_reg[3][18]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_x_reg[3][19]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y120  memory_x_reg[4][16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_x_reg[4][18]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y120  memory_x_reg[4][19]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y112  memory_x_reg[0][2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y119  memory_x_reg[0][3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X19Y110  memory_x_reg[10][0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y107  memory_x_reg[10][10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y107  memory_x_reg[10][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y106  memory_x_reg[10][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y107  memory_x_reg[10][13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y106  memory_x_reg[10][14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y105  memory_x_reg[10][16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X20Y105  memory_x_reg[10][17]/C



