Timing Analyzer report for Top_module
Tue May 21 17:22:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk'
 26. Slow 1200mV 0C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk'
 38. Fast 1200mV 0C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'
 42. Fast 1200mV 0C Model Hold: 'clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000  ; 5.0 MHz   ; 0.000 ; 100.000  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL11|altpll_component|auto_generated|pll1|inclk[0] ; { PLL11|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8680.555 ; 0.12 MHz  ; 0.000 ; 4340.277 ; 50.00      ; 15625     ; 36          ;       ;        ;           ;            ; false    ; clk    ; PLL11|altpll_component|auto_generated|pll1|inclk[0] ; { PLL11|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 59.64 MHz  ; 59.64 MHz       ; clk                                               ;                                                ;
; 286.86 MHz ; 286.86 MHz      ; PLL11|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 502.51 MHz ; 437.64 MHz      ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; -3.322 ; -25.387       ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.079 ; -0.337        ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.790  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.403 ; 0.000         ;
; clk                                               ; 0.427 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; clk                                               ; 9.696    ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 99.706   ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 4339.985 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.322 ; uart_rx:UA_RX|r_Rx_Byte[4]                                                              ; reg8_rx:reg8_rx_1|Read_Data[4]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.420      ;
; -3.295 ; uart_rx:UA_RX|r_Rx_Byte[1]                                                              ; reg8_rx:reg8_rx_1|Read_Data[1]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.393      ;
; -3.251 ; uart_rx:UA_RX|r_Rx_Byte[5]                                                              ; reg8_rx:reg8_rx_1|Read_Data[5]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.349      ;
; -3.153 ; uart_rx:UA_RX|r_Rx_Byte[6]                                                              ; reg8_rx:reg8_rx_1|Read_Data[6]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.251      ;
; -3.125 ; uart_rx:UA_RX|r_Rx_Byte[3]                                                              ; reg8_rx:reg8_rx_1|Read_Data[3]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.610      ; 6.218      ;
; -3.120 ; uart_rx:UA_RX|r_Rx_Byte[7]                                                              ; reg8_rx:reg8_rx_1|Read_Data[7]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.218      ;
; -3.095 ; uart_rx:UA_RX|r_Rx_Byte[0]                                                              ; reg8_rx:reg8_rx_1|Read_Data[0]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.193      ;
; -3.026 ; uart_rx:UA_RX|r_Rx_Byte[2]                                                              ; reg8_rx:reg8_rx_1|Read_Data[2]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.124      ;
; -2.939 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[4]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.037      ;
; -2.939 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[1]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.037      ;
; -2.939 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[0]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.037      ;
; -2.939 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[3]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.037      ;
; -2.939 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[2]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.037      ;
; -2.939 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[5]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.037      ;
; -2.939 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[7]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.037      ;
; -2.939 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[6]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.615      ; 6.037      ;
; 2.264  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][21]                   ; clk                                               ; clk         ; 10.000       ; -0.214     ; 7.520      ;
; 2.265  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][21]                   ; clk                                               ; clk         ; 10.000       ; -0.214     ; 7.519      ;
; 2.452  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][21]                    ; clk                                               ; clk         ; 10.000       ; -0.206     ; 7.340      ;
; 2.453  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][21]                    ; clk                                               ; clk         ; 10.000       ; -0.206     ; 7.339      ;
; 2.459  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~727  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[23]      ; clk                                               ; clk         ; 10.000       ; 0.014      ; 7.553      ;
; 2.478  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~704  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[0]       ; clk                                               ; clk         ; 10.000       ; 0.015      ; 7.535      ;
; 2.556  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][11]                   ; clk                                               ; clk         ; 10.000       ; -0.213     ; 7.229      ;
; 2.557  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][11]                   ; clk                                               ; clk         ; 10.000       ; -0.213     ; 7.228      ;
; 2.602  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~441  ; clk                                               ; clk         ; 10.000       ; -0.256     ; 7.140      ;
; 2.606  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][11]                   ; clk                                               ; clk         ; 10.000       ; -0.215     ; 7.177      ;
; 2.606  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][11]                   ; clk                                               ; clk         ; 10.000       ; -0.215     ; 7.177      ;
; 2.620  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][4]                    ; clk                                               ; clk         ; 10.000       ; -0.209     ; 7.169      ;
; 2.621  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][4]                    ; clk                                               ; clk         ; 10.000       ; -0.209     ; 7.168      ;
; 2.630  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~64   ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[0]       ; clk                                               ; clk         ; 10.000       ; 0.037      ; 7.405      ;
; 2.661  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~820  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 7.117      ;
; 2.661  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~818  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 7.117      ;
; 2.661  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~823  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 7.117      ;
; 2.661  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~822  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 7.117      ;
; 2.661  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~814  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 7.117      ;
; 2.661  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~821  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 7.117      ;
; 2.661  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~819  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 7.117      ;
; 2.661  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~824  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 7.117      ;
; 2.664  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][21]                   ; clk                                               ; clk         ; 10.000       ; -0.223     ; 7.111      ;
; 2.673  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][21]                   ; clk                                               ; clk         ; 10.000       ; -0.209     ; 7.116      ;
; 2.673  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][21]                   ; clk                                               ; clk         ; 10.000       ; -0.209     ; 7.116      ;
; 2.679  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][11]                   ; clk                                               ; clk         ; 10.000       ; -0.213     ; 7.106      ;
; 2.679  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][11]                   ; clk                                               ; clk         ; 10.000       ; -0.213     ; 7.106      ;
; 2.683  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][11]                   ; clk                                               ; clk         ; 10.000       ; -0.212     ; 7.103      ;
; 2.684  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][21]                   ; clk                                               ; clk         ; 10.000       ; -0.223     ; 7.091      ;
; 2.685  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][11]                   ; clk                                               ; clk         ; 10.000       ; -0.212     ; 7.101      ;
; 2.687  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][29]                   ; clk                                               ; clk         ; 10.000       ; -0.213     ; 7.098      ;
; 2.688  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][29]                   ; clk                                               ; clk         ; 10.000       ; -0.213     ; 7.097      ;
; 2.720  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~775  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[7]       ; clk                                               ; clk         ; 10.000       ; 0.064      ; 7.342      ;
; 2.722  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~818  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[18]      ; clk                                               ; clk         ; 10.000       ; 0.059      ; 7.335      ;
; 2.748  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][21]                   ; clk                                               ; clk         ; 10.000       ; -0.211     ; 7.039      ;
; 2.749  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][21]                   ; clk                                               ; clk         ; 10.000       ; -0.211     ; 7.038      ;
; 2.750  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][14]                    ; clk                                               ; clk         ; 10.000       ; -0.221     ; 7.027      ;
; 2.751  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][10]                   ; clk                                               ; clk         ; 10.000       ; -0.212     ; 7.035      ;
; 2.752  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][14]                    ; clk                                               ; clk         ; 10.000       ; -0.221     ; 7.025      ;
; 2.755  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][10]                   ; clk                                               ; clk         ; 10.000       ; -0.212     ; 7.031      ;
; 2.758  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~562  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[18]      ; clk                                               ; clk         ; 10.000       ; 0.059      ; 7.299      ;
; 2.766  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~263  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[7]       ; clk                                               ; clk         ; 10.000       ; 0.064      ; 7.296      ;
; 2.778  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~1724 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[28]      ; clk                                               ; clk         ; 10.000       ; 0.052      ; 7.272      ;
; 2.787  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][14]                   ; clk                                               ; clk         ; 10.000       ; -0.212     ; 6.999      ;
; 2.788  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][14]                   ; clk                                               ; clk         ; 10.000       ; -0.212     ; 6.998      ;
; 2.804  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~781  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[13]      ; clk                                               ; clk         ; 10.000       ; 0.070      ; 7.264      ;
; 2.819  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][11]                    ; clk                                               ; clk         ; 10.000       ; -0.215     ; 6.964      ;
; 2.819  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][11]                    ; clk                                               ; clk         ; 10.000       ; -0.215     ; 6.964      ;
; 2.820  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~889  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[25]      ; clk                                               ; clk         ; 10.000       ; 0.013      ; 7.191      ;
; 2.822  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~120  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[24]      ; clk                                               ; clk         ; 10.000       ; 0.016      ; 7.192      ;
; 2.822  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~269  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[13]      ; clk                                               ; clk         ; 10.000       ; 0.070      ; 7.246      ;
; 2.825  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~169  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[9]       ; clk                                               ; clk         ; 10.000       ; 0.042      ; 7.215      ;
; 2.836  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~491  ; clk                                               ; clk         ; 10.000       ; -0.204     ; 6.958      ;
; 2.848  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~441  ; clk                                               ; clk         ; 10.000       ; -0.254     ; 6.896      ;
; 2.856  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~3769 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[25]      ; clk                                               ; clk         ; 10.000       ; 0.007      ; 7.149      ;
; 2.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~583  ; clk                                               ; clk         ; 10.000       ; -0.196     ; 6.936      ;
; 2.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~581  ; clk                                               ; clk         ; 10.000       ; -0.196     ; 6.936      ;
; 2.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~605  ; clk                                               ; clk         ; 10.000       ; -0.196     ; 6.936      ;
; 2.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~606  ; clk                                               ; clk         ; 10.000       ; -0.196     ; 6.936      ;
; 2.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~587  ; clk                                               ; clk         ; 10.000       ; -0.196     ; 6.936      ;
; 2.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~603  ; clk                                               ; clk         ; 10.000       ; -0.196     ; 6.936      ;
; 2.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~589  ; clk                                               ; clk         ; 10.000       ; -0.196     ; 6.936      ;
; 2.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~584  ; clk                                               ; clk         ; 10.000       ; -0.196     ; 6.936      ;
; 2.871  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][29]                   ; clk                                               ; clk         ; 10.000       ; -0.214     ; 6.913      ;
; 2.873  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][29]                   ; clk                                               ; clk         ; 10.000       ; -0.214     ; 6.911      ;
; 2.882  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~1063 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[7]       ; clk                                               ; clk         ; 10.000       ; 0.059      ; 7.175      ;
; 2.885  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][21]                   ; clk                                               ; clk         ; 10.000       ; -0.200     ; 6.913      ;
; 2.898  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][21]                    ; clk                                               ; clk         ; 10.000       ; -0.204     ; 6.896      ;
; 2.899  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][21]                   ; clk                                               ; clk         ; 10.000       ; -0.204     ; 6.895      ;
; 2.906  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~359  ; clk                                               ; clk         ; 10.000       ; -0.200     ; 6.892      ;
; 2.908  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~185  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[25]      ; clk                                               ; clk         ; 10.000       ; 0.040      ; 7.130      ;
; 2.920  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][21]                    ; clk                                               ; clk         ; 10.000       ; -0.209     ; 6.869      ;
; 2.921  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][21]                    ; clk                                               ; clk         ; 10.000       ; -0.209     ; 6.868      ;
; 2.927  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][21]                    ; clk                                               ; clk         ; 10.000       ; -0.207     ; 6.864      ;
; 2.928  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][21]                    ; clk                                               ; clk         ; 10.000       ; -0.207     ; 6.863      ;
; 2.935  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][9]                    ; clk                                               ; clk         ; 10.000       ; -0.213     ; 6.850      ;
; 2.935  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][9]                    ; clk                                               ; clk         ; 10.000       ; -0.213     ; 6.850      ;
; 2.940  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[4]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~3037 ; clk                                               ; clk         ; 10.000       ; -0.188     ; 6.870      ;
; 2.942  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~956  ; clk                                               ; clk         ; 10.000       ; -0.200     ; 6.856      ;
; 2.942  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~930  ; clk                                               ; clk         ; 10.000       ; -0.200     ; 6.856      ;
; 2.942  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~953  ; clk                                               ; clk         ; 10.000       ; -0.200     ; 6.856      ;
; 2.942  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~954  ; clk                                               ; clk         ; 10.000       ; -0.200     ; 6.856      ;
; 2.942  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~958  ; clk                                               ; clk         ; 10.000       ; -0.200     ; 6.856      ;
; 2.942  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~959  ; clk                                               ; clk         ; 10.000       ; -0.200     ; 6.856      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.079   ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.659      ;
; -0.074   ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.654      ;
; -0.069   ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.649      ;
; -0.069   ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.649      ;
; -0.046   ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.626      ;
; 0.002    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.578      ;
; 0.002    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.578      ;
; 0.002    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.578      ;
; 0.017    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.559      ;
; 0.019    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.557      ;
; 0.048    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.528      ;
; 0.058    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.518      ;
; 0.144    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.436      ;
; 0.153    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.427      ;
; 0.153    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.427      ;
; 0.154    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.426      ;
; 0.185    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.395      ;
; 0.261    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.319      ;
; 0.266    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.314      ;
; 0.278    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.302      ;
; 0.278    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.302      ;
; 0.286    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.294      ;
; 0.294    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.286      ;
; 0.307    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.273      ;
; 0.316    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.264      ;
; 0.342    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.238      ;
; 0.342    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.238      ;
; 0.342    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 2.238      ;
; 0.353    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.223      ;
; 0.353    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.223      ;
; 0.354    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.222      ;
; 0.357    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.219      ;
; 0.448    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.128      ;
; 0.449    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 2.127      ;
; 0.505    ; DFT_UART:DFT_UART1|data_tmp[2]         ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 2.076      ;
; 0.511    ; DFT_UART:DFT_UART1|data_tmp[28]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 2.070      ;
; 0.557    ; DFT_UART:DFT_UART1|data_tmp[3]         ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.191     ; 2.025      ;
; 0.662    ; DFT_UART:DFT_UART1|data_tmp[7]         ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 1.919      ;
; 0.693    ; DFT_UART:DFT_UART1|data_tmp[1]         ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.887      ;
; 0.715    ; DFT_UART:DFT_UART1|data_tmp[9]         ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.624     ; 1.434      ;
; 0.716    ; DFT_UART:DFT_UART1|data_tmp[15]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.624     ; 1.433      ;
; 0.717    ; DFT_UART:DFT_UART1|data_tmp[14]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.624     ; 1.432      ;
; 0.718    ; DFT_UART:DFT_UART1|data_tmp[10]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.624     ; 1.431      ;
; 0.748    ; DFT_UART:DFT_UART1|data_tmp[12]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.624     ; 1.401      ;
; 0.789    ; DFT_UART:DFT_UART1|data_tmp[27]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.790      ;
; 0.801    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.779      ;
; 0.812    ; DFT_UART:DFT_UART1|data_tmp[22]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.767      ;
; 0.824    ; DFT_UART:DFT_UART1|data_tmp[0]         ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 1.757      ;
; 0.832    ; DFT_UART:DFT_UART1|data_tmp[17]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 1.749      ;
; 0.845    ; DFT_UART:DFT_UART1|data_tmp[6]         ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.735      ;
; 0.864    ; DFT_UART:DFT_UART1|data_tmp[8]         ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.624     ; 1.285      ;
; 0.875    ; DFT_UART:DFT_UART1|data_tmp[4]         ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.705      ;
; 0.878    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.702      ;
; 0.879    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.701      ;
; 0.885    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.695      ;
; 0.886    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.694      ;
; 0.887    ; DFT_UART:DFT_UART1|data_tmp[11]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.624     ; 1.262      ;
; 0.887    ; DFT_UART:DFT_UART1|data_tmp[5]         ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.191     ; 1.695      ;
; 0.892    ; DFT_UART:DFT_UART1|data_tmp[13]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.624     ; 1.257      ;
; 0.971    ; DFT_UART:DFT_UART1|data_tmp[24]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.608      ;
; 0.972    ; DFT_UART:DFT_UART1|data_tmp[29]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.607      ;
; 0.976    ; DFT_UART:DFT_UART1|data_tmp[21]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.603      ;
; 0.986    ; DFT_UART:DFT_UART1|data_tmp[19]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.191     ; 1.596      ;
; 1.013    ; DFT_UART:DFT_UART1|data_tmp[31]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 1.568      ;
; 1.016    ; DFT_UART:DFT_UART1|data_tmp[26]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.563      ;
; 1.040    ; DFT_UART:DFT_UART1|data_tmp[25]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 1.541      ;
; 1.049    ; DFT_UART:DFT_UART1|data_tmp[18]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.530      ;
; 1.065    ; DFT_UART:DFT_UART1|data_tmp[20]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 1.516      ;
; 1.070    ; DFT_UART:DFT_UART1|data_tmp[23]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.509      ;
; 1.141    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.439      ;
; 1.156    ; DFT_UART:DFT_UART1|data_tmp[16]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.194     ; 1.423      ;
; 1.228    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.352      ;
; 1.229    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.351      ;
; 1.360    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.197     ; 1.216      ;
; 1.399    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.193     ; 1.181      ;
; 1.417    ; DFT_UART:DFT_UART1|data_tmp[30]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.192     ; 1.164      ;
; 8677.069 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.082     ; 3.402      ;
; 8677.109 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.082     ; 3.362      ;
; 8677.131 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.080     ; 3.342      ;
; 8677.348 ; uart_tx:UA_TX|r_Tx_Data[1]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 3.127      ;
; 8677.350 ; uart_tx:UA_TX|r_Tx_Data[4]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 3.125      ;
; 8677.390 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 3.085      ;
; 8677.536 ; uart_tx:UA_TX|r_Tx_Data[7]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 2.939      ;
; 8677.631 ; uart_tx:UA_TX|r_Tx_Data[0]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 2.844      ;
; 8677.672 ; uart_tx:UA_TX|r_Tx_Data[6]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 2.803      ;
; 8677.686 ; uart_tx:UA_TX|r_Tx_Data[5]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 2.789      ;
; 8678.105 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.365      ;
; 8678.123 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.347      ;
; 8678.127 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.343      ;
; 8678.141 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.329      ;
; 8678.147 ; uart_tx:UA_TX|r_Tx_Data[2]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 2.328      ;
; 8678.219 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.251      ;
; 8678.228 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.242      ;
; 8678.237 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.233      ;
; 8678.240 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.230      ;
; 8678.253 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.217      ;
; 8678.268 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.202      ;
; 8678.307 ; uart_tx:UA_TX|r_Tx_Data[3]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.078     ; 2.168      ;
; 8678.355 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.115      ;
; 8678.376 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.083     ; 2.094      ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.790   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.197     ; 1.826      ;
; 1.095   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.197     ; 1.521      ;
; 1.118   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.199     ; 1.496      ;
; 1.140   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.199     ; 1.474      ;
; 1.254   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.193     ; 1.366      ;
; 1.273   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.193     ; 1.347      ;
; 1.274   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.193     ; 1.346      ;
; 1.275   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.193     ; 1.345      ;
; 1.310   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.197     ; 1.306      ;
; 1.311   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.197     ; 1.305      ;
; 1.347   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.197     ; 1.269      ;
; 1.351   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.197     ; 1.265      ;
; 1.386   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.193     ; 1.234      ;
; 1.394   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.193     ; 1.226      ;
; 1.394   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.193     ; 1.226      ;
; 1.394   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.193     ; 1.226      ;
; 1.419   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.199     ; 1.195      ;
; 15.294  ; reg32:reg_32out|Read_Data[11]    ; DFT_UART:DFT_UART1|data_tmp[11]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.794     ; 1.850      ;
; 15.301  ; reg32:reg_32out|Read_Data[6]     ; DFT_UART:DFT_UART1|data_tmp[6]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 1.427      ;
; 15.477  ; reg32:reg_32out|Read_Data[4]     ; DFT_UART:DFT_UART1|data_tmp[4]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 1.251      ;
; 15.499  ; reg32:reg_32out|Read_Data[24]    ; DFT_UART:DFT_UART1|data_tmp[24]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 1.229      ;
; 15.553  ; reg32:reg_32out|Read_Data[29]    ; DFT_UART:DFT_UART1|data_tmp[29]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.208     ; 1.177      ;
; 15.555  ; reg32:reg_32out|Read_Data[21]    ; DFT_UART:DFT_UART1|data_tmp[21]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.208     ; 1.175      ;
; 15.573  ; reg32:reg_32out|Read_Data[1]     ; DFT_UART:DFT_UART1|data_tmp[1]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.209     ; 1.156      ;
; 15.673  ; reg32:reg_32out|Read_Data[13]    ; DFT_UART:DFT_UART1|data_tmp[13]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.794     ; 1.471      ;
; 15.697  ; reg32:reg_32out|Read_Data[8]     ; DFT_UART:DFT_UART1|data_tmp[8]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.794     ; 1.447      ;
; 15.701  ; reg32:reg_32out|Read_Data[14]    ; DFT_UART:DFT_UART1|data_tmp[14]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.796     ; 1.441      ;
; 15.702  ; reg32:reg_32out|Read_Data[12]    ; DFT_UART:DFT_UART1|data_tmp[12]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.796     ; 1.440      ;
; 15.756  ; reg32:reg_32out|Read_Data[28]    ; DFT_UART:DFT_UART1|data_tmp[28]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.212     ; 0.970      ;
; 15.758  ; reg32:reg_32out|Read_Data[20]    ; DFT_UART:DFT_UART1|data_tmp[20]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.212     ; 0.968      ;
; 15.758  ; reg32:reg_32out|Read_Data[19]    ; DFT_UART:DFT_UART1|data_tmp[19]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 0.970      ;
; 15.759  ; reg32:reg_32out|Read_Data[0]     ; DFT_UART:DFT_UART1|data_tmp[0]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.211     ; 0.968      ;
; 15.760  ; reg32:reg_32out|Read_Data[22]    ; DFT_UART:DFT_UART1|data_tmp[22]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 0.968      ;
; 15.760  ; reg32:reg_32out|Read_Data[18]    ; DFT_UART:DFT_UART1|data_tmp[18]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 0.968      ;
; 15.760  ; reg32:reg_32out|Read_Data[3]     ; DFT_UART:DFT_UART1|data_tmp[3]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 0.968      ;
; 15.778  ; reg32:reg_32out|Read_Data[27]    ; DFT_UART:DFT_UART1|data_tmp[27]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 0.950      ;
; 15.783  ; reg32:reg_32out|Read_Data[5]     ; DFT_UART:DFT_UART1|data_tmp[5]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 0.945      ;
; 15.786  ; reg32:reg_32out|Read_Data[16]    ; DFT_UART:DFT_UART1|data_tmp[16]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.210     ; 0.942      ;
; 15.835  ; reg32:reg_32out|Read_Data[10]    ; DFT_UART:DFT_UART1|data_tmp[10]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.795     ; 1.308      ;
; 15.936  ; reg32:reg_32out|Read_Data[31]    ; DFT_UART:DFT_UART1|data_tmp[31]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.212     ; 0.790      ;
; 15.936  ; reg32:reg_32out|Read_Data[26]    ; DFT_UART:DFT_UART1|data_tmp[26]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.212     ; 0.790      ;
; 15.937  ; reg32:reg_32out|Read_Data[23]    ; DFT_UART:DFT_UART1|data_tmp[23]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.212     ; 0.789      ;
; 15.937  ; reg32:reg_32out|Read_Data[30]    ; DFT_UART:DFT_UART1|data_tmp[30]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.211     ; 0.790      ;
; 15.937  ; reg32:reg_32out|Read_Data[17]    ; DFT_UART:DFT_UART1|data_tmp[17]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.212     ; 0.789      ;
; 15.937  ; reg32:reg_32out|Read_Data[2]     ; DFT_UART:DFT_UART1|data_tmp[2]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.211     ; 0.790      ;
; 15.938  ; reg32:reg_32out|Read_Data[7]     ; DFT_UART:DFT_UART1|data_tmp[7]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.211     ; 0.789      ;
; 15.938  ; reg32:reg_32out|Read_Data[25]    ; DFT_UART:DFT_UART1|data_tmp[25]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.212     ; 0.788      ;
; 15.995  ; reg32:reg_32out|Read_Data[15]    ; DFT_UART:DFT_UART1|data_tmp[15]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.795     ; 1.148      ;
; 16.022  ; reg32:reg_32out|Read_Data[9]     ; DFT_UART:DFT_UART1|data_tmp[9]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.795     ; 1.121      ;
; 198.010 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.084     ; 1.904      ;
; 198.048 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 1.870      ;
; 198.247 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 1.676      ;
; 198.294 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 1.624      ;
; 198.406 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.075     ; 1.517      ;
; 198.433 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 1.489      ;
; 198.438 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 1.480      ;
; 198.444 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 1.478      ;
; 198.519 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.084     ; 1.395      ;
; 198.767 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.084     ; 1.147      ;
; 198.943 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.082     ; 0.973      ;
; 199.183 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 0.734      ;
; 199.183 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.081     ; 0.734      ;
; 199.184 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 0.734      ;
; 199.184 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 0.734      ;
; 199.184 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 0.734      ;
; 199.184 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 0.734      ;
; 199.184 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 0.734      ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.402 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.632 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.897      ;
; 0.662 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.192      ; 1.100      ;
; 0.691 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.197      ; 1.134      ;
; 0.693 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.193      ; 1.132      ;
; 0.693 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.193      ; 1.132      ;
; 0.700 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.197      ; 1.143      ;
; 0.700 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.197      ; 1.143      ;
; 0.700 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.197      ; 1.143      ;
; 0.738 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.193      ; 1.177      ;
; 0.740 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.193      ; 1.179      ;
; 0.759 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.197      ; 1.202      ;
; 0.770 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.197      ; 1.213      ;
; 0.771 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.197      ; 1.214      ;
; 0.771 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.197      ; 1.214      ;
; 0.824 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.086      ;
; 0.880 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.192      ; 1.318      ;
; 0.910 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.192      ; 1.348      ;
; 0.960 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.193      ; 1.399      ;
; 1.055 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.317      ;
; 1.086 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.356      ;
; 1.088 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.358      ;
; 1.091 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.357      ;
; 1.104 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.376      ;
; 1.155 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.421      ;
; 1.175 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.193      ; 1.614      ;
; 1.316 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.588      ;
; 1.455 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.721      ;
; 1.524 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.786      ;
; 2.917 ; reg32:reg_32out|Read_Data[9]     ; DFT_UART:DFT_UART1|data_tmp[9]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.181     ; 1.032      ;
; 2.950 ; reg32:reg_32out|Read_Data[15]    ; DFT_UART:DFT_UART1|data_tmp[15]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.181     ; 1.065      ;
; 3.013 ; reg32:reg_32out|Read_Data[23]    ; DFT_UART:DFT_UART1|data_tmp[23]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.696      ;
; 3.013 ; reg32:reg_32out|Read_Data[7]     ; DFT_UART:DFT_UART1|data_tmp[7]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.696      ;
; 3.013 ; reg32:reg_32out|Read_Data[17]    ; DFT_UART:DFT_UART1|data_tmp[17]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.696      ;
; 3.013 ; reg32:reg_32out|Read_Data[25]    ; DFT_UART:DFT_UART1|data_tmp[25]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.696      ;
; 3.014 ; reg32:reg_32out|Read_Data[31]    ; DFT_UART:DFT_UART1|data_tmp[31]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.697      ;
; 3.014 ; reg32:reg_32out|Read_Data[30]    ; DFT_UART:DFT_UART1|data_tmp[30]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.697      ;
; 3.014 ; reg32:reg_32out|Read_Data[26]    ; DFT_UART:DFT_UART1|data_tmp[26]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.697      ;
; 3.014 ; reg32:reg_32out|Read_Data[2]     ; DFT_UART:DFT_UART1|data_tmp[2]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.697      ;
; 3.115 ; reg32:reg_32out|Read_Data[10]    ; DFT_UART:DFT_UART1|data_tmp[10]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.181     ; 1.230      ;
; 3.175 ; reg32:reg_32out|Read_Data[16]    ; DFT_UART:DFT_UART1|data_tmp[16]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 0.860      ;
; 3.181 ; reg32:reg_32out|Read_Data[5]     ; DFT_UART:DFT_UART1|data_tmp[5]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 0.865      ;
; 3.183 ; reg32:reg_32out|Read_Data[20]    ; DFT_UART:DFT_UART1|data_tmp[20]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.866      ;
; 3.183 ; reg32:reg_32out|Read_Data[0]     ; DFT_UART:DFT_UART1|data_tmp[0]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.866      ;
; 3.184 ; reg32:reg_32out|Read_Data[27]    ; DFT_UART:DFT_UART1|data_tmp[27]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 0.869      ;
; 3.186 ; reg32:reg_32out|Read_Data[28]    ; DFT_UART:DFT_UART1|data_tmp[28]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 0.869      ;
; 3.201 ; reg32:reg_32out|Read_Data[18]    ; DFT_UART:DFT_UART1|data_tmp[18]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 0.886      ;
; 3.202 ; reg32:reg_32out|Read_Data[22]    ; DFT_UART:DFT_UART1|data_tmp[22]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 0.887      ;
; 3.202 ; reg32:reg_32out|Read_Data[3]     ; DFT_UART:DFT_UART1|data_tmp[3]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 0.886      ;
; 3.204 ; reg32:reg_32out|Read_Data[19]    ; DFT_UART:DFT_UART1|data_tmp[19]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 0.888      ;
; 3.233 ; reg32:reg_32out|Read_Data[12]    ; DFT_UART:DFT_UART1|data_tmp[12]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.181     ; 1.348      ;
; 3.237 ; reg32:reg_32out|Read_Data[14]    ; DFT_UART:DFT_UART1|data_tmp[14]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.181     ; 1.352      ;
; 3.238 ; reg32:reg_32out|Read_Data[8]     ; DFT_UART:DFT_UART1|data_tmp[8]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.179     ; 1.355      ;
; 3.263 ; reg32:reg_32out|Read_Data[13]    ; DFT_UART:DFT_UART1|data_tmp[13]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.179     ; 1.380      ;
; 3.387 ; reg32:reg_32out|Read_Data[1]     ; DFT_UART:DFT_UART1|data_tmp[1]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 1.071      ;
; 3.414 ; reg32:reg_32out|Read_Data[21]    ; DFT_UART:DFT_UART1|data_tmp[21]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 1.101      ;
; 3.423 ; reg32:reg_32out|Read_Data[29]    ; DFT_UART:DFT_UART1|data_tmp[29]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 1.110      ;
; 3.457 ; reg32:reg_32out|Read_Data[24]    ; DFT_UART:DFT_UART1|data_tmp[24]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 1.142      ;
; 3.484 ; reg32:reg_32out|Read_Data[4]     ; DFT_UART:DFT_UART1|data_tmp[4]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 1.168      ;
; 3.662 ; reg32:reg_32out|Read_Data[11]    ; DFT_UART:DFT_UART1|data_tmp[11]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.179     ; 1.779      ;
; 3.663 ; reg32:reg_32out|Read_Data[6]     ; DFT_UART:DFT_UART1|data_tmp[6]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 1.347      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                          ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.403 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:UA_TX|r_Tx_Active              ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:UA_TX|r_Bit_Index[2]           ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_tx:UA_TX|r_Tx_Done                ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_Byte[4]             ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_Byte[1]             ; uart_rx:UA_RX|r_Rx_Byte[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_Byte[0]             ; uart_rx:UA_RX|r_Rx_Byte[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_Byte[3]             ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_Byte[2]             ; uart_rx:UA_RX|r_Rx_Byte[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_Byte[5]             ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_Byte[7]             ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_Byte[6]             ; uart_rx:UA_RX|r_Rx_Byte[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Rx_DV                  ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.420 ; uart_rx:UA_RX|r_SM_Main.s_CLEANUP      ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.686      ;
; 0.428 ; uart_rx:UA_RX|r_Rx_Data_R              ; uart_rx:UA_RX|r_Rx_Data                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.694      ;
; 0.446 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.712      ;
; 0.466 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.732      ;
; 0.474 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.740      ;
; 0.478 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.744      ;
; 0.478 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.744      ;
; 0.614 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.880      ;
; 0.624 ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; uart_rx:UA_RX|r_SM_Main.s_CLEANUP      ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.890      ;
; 0.629 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.895      ;
; 0.638 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.906      ;
; 0.658 ; uart_tx:UA_TX|r_Bit_Index[2]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.687 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.953      ;
; 0.690 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.956      ;
; 0.697 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.060      ;
; 0.698 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.964      ;
; 0.700 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.966      ;
; 0.700 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.966      ;
; 0.702 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.968      ;
; 0.703 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.969      ;
; 0.704 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.970      ;
; 0.706 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.972      ;
; 0.706 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.972      ;
; 0.707 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.973      ;
; 0.711 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.977      ;
; 0.711 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.977      ;
; 0.712 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.978      ;
; 0.714 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.980      ;
; 0.718 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.984      ;
; 0.731 ; DFT_UART:DFT_UART1|data_tmp[30]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.199      ; 1.096      ;
; 0.741 ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.007      ;
; 0.763 ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.193      ; 1.122      ;
; 0.795 ; uart_tx:UA_TX|o_Tx_Serial              ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.061      ;
; 0.818 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.086      ;
; 0.858 ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.122      ;
; 0.865 ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.133      ;
; 0.868 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.132      ;
; 0.886 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.249      ;
; 0.887 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.250      ;
; 0.914 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.182      ;
; 0.917 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.280      ;
; 0.934 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.197      ;
; 0.944 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.210      ;
; 0.946 ; DFT_UART:DFT_UART1|data_tmp[16]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.309      ;
; 0.948 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.311      ;
; 0.948 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.212      ;
; 0.950 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.313      ;
; 0.950 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.313      ;
; 0.951 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.314      ;
; 0.951 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.215      ;
; 0.985 ; DFT_UART:DFT_UART1|data_tmp[23]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.348      ;
; 0.992 ; DFT_UART:DFT_UART1|data_tmp[20]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.199      ; 1.357      ;
; 1.013 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.279      ;
; 1.035 ; DFT_UART:DFT_UART1|data_tmp[18]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.398      ;
; 1.044 ; DFT_UART:DFT_UART1|data_tmp[25]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.199      ; 1.409      ;
; 1.060 ; DFT_UART:DFT_UART1|data_tmp[24]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.423      ;
; 1.060 ; DFT_UART:DFT_UART1|data_tmp[26]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.423      ;
; 1.072 ; DFT_UART:DFT_UART1|data_tmp[21]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.435      ;
; 1.072 ; DFT_UART:DFT_UART1|data_tmp[31]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.199      ; 1.437      ;
; 1.100 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.366      ;
; 1.115 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.383      ;
; 1.127 ; DFT_UART:DFT_UART1|data_tmp[19]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.199      ; 1.492      ;
; 1.132 ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.395      ;
; 1.152 ; DFT_UART:DFT_UART1|data_tmp[29]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.515      ;
; 1.177 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.540      ;
; 1.178 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.541      ;
; 1.178 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.444      ;
; 1.181 ; uart_tx:UA_TX|r_Bit_Index[2]           ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.447      ;
; 1.183 ; DFT_UART:DFT_UART1|data_tmp[4]         ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.546      ;
; 1.184 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.547      ;
; 1.192 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.460      ;
; 1.194 ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.557      ;
; 1.194 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.557      ;
; 1.195 ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.558      ;
; 1.197 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.560      ;
; 1.197 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.560      ;
; 1.197 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.560      ;
; 1.203 ; DFT_UART:DFT_UART1|data_tmp[13]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; -0.217     ; 1.152      ;
; 1.209 ; DFT_UART:DFT_UART1|data_tmp[11]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; -0.217     ; 1.158      ;
; 1.210 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.478      ;
; 1.212 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.197      ; 1.575      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.427 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[27]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[27]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[28]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[28] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|branch_IDEX                      ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|branch_EXMEM                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[29]             ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[29]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[1]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[1]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[9]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[9]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[29]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[29]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[14]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[14]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[29]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[29] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[30]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[30] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[31]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[31] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[0]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[0]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.698      ;
; 0.436 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[5]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[5]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[31]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[31]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.701      ;
; 0.437 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[24]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[24]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[21]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[21]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[19]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[19]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[28]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[28]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[6]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[6]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[11]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[11]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.706      ;
; 0.450 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[21]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[21]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[1]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[1]             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[31]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[31]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[30]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[30]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[19]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[19]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[22]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[22]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[25]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[25]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[4]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[4]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[15]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[15]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[18]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[18]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[10]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[10]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[28]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[28]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[11]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[11]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.721      ;
; 0.454 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[28]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.720      ;
; 0.459 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[3]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[1]        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.724      ;
; 0.461 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[4]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[2]        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.726      ;
; 0.470 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[15]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.737      ;
; 0.474 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[10]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|mux_regWriteA3_EXMEM[4]        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.741      ;
; 0.474 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[23]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.741      ;
; 0.474 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[9]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.741      ;
; 0.488 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[20]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[20] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.755      ;
; 0.552 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|jregister_IDEX                   ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|jregister_EXMEM                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.555 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[25]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[25]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.821      ;
; 0.560 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[29]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[29]                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.826      ;
; 0.561 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[8]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[8]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.828      ;
; 0.562 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[16]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[16]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.562 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[14]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[14]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.562 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[31]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[31]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.563 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[6]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[6]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.830      ;
; 0.573 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~83     ; reg32:reg_32out|Read_Data[19]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.840      ;
; 0.575 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~67     ; reg32:reg_32out|Read_Data[3]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~77     ; reg32:reg_32out|Read_Data[13]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[20]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[20]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[28]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[28]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~93     ; reg32:reg_32out|Read_Data[29]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.843      ;
; 0.576 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[11]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[11]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.843      ;
; 0.577 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[4]     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[4]  ; clk          ; clk         ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[3]     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 0.843      ;
; 0.582 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|jump_IDEX                        ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|jump_EXMEM                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.850      ;
; 0.588 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[5]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[5]              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.853      ;
; 0.594 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[30]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[30]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.859      ;
; 0.598 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[3]           ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[5]     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.864      ;
; 0.598 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[28]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.863      ;
; 0.599 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[22]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[22]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[11]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[11]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[20]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[20]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[4]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[4]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[13]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[13]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[26]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[26]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[16]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[16]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[3]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[3]           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[29]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[29]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.865      ;
; 0.601 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[30]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[30]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[24]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[24]          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[5]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[5]           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[10]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[10]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[28]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[17]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[17]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[15]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[15]          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[7]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[7]           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[2]           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[6]           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.869      ;
; 0.608 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[27]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[27]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.873      ;
; 0.610 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[26]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[26]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.875      ;
; 0.613 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[31]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM[31]         ; clk          ; clk         ; 0.000        ; 0.113      ; 0.912      ;
; 0.613 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[13]             ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[13]             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.878      ;
; 0.614 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[6]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[6]              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.879      ;
; 0.615 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[9]             ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[9]             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.881      ;
; 0.617 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[13]            ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[13]            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.883      ;
; 0.618 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[8]              ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[8]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.885      ;
; 0.622 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM[0]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[0]           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[26]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[26]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.887      ;
; 0.624 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[18] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[16]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.891      ;
; 0.624 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[29]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[29]       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.889      ;
; 0.631 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[5]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[3]        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.896      ;
; 0.632 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[2]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[0]        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.897      ;
; 0.636 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[26]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[26]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[17]            ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[17]            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[14] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[12]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[20] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[18]       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.904      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 70
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 21.025 ns




+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 65.52 MHz  ; 65.52 MHz       ; clk                                               ;                                                ;
; 307.31 MHz ; 307.31 MHz      ; PLL11|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 549.45 MHz ; 437.64 MHz      ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; -3.021 ; -23.827       ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.187  ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.965  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.354 ; 0.000         ;
; clk                                               ; 0.395 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; clk                                               ; 9.731    ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 99.692   ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 4339.987 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.021 ; uart_rx:UA_RX|r_Rx_Byte[4]                                                              ; reg8_rx:reg8_rx_1|Read_Data[4]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.784      ;
; -3.016 ; uart_rx:UA_RX|r_Rx_Byte[6]                                                              ; reg8_rx:reg8_rx_1|Read_Data[6]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.779      ;
; -3.003 ; uart_rx:UA_RX|r_Rx_Byte[1]                                                              ; reg8_rx:reg8_rx_1|Read_Data[1]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.766      ;
; -2.995 ; uart_rx:UA_RX|r_Rx_Byte[0]                                                              ; reg8_rx:reg8_rx_1|Read_Data[0]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.758      ;
; -2.989 ; uart_rx:UA_RX|r_Rx_Byte[5]                                                              ; reg8_rx:reg8_rx_1|Read_Data[5]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.752      ;
; -2.954 ; uart_rx:UA_RX|r_Rx_Byte[2]                                                              ; reg8_rx:reg8_rx_1|Read_Data[2]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.717      ;
; -2.942 ; uart_rx:UA_RX|r_Rx_Byte[7]                                                              ; reg8_rx:reg8_rx_1|Read_Data[7]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.705      ;
; -2.907 ; uart_rx:UA_RX|r_Rx_Byte[3]                                                              ; reg8_rx:reg8_rx_1|Read_Data[3]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.275      ; 5.666      ;
; -2.880 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[4]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.643      ;
; -2.880 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[1]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.643      ;
; -2.880 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[0]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.643      ;
; -2.880 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[3]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.643      ;
; -2.880 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[2]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.643      ;
; -2.880 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[5]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.643      ;
; -2.880 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[7]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.643      ;
; -2.880 ; uart_rx:UA_RX|r_Rx_DV                                                                   ; reg8_rx:reg8_rx_1|Read_Data[6]                                                          ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 2.279      ; 5.643      ;
; 2.892  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][21]                   ; clk                                               ; clk         ; 10.000       ; -0.173     ; 6.934      ;
; 2.892  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][21]                   ; clk                                               ; clk         ; 10.000       ; -0.173     ; 6.934      ;
; 2.976  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~727  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[23]      ; clk                                               ; clk         ; 10.000       ; -0.007     ; 7.016      ;
; 3.041  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~704  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[0]       ; clk                                               ; clk         ; 10.000       ; -0.004     ; 6.954      ;
; 3.045  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][21]                    ; clk                                               ; clk         ; 10.000       ; -0.166     ; 6.788      ;
; 3.046  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][21]                    ; clk                                               ; clk         ; 10.000       ; -0.166     ; 6.787      ;
; 3.092  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][11]                   ; clk                                               ; clk         ; 10.000       ; -0.173     ; 6.734      ;
; 3.093  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][11]                   ; clk                                               ; clk         ; 10.000       ; -0.173     ; 6.733      ;
; 3.118  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~64   ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[0]       ; clk                                               ; clk         ; 10.000       ; 0.017      ; 6.898      ;
; 3.131  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][11]                   ; clk                                               ; clk         ; 10.000       ; -0.175     ; 6.693      ;
; 3.131  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][11]                   ; clk                                               ; clk         ; 10.000       ; -0.175     ; 6.693      ;
; 3.182  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~820  ; clk                                               ; clk         ; 10.000       ; -0.183     ; 6.634      ;
; 3.182  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~818  ; clk                                               ; clk         ; 10.000       ; -0.183     ; 6.634      ;
; 3.182  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~823  ; clk                                               ; clk         ; 10.000       ; -0.183     ; 6.634      ;
; 3.182  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~822  ; clk                                               ; clk         ; 10.000       ; -0.183     ; 6.634      ;
; 3.182  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~814  ; clk                                               ; clk         ; 10.000       ; -0.183     ; 6.634      ;
; 3.182  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~821  ; clk                                               ; clk         ; 10.000       ; -0.183     ; 6.634      ;
; 3.182  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~819  ; clk                                               ; clk         ; 10.000       ; -0.183     ; 6.634      ;
; 3.182  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~824  ; clk                                               ; clk         ; 10.000       ; -0.183     ; 6.634      ;
; 3.199  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~441  ; clk                                               ; clk         ; 10.000       ; -0.220     ; 6.580      ;
; 3.201  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][11]                   ; clk                                               ; clk         ; 10.000       ; -0.172     ; 6.626      ;
; 3.202  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][11]                   ; clk                                               ; clk         ; 10.000       ; -0.172     ; 6.625      ;
; 3.205  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][11]                   ; clk                                               ; clk         ; 10.000       ; -0.171     ; 6.623      ;
; 3.208  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][11]                   ; clk                                               ; clk         ; 10.000       ; -0.171     ; 6.620      ;
; 3.234  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][4]                    ; clk                                               ; clk         ; 10.000       ; -0.168     ; 6.597      ;
; 3.235  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][4]                    ; clk                                               ; clk         ; 10.000       ; -0.168     ; 6.596      ;
; 3.251  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][21]                   ; clk                                               ; clk         ; 10.000       ; -0.182     ; 6.566      ;
; 3.251  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~818  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[18]      ; clk                                               ; clk         ; 10.000       ; 0.038      ; 6.786      ;
; 3.262  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~562  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[18]      ; clk                                               ; clk         ; 10.000       ; 0.038      ; 6.775      ;
; 3.266  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][29]                   ; clk                                               ; clk         ; 10.000       ; -0.173     ; 6.560      ;
; 3.267  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][29]                   ; clk                                               ; clk         ; 10.000       ; -0.173     ; 6.559      ;
; 3.271  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][21]                   ; clk                                               ; clk         ; 10.000       ; -0.169     ; 6.559      ;
; 3.271  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][21]                   ; clk                                               ; clk         ; 10.000       ; -0.169     ; 6.559      ;
; 3.272  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~889  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[25]      ; clk                                               ; clk         ; 10.000       ; -0.008     ; 6.719      ;
; 3.279  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][21]                   ; clk                                               ; clk         ; 10.000       ; -0.182     ; 6.538      ;
; 3.293  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~169  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[9]       ; clk                                               ; clk         ; 10.000       ; 0.022      ; 6.728      ;
; 3.307  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~3769 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[25]      ; clk                                               ; clk         ; 10.000       ; -0.014     ; 6.678      ;
; 3.336  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~1724 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[28]      ; clk                                               ; clk         ; 10.000       ; 0.035      ; 6.698      ;
; 3.339  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~775  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[7]       ; clk                                               ; clk         ; 10.000       ; 0.047      ; 6.707      ;
; 3.343  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][21]                   ; clk                                               ; clk         ; 10.000       ; -0.170     ; 6.486      ;
; 3.343  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][21]                   ; clk                                               ; clk         ; 10.000       ; -0.170     ; 6.486      ;
; 3.347  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~441  ; clk                                               ; clk         ; 10.000       ; -0.217     ; 6.435      ;
; 3.348  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][11]                    ; clk                                               ; clk         ; 10.000       ; -0.173     ; 6.478      ;
; 3.349  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][11]                    ; clk                                               ; clk         ; 10.000       ; -0.173     ; 6.477      ;
; 3.350  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~583  ; clk                                               ; clk         ; 10.000       ; -0.161     ; 6.488      ;
; 3.350  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~581  ; clk                                               ; clk         ; 10.000       ; -0.161     ; 6.488      ;
; 3.350  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~605  ; clk                                               ; clk         ; 10.000       ; -0.161     ; 6.488      ;
; 3.350  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~606  ; clk                                               ; clk         ; 10.000       ; -0.161     ; 6.488      ;
; 3.350  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~587  ; clk                                               ; clk         ; 10.000       ; -0.161     ; 6.488      ;
; 3.350  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~603  ; clk                                               ; clk         ; 10.000       ; -0.161     ; 6.488      ;
; 3.350  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~589  ; clk                                               ; clk         ; 10.000       ; -0.161     ; 6.488      ;
; 3.350  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~584  ; clk                                               ; clk         ; 10.000       ; -0.161     ; 6.488      ;
; 3.351  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][14]                    ; clk                                               ; clk         ; 10.000       ; -0.180     ; 6.468      ;
; 3.352  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~263  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[7]       ; clk                                               ; clk         ; 10.000       ; 0.047      ; 6.694      ;
; 3.353  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][14]                    ; clk                                               ; clk         ; 10.000       ; -0.180     ; 6.466      ;
; 3.354  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~781  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[13]      ; clk                                               ; clk         ; 10.000       ; 0.052      ; 6.697      ;
; 3.364  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~269  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[13]      ; clk                                               ; clk         ; 10.000       ; 0.052      ; 6.687      ;
; 3.371  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~185  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[25]      ; clk                                               ; clk         ; 10.000       ; 0.019      ; 6.647      ;
; 3.378  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][14]                   ; clk                                               ; clk         ; 10.000       ; -0.171     ; 6.450      ;
; 3.379  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][14]                   ; clk                                               ; clk         ; 10.000       ; -0.171     ; 6.449      ;
; 3.402  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~120  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[24]      ; clk                                               ; clk         ; 10.000       ; -0.002     ; 6.595      ;
; 3.414  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~491  ; clk                                               ; clk         ; 10.000       ; -0.168     ; 6.417      ;
; 3.430  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][10]                   ; clk                                               ; clk         ; 10.000       ; -0.171     ; 6.398      ;
; 3.431  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~336  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[16]      ; clk                                               ; clk         ; 10.000       ; 0.015      ; 6.583      ;
; 3.434  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][10]                   ; clk                                               ; clk         ; 10.000       ; -0.171     ; 6.394      ;
; 3.436  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~80   ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[16]      ; clk                                               ; clk         ; 10.000       ; 0.029      ; 6.592      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~956  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~930  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~953  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~954  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~958  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~959  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~928  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~929  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.438  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~932  ; clk                                               ; clk         ; 10.000       ; -0.164     ; 6.397      ;
; 3.441  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~272  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[16]      ; clk                                               ; clk         ; 10.000       ; 0.015      ; 6.573      ;
; 3.442  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~1793 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[1]       ; clk                                               ; clk         ; 10.000       ; 0.040      ; 6.597      ;
; 3.443  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][29]                   ; clk                                               ; clk         ; 10.000       ; -0.174     ; 6.382      ;
; 3.445  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB               ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][29]                   ; clk                                               ; clk         ; 10.000       ; -0.174     ; 6.380      ;
; 3.446  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~3288 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[24]      ; clk                                               ; clk         ; 10.000       ; -0.029     ; 6.524      ;
; 3.449  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[4]           ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~3037 ; clk                                               ; clk         ; 10.000       ; -0.149     ; 6.401      ;
; 3.453  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~3563 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[11]      ; clk                                               ; clk         ; 10.000       ; -0.009     ; 6.537      ;
; 3.454  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~797  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[29]      ; clk                                               ; clk         ; 10.000       ; 0.047      ; 6.592      ;
; 3.454  ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~3266 ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Read_Data_RAM_MEMWB[2]       ; clk                                               ; clk         ; 10.000       ; -0.029     ; 6.516      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.416      ;
; 0.188    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.415      ;
; 0.203    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.400      ;
; 0.207    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.396      ;
; 0.232    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.371      ;
; 0.246    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.357      ;
; 0.246    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.357      ;
; 0.246    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.357      ;
; 0.256    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 2.343      ;
; 0.269    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 2.330      ;
; 0.276    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 2.323      ;
; 0.277    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 2.322      ;
; 0.383    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.220      ;
; 0.390    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.213      ;
; 0.391    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.212      ;
; 0.392    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.211      ;
; 0.423    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.180      ;
; 0.483    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.120      ;
; 0.484    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.119      ;
; 0.499    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.104      ;
; 0.506    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.097      ;
; 0.515    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.088      ;
; 0.528    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.075      ;
; 0.535    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.068      ;
; 0.542    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.061      ;
; 0.542    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.061      ;
; 0.542    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.061      ;
; 0.543    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 2.056      ;
; 0.544    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 2.055      ;
; 0.544    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 2.055      ;
; 0.544    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 2.059      ;
; 0.546    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 2.053      ;
; 0.609    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 1.990      ;
; 0.610    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 1.989      ;
; 0.679    ; DFT_UART:DFT_UART1|data_tmp[2]         ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.926      ;
; 0.703    ; DFT_UART:DFT_UART1|data_tmp[28]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.902      ;
; 0.725    ; DFT_UART:DFT_UART1|data_tmp[3]         ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.880      ;
; 0.848    ; DFT_UART:DFT_UART1|data_tmp[7]         ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.757      ;
; 0.888    ; DFT_UART:DFT_UART1|data_tmp[1]         ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.715      ;
; 0.891    ; DFT_UART:DFT_UART1|data_tmp[15]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.568     ; 1.315      ;
; 0.891    ; DFT_UART:DFT_UART1|data_tmp[9]         ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.568     ; 1.315      ;
; 0.891    ; DFT_UART:DFT_UART1|data_tmp[14]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.568     ; 1.315      ;
; 0.892    ; DFT_UART:DFT_UART1|data_tmp[10]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.568     ; 1.314      ;
; 0.928    ; DFT_UART:DFT_UART1|data_tmp[12]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.568     ; 1.278      ;
; 0.980    ; DFT_UART:DFT_UART1|data_tmp[0]         ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.625      ;
; 0.988    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.615      ;
; 0.994    ; DFT_UART:DFT_UART1|data_tmp[27]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.609      ;
; 1.008    ; DFT_UART:DFT_UART1|data_tmp[17]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.597      ;
; 1.021    ; DFT_UART:DFT_UART1|data_tmp[8]         ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.568     ; 1.185      ;
; 1.023    ; DFT_UART:DFT_UART1|data_tmp[22]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.580      ;
; 1.043    ; DFT_UART:DFT_UART1|data_tmp[11]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.568     ; 1.163      ;
; 1.047    ; DFT_UART:DFT_UART1|data_tmp[13]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.568     ; 1.159      ;
; 1.051    ; DFT_UART:DFT_UART1|data_tmp[6]         ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.552      ;
; 1.052    ; DFT_UART:DFT_UART1|data_tmp[5]         ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.553      ;
; 1.076    ; DFT_UART:DFT_UART1|data_tmp[4]         ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.527      ;
; 1.079    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.524      ;
; 1.080    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.523      ;
; 1.086    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.517      ;
; 1.087    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.516      ;
; 1.132    ; DFT_UART:DFT_UART1|data_tmp[29]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.471      ;
; 1.149    ; DFT_UART:DFT_UART1|data_tmp[19]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.456      ;
; 1.165    ; DFT_UART:DFT_UART1|data_tmp[24]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.438      ;
; 1.171    ; DFT_UART:DFT_UART1|data_tmp[21]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.432      ;
; 1.195    ; DFT_UART:DFT_UART1|data_tmp[31]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.410      ;
; 1.203    ; DFT_UART:DFT_UART1|data_tmp[26]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.400      ;
; 1.223    ; DFT_UART:DFT_UART1|data_tmp[25]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.382      ;
; 1.228    ; DFT_UART:DFT_UART1|data_tmp[18]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.375      ;
; 1.251    ; DFT_UART:DFT_UART1|data_tmp[20]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.354      ;
; 1.254    ; DFT_UART:DFT_UART1|data_tmp[23]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.349      ;
; 1.284    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.319      ;
; 1.326    ; DFT_UART:DFT_UART1|data_tmp[16]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.277      ;
; 1.388    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.215      ;
; 1.389    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.214      ;
; 1.511    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.175     ; 1.088      ;
; 1.531    ; DFT_UART:DFT_UART1|data_tmp[30]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.169     ; 1.074      ;
; 1.547    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.171     ; 1.056      ;
; 8677.301 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 3.179      ;
; 8677.342 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 3.138      ;
; 8677.432 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.072     ; 3.050      ;
; 8677.619 ; uart_tx:UA_TX|r_Tx_Data[1]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 2.865      ;
; 8677.641 ; uart_tx:UA_TX|r_Tx_Data[4]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 2.843      ;
; 8677.675 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 2.809      ;
; 8677.815 ; uart_tx:UA_TX|r_Tx_Data[7]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 2.669      ;
; 8677.872 ; uart_tx:UA_TX|r_Tx_Data[0]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 2.612      ;
; 8677.927 ; uart_tx:UA_TX|r_Tx_Data[6]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 2.557      ;
; 8677.962 ; uart_tx:UA_TX|r_Tx_Data[5]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 2.522      ;
; 8678.299 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 2.181      ;
; 8678.316 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 2.164      ;
; 8678.333 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 2.147      ;
; 8678.402 ; uart_tx:UA_TX|r_Tx_Data[2]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 2.082      ;
; 8678.402 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 2.078      ;
; 8678.441 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 2.039      ;
; 8678.448 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 2.032      ;
; 8678.467 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 2.013      ;
; 8678.484 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 1.996      ;
; 8678.496 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 1.984      ;
; 8678.503 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 1.977      ;
; 8678.511 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 1.969      ;
; 8678.525 ; uart_tx:UA_TX|r_Tx_Data[3]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.070     ; 1.959      ;
; 8678.562 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.074     ; 1.918      ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.965   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.175     ; 1.674      ;
; 1.272   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.175     ; 1.367      ;
; 1.281   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.177     ; 1.356      ;
; 1.300   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.177     ; 1.337      ;
; 1.424   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.171     ; 1.219      ;
; 1.436   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.171     ; 1.207      ;
; 1.436   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.171     ; 1.207      ;
; 1.437   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.171     ; 1.206      ;
; 1.464   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.175     ; 1.175      ;
; 1.465   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.175     ; 1.174      ;
; 1.497   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.175     ; 1.142      ;
; 1.500   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.175     ; 1.139      ;
; 1.525   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.171     ; 1.118      ;
; 1.525   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.171     ; 1.118      ;
; 1.525   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.171     ; 1.118      ;
; 1.534   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.171     ; 1.109      ;
; 1.562   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.177     ; 1.075      ;
; 15.795  ; reg32:reg_32out|Read_Data[11]    ; DFT_UART:DFT_UART1|data_tmp[11]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.422     ; 1.722      ;
; 15.841  ; reg32:reg_32out|Read_Data[6]     ; DFT_UART:DFT_UART1|data_tmp[6]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.806     ; 1.292      ;
; 15.999  ; reg32:reg_32out|Read_Data[4]     ; DFT_UART:DFT_UART1|data_tmp[4]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.805     ; 1.135      ;
; 16.021  ; reg32:reg_32out|Read_Data[24]    ; DFT_UART:DFT_UART1|data_tmp[24]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.805     ; 1.113      ;
; 16.046  ; reg32:reg_32out|Read_Data[29]    ; DFT_UART:DFT_UART1|data_tmp[29]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.802     ; 1.091      ;
; 16.056  ; reg32:reg_32out|Read_Data[21]    ; DFT_UART:DFT_UART1|data_tmp[21]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.802     ; 1.081      ;
; 16.088  ; reg32:reg_32out|Read_Data[1]     ; DFT_UART:DFT_UART1|data_tmp[1]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.807     ; 1.044      ;
; 16.190  ; reg32:reg_32out|Read_Data[13]    ; DFT_UART:DFT_UART1|data_tmp[13]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.422     ; 1.327      ;
; 16.211  ; reg32:reg_32out|Read_Data[12]    ; DFT_UART:DFT_UART1|data_tmp[12]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.424     ; 1.304      ;
; 16.211  ; reg32:reg_32out|Read_Data[8]     ; DFT_UART:DFT_UART1|data_tmp[8]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.422     ; 1.306      ;
; 16.212  ; reg32:reg_32out|Read_Data[14]    ; DFT_UART:DFT_UART1|data_tmp[14]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.424     ; 1.303      ;
; 16.245  ; reg32:reg_32out|Read_Data[28]    ; DFT_UART:DFT_UART1|data_tmp[28]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.808     ; 0.886      ;
; 16.246  ; reg32:reg_32out|Read_Data[0]     ; DFT_UART:DFT_UART1|data_tmp[0]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.809     ; 0.884      ;
; 16.247  ; reg32:reg_32out|Read_Data[20]    ; DFT_UART:DFT_UART1|data_tmp[20]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.808     ; 0.884      ;
; 16.266  ; reg32:reg_32out|Read_Data[19]    ; DFT_UART:DFT_UART1|data_tmp[19]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.805     ; 0.868      ;
; 16.268  ; reg32:reg_32out|Read_Data[3]     ; DFT_UART:DFT_UART1|data_tmp[3]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.805     ; 0.866      ;
; 16.269  ; reg32:reg_32out|Read_Data[22]    ; DFT_UART:DFT_UART1|data_tmp[22]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.804     ; 0.866      ;
; 16.269  ; reg32:reg_32out|Read_Data[18]    ; DFT_UART:DFT_UART1|data_tmp[18]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.804     ; 0.866      ;
; 16.286  ; reg32:reg_32out|Read_Data[27]    ; DFT_UART:DFT_UART1|data_tmp[27]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.804     ; 0.849      ;
; 16.289  ; reg32:reg_32out|Read_Data[5]     ; DFT_UART:DFT_UART1|data_tmp[5]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.805     ; 0.845      ;
; 16.294  ; reg32:reg_32out|Read_Data[16]    ; DFT_UART:DFT_UART1|data_tmp[16]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.804     ; 0.841      ;
; 16.327  ; reg32:reg_32out|Read_Data[10]    ; DFT_UART:DFT_UART1|data_tmp[10]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.426     ; 1.186      ;
; 16.418  ; reg32:reg_32out|Read_Data[2]     ; DFT_UART:DFT_UART1|data_tmp[2]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.809     ; 0.712      ;
; 16.419  ; reg32:reg_32out|Read_Data[31]    ; DFT_UART:DFT_UART1|data_tmp[31]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.808     ; 0.712      ;
; 16.419  ; reg32:reg_32out|Read_Data[30]    ; DFT_UART:DFT_UART1|data_tmp[30]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.809     ; 0.711      ;
; 16.420  ; reg32:reg_32out|Read_Data[7]     ; DFT_UART:DFT_UART1|data_tmp[7]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.809     ; 0.710      ;
; 16.421  ; reg32:reg_32out|Read_Data[17]    ; DFT_UART:DFT_UART1|data_tmp[17]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.808     ; 0.710      ;
; 16.421  ; reg32:reg_32out|Read_Data[25]    ; DFT_UART:DFT_UART1|data_tmp[25]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.808     ; 0.710      ;
; 16.422  ; reg32:reg_32out|Read_Data[23]    ; DFT_UART:DFT_UART1|data_tmp[23]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.806     ; 0.711      ;
; 16.422  ; reg32:reg_32out|Read_Data[26]    ; DFT_UART:DFT_UART1|data_tmp[26]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.806     ; 0.711      ;
; 16.476  ; reg32:reg_32out|Read_Data[15]    ; DFT_UART:DFT_UART1|data_tmp[15]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.426     ; 1.037      ;
; 16.499  ; reg32:reg_32out|Read_Data[9]     ; DFT_UART:DFT_UART1|data_tmp[9]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.426     ; 1.014      ;
; 198.180 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 1.743      ;
; 198.247 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 1.680      ;
; 198.393 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 1.540      ;
; 198.468 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 1.459      ;
; 198.580 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.066     ; 1.353      ;
; 198.584 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.068     ; 1.347      ;
; 198.586 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.068     ; 1.345      ;
; 198.593 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 1.334      ;
; 198.616 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 1.307      ;
; 198.862 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.076     ; 1.061      ;
; 199.050 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.074     ; 0.875      ;
; 199.268 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 0.659      ;
; 199.268 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 0.659      ;
; 199.268 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 0.659      ;
; 199.268 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 0.659      ;
; 199.268 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 0.659      ;
; 199.268 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 0.659      ;
; 199.268 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 0.659      ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.354 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.581 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.822      ;
; 0.618 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.169      ; 1.018      ;
; 0.629 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.175      ; 1.035      ;
; 0.629 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.175      ; 1.035      ;
; 0.629 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.175      ; 1.035      ;
; 0.644 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.171      ; 1.046      ;
; 0.644 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.171      ; 1.046      ;
; 0.646 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.175      ; 1.052      ;
; 0.670 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.171      ; 1.072      ;
; 0.673 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.171      ; 1.075      ;
; 0.698 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.175      ; 1.104      ;
; 0.710 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.175      ; 1.116      ;
; 0.711 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.175      ; 1.117      ;
; 0.711 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.175      ; 1.117      ;
; 0.732 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.816 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.169      ; 1.216      ;
; 0.831 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.169      ; 1.231      ;
; 0.893 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.171      ; 1.295      ;
; 0.934 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.173      ;
; 0.987 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.234      ;
; 0.991 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.234      ;
; 0.993 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.240      ;
; 1.034 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.283      ;
; 1.057 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.061 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.171      ; 1.463      ;
; 1.199 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.448      ;
; 1.349 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.592      ;
; 1.380 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.619      ;
; 2.555 ; reg32:reg_32out|Read_Data[9]     ; DFT_UART:DFT_UART1|data_tmp[9]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.880     ; 0.956      ;
; 2.588 ; reg32:reg_32out|Read_Data[15]    ; DFT_UART:DFT_UART1|data_tmp[15]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.880     ; 0.989      ;
; 2.636 ; reg32:reg_32out|Read_Data[23]    ; DFT_UART:DFT_UART1|data_tmp[23]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 0.640      ;
; 2.636 ; reg32:reg_32out|Read_Data[25]    ; DFT_UART:DFT_UART1|data_tmp[25]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 0.639      ;
; 2.636 ; reg32:reg_32out|Read_Data[26]    ; DFT_UART:DFT_UART1|data_tmp[26]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 0.640      ;
; 2.637 ; reg32:reg_32out|Read_Data[31]    ; DFT_UART:DFT_UART1|data_tmp[31]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 0.640      ;
; 2.637 ; reg32:reg_32out|Read_Data[17]    ; DFT_UART:DFT_UART1|data_tmp[17]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 0.640      ;
; 2.638 ; reg32:reg_32out|Read_Data[7]     ; DFT_UART:DFT_UART1|data_tmp[7]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 0.640      ;
; 2.638 ; reg32:reg_32out|Read_Data[30]    ; DFT_UART:DFT_UART1|data_tmp[30]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 0.640      ;
; 2.638 ; reg32:reg_32out|Read_Data[2]     ; DFT_UART:DFT_UART1|data_tmp[2]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 0.640      ;
; 2.741 ; reg32:reg_32out|Read_Data[10]    ; DFT_UART:DFT_UART1|data_tmp[10]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.880     ; 1.142      ;
; 2.787 ; reg32:reg_32out|Read_Data[16]    ; DFT_UART:DFT_UART1|data_tmp[16]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 0.793      ;
; 2.788 ; reg32:reg_32out|Read_Data[20]    ; DFT_UART:DFT_UART1|data_tmp[20]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 0.791      ;
; 2.789 ; reg32:reg_32out|Read_Data[0]     ; DFT_UART:DFT_UART1|data_tmp[0]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 0.791      ;
; 2.790 ; reg32:reg_32out|Read_Data[5]     ; DFT_UART:DFT_UART1|data_tmp[5]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 0.796      ;
; 2.790 ; reg32:reg_32out|Read_Data[28]    ; DFT_UART:DFT_UART1|data_tmp[28]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 0.793      ;
; 2.795 ; reg32:reg_32out|Read_Data[27]    ; DFT_UART:DFT_UART1|data_tmp[27]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 0.801      ;
; 2.808 ; reg32:reg_32out|Read_Data[22]    ; DFT_UART:DFT_UART1|data_tmp[22]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 0.814      ;
; 2.808 ; reg32:reg_32out|Read_Data[18]    ; DFT_UART:DFT_UART1|data_tmp[18]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 0.814      ;
; 2.808 ; reg32:reg_32out|Read_Data[3]     ; DFT_UART:DFT_UART1|data_tmp[3]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 0.814      ;
; 2.810 ; reg32:reg_32out|Read_Data[19]    ; DFT_UART:DFT_UART1|data_tmp[19]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 0.816      ;
; 2.844 ; reg32:reg_32out|Read_Data[12]    ; DFT_UART:DFT_UART1|data_tmp[12]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.878     ; 1.247      ;
; 2.854 ; reg32:reg_32out|Read_Data[14]    ; DFT_UART:DFT_UART1|data_tmp[14]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.878     ; 1.257      ;
; 2.854 ; reg32:reg_32out|Read_Data[8]     ; DFT_UART:DFT_UART1|data_tmp[8]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 1.259      ;
; 2.875 ; reg32:reg_32out|Read_Data[13]    ; DFT_UART:DFT_UART1|data_tmp[13]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 1.280      ;
; 2.982 ; reg32:reg_32out|Read_Data[21]    ; DFT_UART:DFT_UART1|data_tmp[21]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 0.990      ;
; 2.985 ; reg32:reg_32out|Read_Data[29]    ; DFT_UART:DFT_UART1|data_tmp[29]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 0.993      ;
; 2.990 ; reg32:reg_32out|Read_Data[1]     ; DFT_UART:DFT_UART1|data_tmp[1]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 0.994      ;
; 3.038 ; reg32:reg_32out|Read_Data[24]    ; DFT_UART:DFT_UART1|data_tmp[24]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 1.043      ;
; 3.054 ; reg32:reg_32out|Read_Data[4]     ; DFT_UART:DFT_UART1|data_tmp[4]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 1.060      ;
; 3.200 ; reg32:reg_32out|Read_Data[11]    ; DFT_UART:DFT_UART1|data_tmp[11]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 1.605      ;
; 3.242 ; reg32:reg_32out|Read_Data[6]     ; DFT_UART:DFT_UART1|data_tmp[6]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 1.247      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.354 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UA_TX|r_Tx_Active              ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UA_TX|r_Bit_Index[2]           ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_tx:UA_TX|r_Tx_Done                ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_Byte[4]             ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_Byte[1]             ; uart_rx:UA_RX|r_Rx_Byte[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_Byte[0]             ; uart_rx:UA_RX|r_Rx_Byte[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_Byte[3]             ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_Byte[2]             ; uart_rx:UA_RX|r_Rx_Byte[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_Byte[5]             ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_Byte[7]             ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_Byte[6]             ; uart_rx:UA_RX|r_Rx_Byte[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Rx_DV                  ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.380 ; uart_rx:UA_RX|r_SM_Main.s_CLEANUP      ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.623      ;
; 0.395 ; uart_rx:UA_RX|r_Rx_Data_R              ; uart_rx:UA_RX|r_Rx_Data                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.406 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.649      ;
; 0.422 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.665      ;
; 0.437 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.680      ;
; 0.442 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.685      ;
; 0.443 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.686      ;
; 0.562 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.805      ;
; 0.570 ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; uart_rx:UA_RX|r_SM_Main.s_CLEANUP      ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.813      ;
; 0.574 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.817      ;
; 0.592 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.837      ;
; 0.602 ; uart_tx:UA_TX|r_Bit_Index[2]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.845      ;
; 0.632 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.635 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.878      ;
; 0.638 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.881      ;
; 0.640 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.883      ;
; 0.642 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.885      ;
; 0.644 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.645 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.646 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.889      ;
; 0.647 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.890      ;
; 0.648 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.891      ;
; 0.648 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.891      ;
; 0.649 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.892      ;
; 0.650 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.893      ;
; 0.651 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.894      ;
; 0.653 ; DFT_UART:DFT_UART1|data_tmp[30]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.177      ; 0.981      ;
; 0.653 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.896      ;
; 0.656 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 0.982      ;
; 0.657 ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.900      ;
; 0.660 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.903      ;
; 0.710 ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.171      ; 1.032      ;
; 0.734 ; uart_tx:UA_TX|o_Tx_Serial              ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.760 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.005      ;
; 0.795 ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.036      ;
; 0.800 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.041      ;
; 0.802 ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.047      ;
; 0.822 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.148      ;
; 0.823 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.149      ;
; 0.831 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.157      ;
; 0.842 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.087      ;
; 0.847 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.090      ;
; 0.853 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.094      ;
; 0.875 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.116      ;
; 0.878 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.119      ;
; 0.884 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.210      ;
; 0.887 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.213      ;
; 0.887 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.213      ;
; 0.887 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.213      ;
; 0.887 ; DFT_UART:DFT_UART1|data_tmp[16]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.174      ; 1.212      ;
; 0.922 ; DFT_UART:DFT_UART1|data_tmp[23]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.174      ; 1.247      ;
; 0.927 ; DFT_UART:DFT_UART1|data_tmp[20]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.177      ; 1.255      ;
; 0.930 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.173      ;
; 0.951 ; DFT_UART:DFT_UART1|data_tmp[18]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.174      ; 1.276      ;
; 0.959 ; DFT_UART:DFT_UART1|data_tmp[25]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.177      ; 1.287      ;
; 0.980 ; DFT_UART:DFT_UART1|data_tmp[31]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.177      ; 1.308      ;
; 0.981 ; DFT_UART:DFT_UART1|data_tmp[26]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.174      ; 1.306      ;
; 0.991 ; DFT_UART:DFT_UART1|data_tmp[24]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.174      ; 1.316      ;
; 0.994 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.237      ;
; 0.997 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.242      ;
; 1.006 ; DFT_UART:DFT_UART1|data_tmp[21]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.174      ; 1.331      ;
; 1.030 ; DFT_UART:DFT_UART1|data_tmp[19]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.177      ; 1.358      ;
; 1.042 ; DFT_UART:DFT_UART1|data_tmp[29]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.174      ; 1.367      ;
; 1.051 ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.292      ;
; 1.064 ; uart_tx:UA_TX|r_Bit_Index[2]           ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.307      ;
; 1.079 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.405      ;
; 1.080 ; DFT_UART:DFT_UART1|data_tmp[13]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; -0.206     ; 1.025      ;
; 1.082 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.408      ;
; 1.082 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.408      ;
; 1.083 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.409      ;
; 1.085 ; DFT_UART:DFT_UART1|data_tmp[11]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; -0.206     ; 1.030      ;
; 1.091 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.334      ;
; 1.095 ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.421      ;
; 1.095 ; DFT_UART:DFT_UART1|data_tmp[5]         ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.177      ; 1.423      ;
; 1.098 ; DFT_UART:DFT_UART1|data_tmp[4]         ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.424      ;
; 1.098 ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.424      ;
; 1.098 ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.424      ;
; 1.099 ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.425      ;
; 1.100 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.426      ;
; 1.101 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.175      ; 1.427      ;
; 1.102 ; DFT_UART:DFT_UART1|data_tmp[8]         ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; -0.206     ; 1.047      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[27]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[27]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[28]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[28] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[29]             ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[29]             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[1]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[1]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|branch_IDEX                      ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|branch_EXMEM                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[29]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[29]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[14]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[14]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[30]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[30] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[9]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[9]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[29]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[29] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[31]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[31] ; clk          ; clk         ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[0]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[0]              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[31]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[31]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.643      ;
; 0.403 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[21]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[21]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[19]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[19]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[28]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[28]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[6]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[6]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[24]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[24]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[5]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[5]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.647      ;
; 0.406 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[11]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[11]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.649      ;
; 0.415 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[1]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[1]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[21]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[21]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[30]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[30]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[4]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[4]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[31]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[31]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[19]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[19]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[22]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[22]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[25]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[25]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[15]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[15]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[10]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[10]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[18]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[18]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[28]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[28]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[28]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[11]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[11]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.663      ;
; 0.423 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[3]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[1]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.665      ;
; 0.426 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[4]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[2]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.668      ;
; 0.427 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[15]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.670      ;
; 0.430 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[23]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.673      ;
; 0.431 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[9]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.674      ;
; 0.436 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[10]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|mux_regWriteA3_EXMEM[4]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.679      ;
; 0.449 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[20]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[20] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.692      ;
; 0.507 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|jregister_IDEX                   ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|jregister_EXMEM                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.750      ;
; 0.509 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[25]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[25]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.752      ;
; 0.515 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[8]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[8]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.758      ;
; 0.515 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[29]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[29]                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.757      ;
; 0.516 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[14]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[14]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.516 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[6]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[6]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.517 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[16]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[16]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.517 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[31]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[31]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.526 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~83     ; reg32:reg_32out|Read_Data[19]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~77     ; reg32:reg_32out|Read_Data[13]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[20]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[20]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[28]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[28]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~67     ; reg32:reg_32out|Read_Data[3]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.771      ;
; 0.528 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~93     ; reg32:reg_32out|Read_Data[29]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[11]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[11]                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[4]     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[4]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[3]     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[3]  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.772      ;
; 0.535 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|jump_IDEX                        ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|jump_EXMEM                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.779      ;
; 0.543 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[5]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[5]              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.784      ;
; 0.548 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[22]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[22]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[11]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[11]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[26]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[26]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[29]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[29]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[20]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[20]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[4]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[4]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[30]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[30]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[24]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[24]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[13]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[13]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[16]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[16]          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[10]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[10]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[30]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[30]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[3]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[3]           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[17]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[17]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[2]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[5]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[5]           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[7]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[7]           ; clk          ; clk         ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[6]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[28]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[15]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[15]          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.793      ;
; 0.555 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[28]       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.796      ;
; 0.555 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[27]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[27]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.797      ;
; 0.558 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[3]           ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[5]     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.800      ;
; 0.558 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[26]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[26]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.800      ;
; 0.561 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[9]             ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[9]             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.804      ;
; 0.561 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[8]              ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[8]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.804      ;
; 0.562 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[13]             ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[13]             ; clk          ; clk         ; 0.000        ; 0.070      ; 0.803      ;
; 0.565 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[13]            ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[13]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.808      ;
; 0.565 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[6]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[6]              ; clk          ; clk         ; 0.000        ; 0.070      ; 0.806      ;
; 0.567 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[31]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM[31]         ; clk          ; clk         ; 0.000        ; 0.099      ; 0.837      ;
; 0.569 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM[0]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[0]           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[18] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[16]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.813      ;
; 0.573 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[26]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[26]       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.814      ;
; 0.575 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[5]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[3]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.817      ;
; 0.576 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[29]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[29]       ; clk          ; clk         ; 0.000        ; 0.070      ; 0.817      ;
; 0.577 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[2]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[0]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.819      ;
; 0.581 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[19] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[17]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[17]            ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[17]            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[20] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[18]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[14] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[12]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.827      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 70
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 21.776 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; -1.616 ; -12.299       ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 1.367  ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 1.846  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.182 ; 0.000         ;
; clk                                               ; 0.184 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; clk                                               ; 9.393    ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 99.780   ; 0.000         ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 4340.056 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                                ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.616 ; uart_rx:UA_RX|r_Rx_Byte[1]                                                    ; reg8_rx:reg8_rx_1|Read_Data[1]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.537      ;
; -1.616 ; uart_rx:UA_RX|r_Rx_Byte[5]                                                    ; reg8_rx:reg8_rx_1|Read_Data[5]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.537      ;
; -1.590 ; uart_rx:UA_RX|r_Rx_Byte[4]                                                    ; reg8_rx:reg8_rx_1|Read_Data[4]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.511      ;
; -1.526 ; uart_rx:UA_RX|r_Rx_Byte[3]                                                    ; reg8_rx:reg8_rx_1|Read_Data[3]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.445      ; 3.443      ;
; -1.524 ; uart_rx:UA_RX|r_Rx_Byte[0]                                                    ; reg8_rx:reg8_rx_1|Read_Data[0]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.445      ;
; -1.516 ; uart_rx:UA_RX|r_Rx_Byte[7]                                                    ; reg8_rx:reg8_rx_1|Read_Data[7]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.437      ;
; -1.489 ; uart_rx:UA_RX|r_Rx_Byte[6]                                                    ; reg8_rx:reg8_rx_1|Read_Data[6]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.410      ;
; -1.422 ; uart_rx:UA_RX|r_Rx_Byte[2]                                                    ; reg8_rx:reg8_rx_1|Read_Data[2]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.343      ;
; -1.362 ; uart_rx:UA_RX|r_Rx_DV                                                         ; reg8_rx:reg8_rx_1|Read_Data[4]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.283      ;
; -1.362 ; uart_rx:UA_RX|r_Rx_DV                                                         ; reg8_rx:reg8_rx_1|Read_Data[1]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.283      ;
; -1.362 ; uart_rx:UA_RX|r_Rx_DV                                                         ; reg8_rx:reg8_rx_1|Read_Data[0]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.283      ;
; -1.362 ; uart_rx:UA_RX|r_Rx_DV                                                         ; reg8_rx:reg8_rx_1|Read_Data[3]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.283      ;
; -1.362 ; uart_rx:UA_RX|r_Rx_DV                                                         ; reg8_rx:reg8_rx_1|Read_Data[2]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.283      ;
; -1.362 ; uart_rx:UA_RX|r_Rx_DV                                                         ; reg8_rx:reg8_rx_1|Read_Data[5]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.283      ;
; -1.362 ; uart_rx:UA_RX|r_Rx_DV                                                         ; reg8_rx:reg8_rx_1|Read_Data[7]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.283      ;
; -1.362 ; uart_rx:UA_RX|r_Rx_DV                                                         ; reg8_rx:reg8_rx_1|Read_Data[6]                                                         ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk         ; 0.575        ; 1.449      ; 3.283      ;
; 5.477  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[14][21]                  ; clk                                               ; clk         ; 10.000       ; -0.464     ; 4.046      ;
; 5.478  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[12][21]                  ; clk                                               ; clk         ; 10.000       ; -0.464     ; 4.045      ;
; 5.585  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][21]                   ; clk                                               ; clk         ; 10.000       ; -0.457     ; 3.945      ;
; 5.587  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][21]                   ; clk                                               ; clk         ; 10.000       ; -0.457     ; 3.943      ;
; 5.662  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][11]                  ; clk                                               ; clk         ; 10.000       ; -0.464     ; 3.861      ;
; 5.664  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][11]                  ; clk                                               ; clk         ; 10.000       ; -0.464     ; 3.859      ;
; 5.680  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][11]                  ; clk                                               ; clk         ; 10.000       ; -0.466     ; 3.841      ;
; 5.680  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][11]                  ; clk                                               ; clk         ; 10.000       ; -0.466     ; 3.841      ;
; 5.693  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[19][21]                  ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.823      ;
; 5.698  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[27][21]                  ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.818      ;
; 5.705  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~820 ; clk                                               ; clk         ; 10.000       ; -0.490     ; 3.792      ;
; 5.705  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~818 ; clk                                               ; clk         ; 10.000       ; -0.490     ; 3.792      ;
; 5.705  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~823 ; clk                                               ; clk         ; 10.000       ; -0.490     ; 3.792      ;
; 5.705  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~822 ; clk                                               ; clk         ; 10.000       ; -0.490     ; 3.792      ;
; 5.705  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~814 ; clk                                               ; clk         ; 10.000       ; -0.490     ; 3.792      ;
; 5.705  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~821 ; clk                                               ; clk         ; 10.000       ; -0.490     ; 3.792      ;
; 5.705  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~819 ; clk                                               ; clk         ; 10.000       ; -0.490     ; 3.792      ;
; 5.705  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~824 ; clk                                               ; clk         ; 10.000       ; -0.490     ; 3.792      ;
; 5.706  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[23][21]                  ; clk                                               ; clk         ; 10.000       ; -0.461     ; 3.820      ;
; 5.707  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[31][21]                  ; clk                                               ; clk         ; 10.000       ; -0.461     ; 3.819      ;
; 5.713  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][4]                   ; clk                                               ; clk         ; 10.000       ; -0.459     ; 3.815      ;
; 5.714  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][4]                   ; clk                                               ; clk         ; 10.000       ; -0.459     ; 3.814      ;
; 5.727  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~441 ; clk                                               ; clk         ; 10.000       ; -0.518     ; 3.742      ;
; 5.736  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][29]                  ; clk                                               ; clk         ; 10.000       ; -0.466     ; 3.785      ;
; 5.737  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][29]                  ; clk                                               ; clk         ; 10.000       ; -0.466     ; 3.784      ;
; 5.741  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][11]                  ; clk                                               ; clk         ; 10.000       ; -0.464     ; 3.782      ;
; 5.742  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][11]                  ; clk                                               ; clk         ; 10.000       ; -0.464     ; 3.781      ;
; 5.745  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][11]                  ; clk                                               ; clk         ; 10.000       ; -0.463     ; 3.779      ;
; 5.748  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][11]                  ; clk                                               ; clk         ; 10.000       ; -0.463     ; 3.776      ;
; 5.752  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][21]                  ; clk                                               ; clk         ; 10.000       ; -0.462     ; 3.773      ;
; 5.752  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][21]                  ; clk                                               ; clk         ; 10.000       ; -0.462     ; 3.773      ;
; 5.757  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[5][14]                   ; clk                                               ; clk         ; 10.000       ; -0.468     ; 3.762      ;
; 5.759  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][14]                   ; clk                                               ; clk         ; 10.000       ; -0.468     ; 3.760      ;
; 5.776  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][14]                  ; clk                                               ; clk         ; 10.000       ; -0.463     ; 3.748      ;
; 5.777  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][14]                  ; clk                                               ; clk         ; 10.000       ; -0.463     ; 3.747      ;
; 5.778  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][10]                  ; clk                                               ; clk         ; 10.000       ; -0.463     ; 3.746      ;
; 5.782  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][10]                  ; clk                                               ; clk         ; 10.000       ; -0.463     ; 3.742      ;
; 5.791  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~359 ; clk                                               ; clk         ; 10.000       ; -0.470     ; 3.726      ;
; 5.800  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][11]                   ; clk                                               ; clk         ; 10.000       ; -0.466     ; 3.721      ;
; 5.800  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[0][11]                   ; clk                                               ; clk         ; 10.000       ; -0.466     ; 3.721      ;
; 5.810  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[29][29]                  ; clk                                               ; clk         ; 10.000       ; -0.465     ; 3.712      ;
; 5.813  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[25][29]                  ; clk                                               ; clk         ; 10.000       ; -0.465     ; 3.709      ;
; 5.823  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~441 ; clk                                               ; clk         ; 10.000       ; -0.522     ; 3.642      ;
; 5.824  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[13][21]                  ; clk                                               ; clk         ; 10.000       ; -0.455     ; 3.708      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~956 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~930 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~953 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~954 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~958 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~959 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~928 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~929 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.832  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~932 ; clk                                               ; clk         ; 10.000       ; -0.471     ; 3.684      ;
; 5.839  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[8][21]                   ; clk                                               ; clk         ; 10.000       ; -0.459     ; 3.689      ;
; 5.840  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[10][21]                  ; clk                                               ; clk         ; 10.000       ; -0.459     ; 3.688      ;
; 5.840  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][7]                   ; clk                                               ; clk         ; 10.000       ; -0.464     ; 3.683      ;
; 5.842  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][14]                  ; clk                                               ; clk         ; 10.000       ; -0.460     ; 3.685      ;
; 5.843  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][14]                  ; clk                                               ; clk         ; 10.000       ; -0.460     ; 3.684      ;
; 5.843  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][7]                   ; clk                                               ; clk         ; 10.000       ; -0.464     ; 3.680      ;
; 5.845  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~583 ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.673      ;
; 5.845  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~581 ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.673      ;
; 5.845  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~605 ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.673      ;
; 5.845  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~606 ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.673      ;
; 5.845  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~587 ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.673      ;
; 5.845  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~603 ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.673      ;
; 5.845  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~589 ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.673      ;
; 5.845  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[6] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~584 ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.673      ;
; 5.850  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][21]                   ; clk                                               ; clk         ; 10.000       ; -0.458     ; 3.679      ;
; 5.850  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[3][21]                   ; clk                                               ; clk         ; 10.000       ; -0.460     ; 3.677      ;
; 5.850  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[1][21]                   ; clk                                               ; clk         ; 10.000       ; -0.460     ; 3.677      ;
; 5.851  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][21]                   ; clk                                               ; clk         ; 10.000       ; -0.458     ; 3.678      ;
; 5.866  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[4][4]                    ; clk                                               ; clk         ; 10.000       ; -0.468     ; 3.653      ;
; 5.867  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~940 ; clk                                               ; clk         ; 10.000       ; -0.438     ; 3.682      ;
; 5.867  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[7][4]                    ; clk                                               ; clk         ; 10.000       ; -0.468     ; 3.652      ;
; 5.882  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[17][29]                  ; clk                                               ; clk         ; 10.000       ; -0.467     ; 3.638      ;
; 5.883  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[21][29]                  ; clk                                               ; clk         ; 10.000       ; -0.467     ; 3.637      ;
; 5.887  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][7]                   ; clk                                               ; clk         ; 10.000       ; -0.463     ; 3.637      ;
; 5.887  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][7]                   ; clk                                               ; clk         ; 10.000       ; -0.463     ; 3.637      ;
; 5.893  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[26][10]                  ; clk                                               ; clk         ; 10.000       ; -0.466     ; 3.628      ;
; 5.893  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[30][10]                  ; clk                                               ; clk         ; 10.000       ; -0.466     ; 3.628      ;
; 5.896  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[6][4]                    ; clk                                               ; clk         ; 10.000       ; -0.469     ; 3.622      ;
; 5.903  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[22][21]                  ; clk                                               ; clk         ; 10.000       ; -0.462     ; 3.622      ;
; 5.903  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|MemtoReg_MEMWB     ; MIPS_arch_pipeline:MIPS_arch1|register_file:reg_file|register[18][21]                  ; clk                                               ; clk         ; 10.000       ; -0.462     ; 3.622      ;
; 5.905  ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[2] ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~357 ; clk                                               ; clk         ; 10.000       ; -0.465     ; 3.617      ;
+--------+-------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.367    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.292      ;
; 1.371    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.284      ;
; 1.373    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.282      ;
; 1.374    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.285      ;
; 1.378    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.281      ;
; 1.379    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.280      ;
; 1.383    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.272      ;
; 1.387    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.272      ;
; 1.401    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.254      ;
; 1.441    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.218      ;
; 1.441    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.218      ;
; 1.441    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.218      ;
; 1.469    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.190      ;
; 1.475    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.184      ;
; 1.476    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.183      ;
; 1.478    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.181      ;
; 1.489    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.170      ;
; 1.539    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.120      ;
; 1.539    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.120      ;
; 1.540    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.119      ;
; 1.541    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.114      ;
; 1.542    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.113      ;
; 1.542    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.113      ;
; 1.545    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.110      ;
; 1.546    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.113      ;
; 1.549    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.110      ;
; 1.556    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.103      ;
; 1.559    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.100      ;
; 1.564    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.095      ;
; 1.590    ; DFT_UART:DFT_UART1|data_tmp[28]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 1.071      ;
; 1.597    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.058      ;
; 1.598    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 1.057      ;
; 1.613    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.046      ;
; 1.613    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.046      ;
; 1.613    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 1.046      ;
; 1.640    ; DFT_UART:DFT_UART1|data_tmp[2]         ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 1.021      ;
; 1.652    ; DFT_UART:DFT_UART1|data_tmp[3]         ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 1.009      ;
; 1.727    ; DFT_UART:DFT_UART1|data_tmp[7]         ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.934      ;
; 1.740    ; DFT_UART:DFT_UART1|data_tmp[1]         ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.919      ;
; 1.755    ; DFT_UART:DFT_UART1|data_tmp[27]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.904      ;
; 1.762    ; DFT_UART:DFT_UART1|data_tmp[14]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.306     ; 0.694      ;
; 1.762    ; DFT_UART:DFT_UART1|data_tmp[15]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.306     ; 0.694      ;
; 1.762    ; DFT_UART:DFT_UART1|data_tmp[9]         ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.306     ; 0.694      ;
; 1.763    ; DFT_UART:DFT_UART1|data_tmp[10]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.306     ; 0.693      ;
; 1.772    ; DFT_UART:DFT_UART1|data_tmp[17]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.889      ;
; 1.773    ; DFT_UART:DFT_UART1|data_tmp[22]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.886      ;
; 1.779    ; DFT_UART:DFT_UART1|data_tmp[12]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.306     ; 0.677      ;
; 1.806    ; DFT_UART:DFT_UART1|data_tmp[0]         ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.855      ;
; 1.820    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.839      ;
; 1.822    ; DFT_UART:DFT_UART1|data_tmp[6]         ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.837      ;
; 1.832    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.827      ;
; 1.833    ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.826      ;
; 1.837    ; DFT_UART:DFT_UART1|data_tmp[5]         ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.824      ;
; 1.837    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.822      ;
; 1.838    ; DFT_UART:DFT_UART1|data_tmp[4]         ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.821      ;
; 1.838    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.821      ;
; 1.840    ; DFT_UART:DFT_UART1|data_tmp[8]         ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.306     ; 0.616      ;
; 1.849    ; DFT_UART:DFT_UART1|data_tmp[11]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.306     ; 0.607      ;
; 1.853    ; DFT_UART:DFT_UART1|data_tmp[13]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.306     ; 0.603      ;
; 1.855    ; DFT_UART:DFT_UART1|data_tmp[29]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.804      ;
; 1.858    ; DFT_UART:DFT_UART1|data_tmp[24]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.801      ;
; 1.862    ; DFT_UART:DFT_UART1|data_tmp[21]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.797      ;
; 1.862    ; DFT_UART:DFT_UART1|data_tmp[19]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.799      ;
; 1.867    ; DFT_UART:DFT_UART1|data_tmp[31]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.794      ;
; 1.876    ; DFT_UART:DFT_UART1|data_tmp[26]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.783      ;
; 1.883    ; DFT_UART:DFT_UART1|data_tmp[25]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.778      ;
; 1.891    ; DFT_UART:DFT_UART1|data_tmp[18]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.768      ;
; 1.898    ; DFT_UART:DFT_UART1|data_tmp[20]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.763      ;
; 1.904    ; DFT_UART:DFT_UART1|data_tmp[23]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.755      ;
; 1.953    ; DFT_UART:DFT_UART1|data_tmp[16]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.706      ;
; 1.992    ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.667      ;
; 2.001    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.658      ;
; 2.002    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.657      ;
; 2.067    ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.107     ; 0.588      ;
; 2.087    ; DFT_UART:DFT_UART1|data_tmp[30]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.101     ; 0.574      ;
; 2.087    ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 2.775        ; -0.103     ; 0.572      ;
; 8678.759 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.740      ;
; 8678.807 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.692      ;
; 8678.864 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.041     ; 1.637      ;
; 8678.979 ; uart_tx:UA_TX|r_Tx_Data[4]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.524      ;
; 8678.980 ; uart_tx:UA_TX|r_Tx_Data[1]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.523      ;
; 8678.985 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.518      ;
; 8679.056 ; uart_tx:UA_TX|r_Tx_Data[7]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.447      ;
; 8679.115 ; uart_tx:UA_TX|r_Tx_Data[0]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.388      ;
; 8679.132 ; uart_tx:UA_TX|r_Tx_Data[6]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.371      ;
; 8679.136 ; uart_tx:UA_TX|r_Tx_Data[5]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.367      ;
; 8679.331 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.168      ;
; 8679.359 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.140      ;
; 8679.361 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.138      ;
; 8679.367 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.132      ;
; 8679.371 ; uart_tx:UA_TX|r_Tx_Data[2]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.132      ;
; 8679.373 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.126      ;
; 8679.373 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.126      ;
; 8679.384 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.115      ;
; 8679.386 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.113      ;
; 8679.388 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.111      ;
; 8679.400 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.099      ;
; 8679.422 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.077      ;
; 8679.440 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.043     ; 1.059      ;
; 8679.441 ; uart_tx:UA_TX|r_Tx_Data[3]             ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 8680.555     ; -0.039     ; 1.062      ;
+----------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.846   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.107     ; 0.849      ;
; 1.952   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.109     ; 0.741      ;
; 1.958   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.107     ; 0.737      ;
; 1.968   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.109     ; 0.725      ;
; 2.033   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.103     ; 0.666      ;
; 2.042   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.103     ; 0.657      ;
; 2.043   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.103     ; 0.656      ;
; 2.043   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.103     ; 0.656      ;
; 2.060   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.107     ; 0.635      ;
; 2.060   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.107     ; 0.635      ;
; 2.079   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.107     ; 0.616      ;
; 2.082   ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.107     ; 0.613      ;
; 2.092   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.103     ; 0.607      ;
; 2.092   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.103     ; 0.607      ;
; 2.092   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.103     ; 0.607      ;
; 2.096   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.103     ; 0.603      ;
; 2.109   ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 2.815        ; -0.109     ; 0.584      ;
; 17.437  ; reg32:reg_32out|Read_Data[11]    ; DFT_UART:DFT_UART1|data_tmp[11]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.568     ; 0.922      ;
; 17.466  ; reg32:reg_32out|Read_Data[6]     ; DFT_UART:DFT_UART1|data_tmp[6]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.766     ; 0.695      ;
; 17.533  ; reg32:reg_32out|Read_Data[4]     ; DFT_UART:DFT_UART1|data_tmp[4]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.766     ; 0.628      ;
; 17.545  ; reg32:reg_32out|Read_Data[24]    ; DFT_UART:DFT_UART1|data_tmp[24]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.766     ; 0.616      ;
; 17.584  ; reg32:reg_32out|Read_Data[29]    ; DFT_UART:DFT_UART1|data_tmp[29]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.763     ; 0.580      ;
; 17.585  ; reg32:reg_32out|Read_Data[21]    ; DFT_UART:DFT_UART1|data_tmp[21]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.763     ; 0.579      ;
; 17.621  ; reg32:reg_32out|Read_Data[1]     ; DFT_UART:DFT_UART1|data_tmp[1]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.765     ; 0.541      ;
; 17.645  ; reg32:reg_32out|Read_Data[13]    ; DFT_UART:DFT_UART1|data_tmp[13]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.568     ; 0.714      ;
; 17.656  ; reg32:reg_32out|Read_Data[14]    ; DFT_UART:DFT_UART1|data_tmp[14]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.571     ; 0.700      ;
; 17.656  ; reg32:reg_32out|Read_Data[8]     ; DFT_UART:DFT_UART1|data_tmp[8]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.568     ; 0.703      ;
; 17.657  ; reg32:reg_32out|Read_Data[12]    ; DFT_UART:DFT_UART1|data_tmp[12]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.571     ; 0.699      ;
; 17.692  ; reg32:reg_32out|Read_Data[19]    ; DFT_UART:DFT_UART1|data_tmp[19]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.765     ; 0.470      ;
; 17.693  ; reg32:reg_32out|Read_Data[22]    ; DFT_UART:DFT_UART1|data_tmp[22]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.766     ; 0.468      ;
; 17.694  ; reg32:reg_32out|Read_Data[18]    ; DFT_UART:DFT_UART1|data_tmp[18]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.766     ; 0.467      ;
; 17.694  ; reg32:reg_32out|Read_Data[3]     ; DFT_UART:DFT_UART1|data_tmp[3]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.765     ; 0.468      ;
; 17.700  ; reg32:reg_32out|Read_Data[27]    ; DFT_UART:DFT_UART1|data_tmp[27]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.766     ; 0.461      ;
; 17.705  ; reg32:reg_32out|Read_Data[5]     ; DFT_UART:DFT_UART1|data_tmp[5]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.765     ; 0.457      ;
; 17.707  ; reg32:reg_32out|Read_Data[16]    ; DFT_UART:DFT_UART1|data_tmp[16]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.766     ; 0.454      ;
; 17.719  ; reg32:reg_32out|Read_Data[28]    ; DFT_UART:DFT_UART1|data_tmp[28]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.768     ; 0.440      ;
; 17.722  ; reg32:reg_32out|Read_Data[20]    ; DFT_UART:DFT_UART1|data_tmp[20]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.768     ; 0.437      ;
; 17.723  ; reg32:reg_32out|Read_Data[0]     ; DFT_UART:DFT_UART1|data_tmp[0]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.767     ; 0.437      ;
; 17.735  ; reg32:reg_32out|Read_Data[10]    ; DFT_UART:DFT_UART1|data_tmp[10]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.570     ; 0.622      ;
; 17.785  ; reg32:reg_32out|Read_Data[31]    ; DFT_UART:DFT_UART1|data_tmp[31]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.768     ; 0.374      ;
; 17.785  ; reg32:reg_32out|Read_Data[26]    ; DFT_UART:DFT_UART1|data_tmp[26]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.768     ; 0.374      ;
; 17.786  ; reg32:reg_32out|Read_Data[23]    ; DFT_UART:DFT_UART1|data_tmp[23]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.768     ; 0.373      ;
; 17.786  ; reg32:reg_32out|Read_Data[30]    ; DFT_UART:DFT_UART1|data_tmp[30]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.767     ; 0.374      ;
; 17.786  ; reg32:reg_32out|Read_Data[17]    ; DFT_UART:DFT_UART1|data_tmp[17]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.768     ; 0.373      ;
; 17.786  ; reg32:reg_32out|Read_Data[2]     ; DFT_UART:DFT_UART1|data_tmp[2]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.767     ; 0.374      ;
; 17.787  ; reg32:reg_32out|Read_Data[7]     ; DFT_UART:DFT_UART1|data_tmp[7]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.767     ; 0.373      ;
; 17.787  ; reg32:reg_32out|Read_Data[25]    ; DFT_UART:DFT_UART1|data_tmp[25]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.768     ; 0.372      ;
; 17.822  ; reg32:reg_32out|Read_Data[15]    ; DFT_UART:DFT_UART1|data_tmp[15]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.570     ; 0.535      ;
; 17.837  ; reg32:reg_32out|Read_Data[9]     ; DFT_UART:DFT_UART1|data_tmp[9]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.570     ; 0.520      ;
; 199.013 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.045     ; 0.929      ;
; 199.031 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.915      ;
; 199.151 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 0.801      ;
; 199.169 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.777      ;
; 199.206 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 0.746      ;
; 199.214 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 0.736      ;
; 199.218 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.728      ;
; 199.221 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 0.729      ;
; 199.246 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.045     ; 0.696      ;
; 199.377 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.045     ; 0.565      ;
; 199.474 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.043     ; 0.470      ;
; 199.596 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.350      ;
; 199.596 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.350      ;
; 199.596 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.350      ;
; 199.596 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.350      ;
; 199.596 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.350      ;
; 199.596 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.350      ;
; 199.596 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.041     ; 0.350      ;
+---------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.182 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.260 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE    ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.505      ;
; 0.265 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.107      ; 0.516      ;
; 0.265 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.107      ; 0.516      ;
; 0.265 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.107      ; 0.516      ;
; 0.269 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.107      ; 0.520      ;
; 0.269 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.103      ; 0.516      ;
; 0.270 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.103      ; 0.517      ;
; 0.275 ; DFT_UART:DFT_UART1|state.COUNT0  ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.398      ;
; 0.284 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.103      ; 0.531      ;
; 0.286 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.103      ; 0.533      ;
; 0.302 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.107      ; 0.553      ;
; 0.303 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.107      ; 0.554      ;
; 0.304 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.107      ; 0.555      ;
; 0.304 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.107      ; 0.555      ;
; 0.358 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.603      ;
; 0.361 ; DFT_UART:DFT_UART1|state.IDLE_C2 ; DFT_UART:DFT_UART1|state.COUNT1  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.368 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.IDLE_C0 ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.101      ; 0.613      ;
; 0.381 ; uart_tx:UA_TX|r_Tx_Done          ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.103      ; 0.628      ;
; 0.474 ; DFT_UART:DFT_UART1|state.IDLE_C1 ; DFT_UART:DFT_UART1|state.COUNT0  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.485 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.IDLE_C2 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.614      ;
; 0.485 ; DFT_UART:DFT_UART1|state.COUNT1  ; DFT_UART:DFT_UART1|state.IDLE_C1 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.614      ;
; 0.487 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.IDLE_C3 ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.612      ;
; 0.493 ; DFT_UART:DFT_UART1|state.IDLE_C0 ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.624      ;
; 0.521 ; uart_tx:UA_TX|r_Tx_Active        ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.040        ; 0.103      ; 0.768      ;
; 0.525 ; DFT_UART:DFT_UART1|state.COUNT3  ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.650      ;
; 0.603 ; DFT_UART:DFT_UART1|state.IDLE    ; DFT_UART:DFT_UART1|state.COUNT3  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.734      ;
; 0.646 ; DFT_UART:DFT_UART1|state.COUNT2  ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.771      ;
; 0.675 ; DFT_UART:DFT_UART1|state.IDLE_C3 ; DFT_UART:DFT_UART1|state.COUNT2  ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.796      ;
; 1.505 ; reg32:reg_32out|Read_Data[9]     ; DFT_UART:DFT_UART1|data_tmp[9]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 0.456      ;
; 1.517 ; reg32:reg_32out|Read_Data[15]    ; DFT_UART:DFT_UART1|data_tmp[15]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 0.468      ;
; 1.568 ; reg32:reg_32out|Read_Data[7]     ; DFT_UART:DFT_UART1|data_tmp[7]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 0.314      ;
; 1.569 ; reg32:reg_32out|Read_Data[23]    ; DFT_UART:DFT_UART1|data_tmp[23]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 0.314      ;
; 1.569 ; reg32:reg_32out|Read_Data[30]    ; DFT_UART:DFT_UART1|data_tmp[30]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 0.315      ;
; 1.569 ; reg32:reg_32out|Read_Data[2]     ; DFT_UART:DFT_UART1|data_tmp[2]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 0.315      ;
; 1.570 ; reg32:reg_32out|Read_Data[17]    ; DFT_UART:DFT_UART1|data_tmp[17]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 0.314      ;
; 1.570 ; reg32:reg_32out|Read_Data[25]    ; DFT_UART:DFT_UART1|data_tmp[25]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 0.314      ;
; 1.570 ; reg32:reg_32out|Read_Data[26]    ; DFT_UART:DFT_UART1|data_tmp[26]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 0.315      ;
; 1.571 ; reg32:reg_32out|Read_Data[31]    ; DFT_UART:DFT_UART1|data_tmp[31]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 0.315      ;
; 1.597 ; reg32:reg_32out|Read_Data[10]    ; DFT_UART:DFT_UART1|data_tmp[10]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 0.548      ;
; 1.635 ; reg32:reg_32out|Read_Data[16]    ; DFT_UART:DFT_UART1|data_tmp[16]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 0.382      ;
; 1.637 ; reg32:reg_32out|Read_Data[5]     ; DFT_UART:DFT_UART1|data_tmp[5]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 0.384      ;
; 1.641 ; reg32:reg_32out|Read_Data[0]     ; DFT_UART:DFT_UART1|data_tmp[0]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 0.387      ;
; 1.641 ; reg32:reg_32out|Read_Data[27]    ; DFT_UART:DFT_UART1|data_tmp[27]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 0.388      ;
; 1.643 ; reg32:reg_32out|Read_Data[20]    ; DFT_UART:DFT_UART1|data_tmp[20]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 0.387      ;
; 1.645 ; reg32:reg_32out|Read_Data[28]    ; DFT_UART:DFT_UART1|data_tmp[28]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 0.389      ;
; 1.645 ; reg32:reg_32out|Read_Data[22]    ; DFT_UART:DFT_UART1|data_tmp[22]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 0.392      ;
; 1.645 ; reg32:reg_32out|Read_Data[18]    ; DFT_UART:DFT_UART1|data_tmp[18]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 0.392      ;
; 1.645 ; reg32:reg_32out|Read_Data[3]     ; DFT_UART:DFT_UART1|data_tmp[3]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 0.392      ;
; 1.646 ; reg32:reg_32out|Read_Data[19]    ; DFT_UART:DFT_UART1|data_tmp[19]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 0.393      ;
; 1.654 ; reg32:reg_32out|Read_Data[12]    ; DFT_UART:DFT_UART1|data_tmp[12]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 0.604      ;
; 1.657 ; reg32:reg_32out|Read_Data[14]    ; DFT_UART:DFT_UART1|data_tmp[14]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 0.607      ;
; 1.658 ; reg32:reg_32out|Read_Data[8]     ; DFT_UART:DFT_UART1|data_tmp[8]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 0.610      ;
; 1.664 ; reg32:reg_32out|Read_Data[13]    ; DFT_UART:DFT_UART1|data_tmp[13]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 0.616      ;
; 1.724 ; reg32:reg_32out|Read_Data[1]     ; DFT_UART:DFT_UART1|data_tmp[1]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.446     ; 0.472      ;
; 1.741 ; reg32:reg_32out|Read_Data[21]    ; DFT_UART:DFT_UART1|data_tmp[21]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 0.490      ;
; 1.743 ; reg32:reg_32out|Read_Data[29]    ; DFT_UART:DFT_UART1|data_tmp[29]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 0.492      ;
; 1.775 ; reg32:reg_32out|Read_Data[24]    ; DFT_UART:DFT_UART1|data_tmp[24]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 0.521      ;
; 1.780 ; reg32:reg_32out|Read_Data[4]     ; DFT_UART:DFT_UART1|data_tmp[4]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.447     ; 0.527      ;
; 1.855 ; reg32:reg_32out|Read_Data[11]    ; DFT_UART:DFT_UART1|data_tmp[11]  ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 0.807      ;
; 1.862 ; reg32:reg_32out|Read_Data[6]     ; DFT_UART:DFT_UART1|data_tmp[6]   ; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 0.608      ;
+-------+----------------------------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL11|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.182 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:UA_TX|r_Tx_Active              ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:UA_TX|r_Bit_Index[2]           ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_tx:UA_TX|r_Tx_Done                ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_Byte[4]             ; uart_rx:UA_RX|r_Rx_Byte[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_Byte[1]             ; uart_rx:UA_RX|r_Rx_Byte[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_Byte[0]             ; uart_rx:UA_RX|r_Rx_Byte[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_Byte[3]             ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_Byte[2]             ; uart_rx:UA_RX|r_Rx_Byte[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_Byte[5]             ; uart_rx:UA_RX|r_Rx_Byte[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_Byte[7]             ; uart_rx:UA_RX|r_Rx_Byte[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_Byte[6]             ; uart_rx:UA_RX|r_Rx_Byte[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Rx_DV                  ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; uart_rx:UA_RX|r_Rx_Data_R              ; uart_rx:UA_RX|r_Rx_Data                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.193 ; uart_rx:UA_RX|r_SM_Main.s_CLEANUP      ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.209 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.334      ;
; 0.213 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.338      ;
; 0.214 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.339      ;
; 0.217 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Tx_Done                ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.342      ;
; 0.218 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.343      ;
; 0.275 ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; uart_rx:UA_RX|r_SM_Main.s_CLEANUP      ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.400      ;
; 0.278 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.403      ;
; 0.279 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.406      ;
; 0.287 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.412      ;
; 0.304 ; uart_tx:UA_TX|r_Bit_Index[2]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.478      ;
; 0.308 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.433      ;
; 0.314 ; DFT_UART:DFT_UART1|data_tmp[30]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.109      ; 0.487      ;
; 0.317 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.442      ;
; 0.324 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.449      ;
; 0.325 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.450      ;
; 0.326 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.451      ;
; 0.326 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.451      ;
; 0.327 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.452      ;
; 0.327 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_Bit_Index[0]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.453      ;
; 0.329 ; uart_rx:UA_RX|r_SM_Main.000            ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.454      ;
; 0.333 ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.458      ;
; 0.333 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.458      ;
; 0.333 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.458      ;
; 0.336 ; uart_rx:UA_RX|r_Bit_Index[0]           ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.461      ;
; 0.342 ; DFT_UART:DFT_UART1|state.COUNT3        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.103      ; 0.509      ;
; 0.342 ; uart_rx:UA_RX|r_Bit_Index[1]           ; uart_rx:UA_RX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.467      ;
; 0.350 ; uart_tx:UA_TX|o_Tx_Serial              ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.475      ;
; 0.370 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.497      ;
; 0.381 ; uart_tx:UA_TX|r_SM_Main.s_CLEANUP      ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.504      ;
; 0.387 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.558      ;
; 0.388 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.559      ;
; 0.389 ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.516      ;
; 0.393 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.516      ;
; 0.417 ; uart_tx:UA_TX|r_Bit_Index[0]           ; uart_tx:UA_TX|r_Bit_Index[1]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.544      ;
; 0.423 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.546      ;
; 0.426 ; DFT_UART:DFT_UART1|data_tmp[16]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.597      ;
; 0.427 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.550      ;
; 0.428 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.599      ;
; 0.430 ; uart_rx:UA_RX|r_Rx_Data                ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.553      ;
; 0.431 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.602      ;
; 0.431 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.602      ;
; 0.431 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.602      ;
; 0.443 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.s_TX_START_BIT ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.614      ;
; 0.451 ; DFT_UART:DFT_UART1|data_tmp[23]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.622      ;
; 0.456 ; DFT_UART:DFT_UART1|data_tmp[20]        ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.109      ; 0.629      ;
; 0.456 ; uart_tx:UA_TX|r_Bit_Index[1]           ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; uart_tx:UA_TX|r_SM_Main.s_TX_STOP_BIT  ; uart_tx:UA_TX|o_Tx_Serial              ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.582      ;
; 0.469 ; DFT_UART:DFT_UART1|data_tmp[18]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.640      ;
; 0.475 ; DFT_UART:DFT_UART1|data_tmp[26]        ; uart_tx:UA_TX|r_Tx_Data[2]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.646      ;
; 0.475 ; DFT_UART:DFT_UART1|data_tmp[25]        ; uart_tx:UA_TX|r_Tx_Data[1]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.109      ; 0.648      ;
; 0.481 ; DFT_UART:DFT_UART1|data_tmp[24]        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.652      ;
; 0.485 ; DFT_UART:DFT_UART1|data_tmp[31]        ; uart_tx:UA_TX|r_Tx_Data[7]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.109      ; 0.658      ;
; 0.487 ; DFT_UART:DFT_UART1|data_tmp[21]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.658      ;
; 0.507 ; DFT_UART:DFT_UART1|data_tmp[19]        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.109      ; 0.680      ;
; 0.515 ; DFT_UART:DFT_UART1|data_tmp[29]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.686      ;
; 0.520 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.645      ;
; 0.528 ; uart_rx:UA_RX|r_SM_Main.s_RX_STOP_BIT  ; uart_rx:UA_RX|r_Rx_DV                  ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.651      ;
; 0.528 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.700      ;
; 0.530 ; DFT_UART:DFT_UART1|state.COUNT0        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.701      ;
; 0.533 ; DFT_UART:DFT_UART1|data_tmp[4]         ; uart_tx:UA_TX|r_Tx_Data[4]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.704      ;
; 0.534 ; uart_tx:UA_TX|r_SM_Main.000            ; uart_tx:UA_TX|r_Bit_Index[2]           ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.661      ;
; 0.537 ; DFT_UART:DFT_UART1|data_tmp[5]         ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.109      ; 0.710      ;
; 0.538 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.709      ;
; 0.539 ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_SM_Main.000            ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.710      ;
; 0.539 ; uart_rx:UA_RX|r_SM_Main.s_RX_DATA_BITS ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.666      ;
; 0.540 ; DFT_UART:DFT_UART1|state.COUNT1        ; uart_tx:UA_TX|r_Tx_Active              ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.711      ;
; 0.541 ; uart_rx:UA_RX|r_Bit_Index[2]           ; uart_rx:UA_RX|r_Rx_Byte[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.668      ;
; 0.543 ; DFT_UART:DFT_UART1|data_tmp[6]         ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.714      ;
; 0.545 ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; uart_tx:UA_TX|r_SM_Main.s_TX_DATA_BITS ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.670      ;
; 0.549 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[0]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.720      ;
; 0.551 ; DFT_UART:DFT_UART1|data_tmp[13]        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; -0.088     ; 0.527      ;
; 0.551 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[5]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.722      ;
; 0.552 ; DFT_UART:DFT_UART1|state.COUNT2        ; uart_tx:UA_TX|r_Tx_Data[3]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.723      ;
; 0.552 ; DFT_UART:DFT_UART1|data_tmp[22]        ; uart_tx:UA_TX|r_Tx_Data[6]             ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.040       ; 0.107      ; 0.723      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[27]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[27]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[29]             ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[29]             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|branch_IDEX                      ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|branch_EXMEM                   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[28]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[28] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[1]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[1]              ; clk          ; clk         ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[9]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[9]           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[29]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[29]          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[29]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[29] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[30]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[30] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[14]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[14]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[31]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[31] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.315      ;
; 0.188 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[0]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[0]              ; clk          ; clk         ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[31]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[31]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.316      ;
; 0.190 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[5]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[5]                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[28]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[28]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[6]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[6]             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.320      ;
; 0.191 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[24]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[24]                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.320      ;
; 0.191 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[21]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[21]            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.320      ;
; 0.191 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[19]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[19]            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.320      ;
; 0.192 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[11]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[11]            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.321      ;
; 0.194 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[1]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[1]             ; clk          ; clk         ; 0.000        ; 0.046      ; 0.324      ;
; 0.195 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[21]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[21]          ; clk          ; clk         ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[30]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[30]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[31]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[31]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[22]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[22]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[25]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[25]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUB_IDEX[4]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|reg_2ALUB_EXMEM[4]             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[15]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[15]          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.325      ;
; 0.198 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[19]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[19]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.327      ;
; 0.198 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[28]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[28]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.327      ;
; 0.199 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[18]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[18]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.328      ;
; 0.199 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[10]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[10]          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.327      ;
; 0.199 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[28]          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.327      ;
; 0.200 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[11]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[11]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.329      ;
; 0.200 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[3]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[1]        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.329      ;
; 0.202 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[4]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[2]        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.331      ;
; 0.209 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[10]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|mux_regWriteA3_EXMEM[4]        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.338      ;
; 0.215 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[20]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[20] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.344      ;
; 0.216 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[15]                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.345      ;
; 0.219 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[23]                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.348      ;
; 0.219 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|ALUSrcA_IDEX                     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[9]                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.348      ;
; 0.244 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|jregister_IDEX                   ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|jregister_EXMEM                ; clk          ; clk         ; 0.000        ; 0.045      ; 0.373      ;
; 0.246 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[25]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[25]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.375      ;
; 0.248 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[14]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[14]                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.377      ;
; 0.248 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|jump_IDEX                        ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|jump_EXMEM                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.377      ;
; 0.248 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[29]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[29]                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.377      ;
; 0.250 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[16]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[16]                 ; clk          ; clk         ; 0.000        ; 0.046      ; 0.380      ;
; 0.250 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[8]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[8]                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.379      ;
; 0.250 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[6]                ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[6]                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.379      ;
; 0.252 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[31]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[31]                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.381      ;
; 0.252 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[5]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[5]              ; clk          ; clk         ; 0.000        ; 0.044      ; 0.380      ;
; 0.254 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[30]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[30]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.382      ;
; 0.255 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[20]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[20]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.384      ;
; 0.255 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[11]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[11]                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.384      ;
; 0.255 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|reg_2ALUA_IDEX[28]               ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|SrcA_EXMEM[28]                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.384      ;
; 0.256 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[28]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.384      ;
; 0.257 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[3]     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[3]  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.386      ;
; 0.257 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|PC_instruction_IFID[3]           ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[5]     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.385      ;
; 0.257 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[4]     ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[4]  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.386      ;
; 0.258 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[4]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[4]           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.387      ;
; 0.258 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[22]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[22]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.387      ;
; 0.258 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[11]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[11]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.387      ;
; 0.258 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[26]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[26]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.387      ;
; 0.258 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[3]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[3]           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.387      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~67     ; reg32:reg_32out|Read_Data[3]                                                              ; clk          ; clk         ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~83     ; reg32:reg_32out|Read_Data[19]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[20]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[20]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[30]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[30]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[13]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[13]          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[13]             ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[13]             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[16]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[16]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[5]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[5]           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[10]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[10]          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[28]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[28]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[29]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[29]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~77     ; reg32:reg_32out|Read_Data[13]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[24]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[24]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.389      ;
; 0.260 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[17]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[17]          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[2]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[2]           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.389      ;
; 0.260 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[7]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[7]           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[6]           ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[6]           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.389      ;
; 0.261 ; MIPS_arch_pipeline:MIPS_arch1|mem_arch_RAM:mem_arch_RAM1|mem_ram:mem_ram1|register~93     ; reg32:reg_32out|Read_Data[29]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[15]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[15]          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.389      ;
; 0.261 ; MIPS_arch_pipeline:MIPS_arch1|reg_IFID:pipeline_reg_IFID|Addresult_4_IFID[6]              ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[6]              ; clk          ; clk         ; 0.000        ; 0.044      ; 0.389      ;
; 0.263 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[27]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[27]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.391      ;
; 0.264 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[8]              ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_EXMEM[8]           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.393      ;
; 0.264 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[26]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[26]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.392      ;
; 0.265 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|PC_instruction_IDEX[29]          ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[29]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.393      ;
; 0.266 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[9]             ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[9]             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.395      ;
; 0.266 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|PC_instruction_EXMEM[26]       ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[26]       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.394      ;
; 0.270 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[13]            ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[13]            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.398      ;
; 0.271 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[18] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[16]       ; clk          ; clk         ; 0.000        ; 0.046      ; 0.401      ;
; 0.271 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM[0]          ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|Addresult_4_MEMWB[0]           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.400      ;
; 0.272 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_IDEX[31]             ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult2_j_EXMEM[31]         ; clk          ; clk         ; 0.000        ; 0.063      ; 0.419      ;
; 0.273 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[5]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[3]        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.402      ;
; 0.276 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[2]  ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[0]        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.405      ;
; 0.277 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[19] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[17]       ; clk          ; clk         ; 0.000        ; 0.046      ; 0.407      ;
; 0.278 ; MIPS_arch_pipeline:MIPS_arch1|reg_IDEX:pipeline_reg_IDEX|Addresult_4_Jaddress_IDEX[22]    ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[22] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.407      ;
; 0.278 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|Addresult_4_Jaddress_EXMEM[20] ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|PC_instruction_MEMWB[18]       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.407      ;
; 0.280 ; MIPS_arch_pipeline:MIPS_arch1|reg_EXMEM:pipeline_reg_EXMEM|ALUResult_EXMEM[17]            ; MIPS_arch_pipeline:MIPS_arch1|reg_MEMWB:pipeline_reg_MEMWB|ALUResult_MEMWB[17]            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.409      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 70
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 24.879 ns




+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -3.322  ; 0.182 ; N/A      ; N/A     ; 9.393               ;
;  PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.790   ; 0.182 ; N/A      ; N/A     ; 99.692              ;
;  PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.079  ; 0.182 ; N/A      ; N/A     ; 4339.985            ;
;  clk                                               ; -3.322  ; 0.184 ; N/A      ; N/A     ; 9.393               ;
; Design-wide TNS                                    ; -25.724 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL11|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL11|altpll_component|auto_generated|pll1|clk[1] ; -0.337  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                               ; -25.387 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; W_UART                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_Rx_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 537      ; 53360    ; 7340     ; 21398797 ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk                                               ; 16       ; 0        ; 0        ; 0        ;
; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 148      ; 0        ; 0        ; 0        ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 140      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 537      ; 53360    ; 7340     ; 21398797 ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; clk                                               ; 16       ; 0        ; 0        ; 0        ;
; clk                                               ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 148      ; 0        ; 0        ; 0        ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; 140      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1706  ; 1706 ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; PLL11|altpll_component|auto_generated|pll1|clk[0] ; PLL11|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL11|altpll_component|auto_generated|pll1|clk[1] ; PLL11|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk                                               ; clk                                               ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; W_UART      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_Rx_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; W_UART      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_Rx_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 21 17:22:39 2019
Info: Command: quartus_sta Top_module -c Top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL11|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL11|altpll_component|auto_generated|pll1|clk[0]} {PLL11|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL11|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 15625 -multiply_by 36 -duty_cycle 50.00 -name {PLL11|altpll_component|auto_generated|pll1|clk[1]} {PLL11|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.322             -25.387 clk 
    Info (332119):    -0.079              -0.337 PLL11|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.790               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL11|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.427               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.696               0.000 clk 
    Info (332119):    99.706               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  4339.985               0.000 PLL11|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 70
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 21.025 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.021             -23.827 clk 
    Info (332119):     0.187               0.000 PLL11|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.965               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 PLL11|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.395               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.731
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.731               0.000 clk 
    Info (332119):    99.692               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  4339.987               0.000 PLL11|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 70
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 21.776 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.616             -12.299 clk 
    Info (332119):     1.367               0.000 PLL11|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.846               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182               0.000 PLL11|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.184               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.393               0.000 clk 
    Info (332119):    99.780               0.000 PLL11|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  4340.056               0.000 PLL11|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 70 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 70
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.879 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 759 megabytes
    Info: Processing ended: Tue May 21 17:22:45 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


