<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>MOVSS - Move or Merge Scalar Single Precision Floating-Point Value </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › MOVSS - Move or Merge Scalar Single Precision Floating-Point Value </div>
<div id="body">
<h1>MOVSS—Move or Merge Scalar Single Precision Floating-Point Value</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op / En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>F3 0F 10 /r MOVSS xmm1, xmm2</td>
<td>A</td>
<td>V/V</td>
<td>SSE</td>
<td>Merge scalar single precision floating-point value from xmm2 to xmm1 register.</td></tr>
<tr>
<td>F3 0F 10 /r MOVSS xmm1, m32</td>
<td>A</td>
<td>V/V</td>
<td>SSE</td>
<td>Load scalar single precision floating-point value from m32 to xmm1 register.</td></tr>
<tr>
<td>VEX.LIG.F3.0F.WIG 10 /r VMOVSS xmm1, xmm2, xmm3</td>
<td>B</td>
<td>V/V</td>
<td>AVX</td>
<td>Merge scalar single precision floating-point value from xmm2 and xmm3 to xmm1 register</td></tr>
<tr>
<td>VEX.LIG.F3.0F.WIG 10 /r VMOVSS xmm1, m32</td>
<td>D</td>
<td>V/V</td>
<td>AVX</td>
<td>Load scalar single precision floating-point value from m32 to xmm1 register.</td></tr>
<tr>
<td>F3 0F 11 /r MOVSS xmm2/m32, xmm1</td>
<td>C</td>
<td>V/V</td>
<td>SSE</td>
<td>Move scalar single precision floating-point value from xmm1 register to xmm2/m32.</td></tr>
<tr>
<td>VEX.LIG.F3.0F.WIG 11 /r VMOVSS xmm1, xmm2, xmm3</td>
<td>E</td>
<td>V/V</td>
<td>AVX</td>
<td>Move scalar single precision floating-point value from xmm2 and xmm3 to xmm1 register.</td></tr>
<tr>
<td>VEX.LIG.F3.0F.WIG 11 /r VMOVSS m32, xmm1</td>
<td>C</td>
<td>V/V</td>
<td>AVX</td>
<td>Move scalar single precision floating-point value from xmm1 register to m32.</td></tr>
<tr>
<td>EVEX.LLIG.F3.0F.W0 10 /r VMOVSS xmm1 {k1}{z}, xmm2, xmm3</td>
<td>B</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move scalar single precision floating-point value from xmm2 and xmm3 to xmm1 register under writemask k1.</td></tr>
<tr>
<td>EVEX.LLIG.F3.0F.W0 10 /r VMOVSS xmm1 {k1}{z}, m32</td>
<td>F</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move scalar single precision floating-point values from m32 to xmm1 under writemask k1.</td></tr>
<tr>
<td>EVEX.LLIG.F3.0F.W0 11 /r VMOVSS xmm1 {k1}{z}, xmm2, xmm3</td>
<td>E</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move scalar single precision floating-point value from xmm2 and xmm3 to xmm1 register under writemask k1.</td></tr>
<tr>
<td>EVEX.LLIG.F3.0F.W0 11 /r VMOVSS m32 {k1}, xmm1</td>
<td>G</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move scalar single precision floating-point values from xmm1 to m32 under writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple Type</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>B</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr>
<tr>
<td>C</td>
<td>N/A</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>D</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>E</td>
<td>N/A</td>
<td>ModRM:r/m (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td></tr>
<tr>
<td>F</td>
<td>Tuple1 Scalar</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>G</td>
<td>Tuple1 Scalar</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>Moves a scalar single precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 32-bit memory locations. This instruction can be used to move a single precision floating-point value to and from the low doubleword of an XMM register and a 32-bit memory location, or to move a single precision floating-point value between the low doublewords of two XMM registers. The instruction cannot be used to transfer data between memory locations.</p>
<p>Legacy version: When the source and destination operands are XMM registers, bits (MAXVL-1:32) of the corre-sponding destination register are unmodified. When the source operand is a memory location and destination</p>
<p>operand is an XMM registers, Bits (127:32) of the destination operand is cleared to all 0s, bits MAXVL:128 of the destination operand remains unchanged.</p>
<p>VEX and EVEX encoded register-register syntax: Moves a scalar single precision floating-point value from the second source operand (the third operand) to the low doubleword element of the destination operand (the first operand). Bits 127:32 of the destination operand are copied from the first source operand (the second operand). Bits (MAXVL-1:128) of the corresponding destination register are zeroed.</p>
<p>VEX and EVEX encoded memory load syntax: When the source operand is a memory location and destination operand is an XMM registers, bits MAXVL:32 of the destination operand is cleared to all 0s.</p>
<p>EVEX encoded versions: The low doubleword of the destination is updated according to the writemask.</p>
<p>Note: For memory store form instruction “VMOVSS m32, xmm1”, VEX.vvvv is reserved and must be 1111b other-wise instruction will #UD. For memory store form instruction “VMOVSS mv {k1}, xmm1”, EVEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.</p>
<p>Software should ensure VMOVSS is encoded with VEX.L=0. Encoding VMOVSS with VEX.L=1 may encounter unpre-dictable behavior across different processor generations.</p>
<h2>Operation</h2>
<p><strong>VMOVSS (EVEX.LLIG.F3.0F.W0 11 /r When the Source Operand is Memory and the Destination is an XMM Register)</strong></p>
<pre>IF k1[0] or *no writemask*
    THEN
              DEST[31:0] := SRC[31:0]
    ELSE
         IF *merging-masking*
                                                    ; merging-masking
              THEN *DEST[31:0] remains unchanged*
              ELSE
                                                    ; zeroing-masking
                    THEN DEST[31:0] := 0
         FI;
FI;
DEST[MAXVL-1:32] := 0</pre>
<p><strong>VMOVSS (EVEX.LLIG.F3.0F.W0 10 /r When the Source Operand is an XMM Register and the Destination is Memory)</strong></p>
<pre>IF k1[0] or *no writemask*
    THEN
              DEST[31:0] := SRC[31:0]
    ELSE
              *DEST[31:0] remains unchanged*
                                                              ; merging-masking
FI;</pre>
<p><strong>VMOVSS (EVEX.LLIG.F3.0F.W0 10/11 /r Where the Source and Destination are XMM Registers)</strong></p>
<pre>IF k1[0] or *no writemask*
    THEN
              DEST[31:0] := SRC2[31:0]
    ELSE
         IF *merging-masking*
                                                    ; merging-masking
              THEN *DEST[31:0] remains unchanged*
              ELSE
                                                    ; zeroing-masking
                    THEN DEST[31:0] := 0
         FI;
FI;
DEST[127:32] := SRC1[127:32]
DEST[MAXVL-1:128] := 0</pre>
<p><strong>MOVSS (Legacy SSE Version When the Source and Destination Operands are Both XMM Registers)</strong></p>
<pre>DEST[31:0] := SRC[31:0]
DEST[MAXVL-1:32] (Unmodified)</pre>
<p><strong>VMOVSS (VEX.128.F3.0F 11 /r Where the Destination is an XMM Register)</strong></p>
<pre>DEST[31:0] := SRC2[31:0]
DEST[127:32] := SRC1[127:32]
DEST[MAXVL-1:128] := 0</pre>
<p><strong>VMOVSS (VEX.128.F3.0F 10 /r Where the Source and Destination are XMM Registers)</strong></p>
<pre>DEST[31:0] := SRC2[31:0]
DEST[127:32] := SRC1[127:32]
DEST[MAXVL-1:128] := 0</pre>
<p><strong>VMOVSS (VEX.128.F3.0F 10 /r When the Source Operand is Memory and the Destination is an XMM Register)</strong></p>
<pre>DEST[31:0] := SRC[31:0]
DEST[MAXVL-1:32] := 0</pre>
<p><strong>MOVSS/VMOVSS (When the Source Operand is an XMM Register and the Destination is Memory)</strong></p>
<pre>DEST[31:0] := SRC[31:0]</pre>
<p><strong>MOVSS (Legacy SSE Version when the Source Operand is Memory and the Destination is an XMM Register)</strong></p>
<pre>DEST[31:0] := SRC[31:0]
DEST[127:32] := 0
DEST[MAXVL-1:128] (Unmodified)</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>VMOVSS __m128 _mm_mask_load_ss(__m128 s, __mmask8 k, float * p);</p>
<p>VMOVSS __m128 _mm_maskz_load_ss( __mmask8 k, float * p);</p>
<p>VMOVSS __m128 _mm_mask_move_ss(__m128 sh, __mmask8 k, __m128 sl, __m128 a);</p>
<p>VMOVSS __m128 _mm_maskz_move_ss( __mmask8 k, __m128 s, __m128 a);</p>
<p>VMOVSS void _mm_mask_store_ss(float * p, __mmask8 k, __m128 a);</p>
<p>MOVSS __m128 _mm_load_ss(float * p)</p>
<p>MOVSS void_mm_store_ss(float * p, __m128 a)</p>
<p>MOVSS __m128 _mm_move_ss(__m128 a, __m128 b)</p>
<h2>SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2>Other Exceptions</h2>
<p>Non-EVEX-encoded instruction, see Table 2-22, “Type 5 Class Exception Conditions,” additionally:</p>
<table class="exception-table">
<tr>
<td>
<p>#UD</p>
<p>EVEX-encoded instruction, see Table 2-58, “Type E10 Class Exception Conditions.”</p></td>
<td>If VEX.vvvv != 1111B.</td></tr></table></div></body></html>