
---------- Begin Simulation Statistics ----------
final_tick                               371669744966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37866                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898928                       # Number of bytes of host memory used
host_op_rate                                    84724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   264.09                       # Real time elapsed on the host
host_tick_rate                               32754491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008650                       # Number of seconds simulated
sim_ticks                                  8650084000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        208606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       129039                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6364                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       146034                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69533                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       129039                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        59506                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          176815                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17624                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4150                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            717094                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           610398                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6517                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1540948                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       781034                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17075347                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.310349                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.565808                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12371180     72.45%     72.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       714971      4.19%     76.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833910      4.88%     81.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       282543      1.65%     83.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       552953      3.24%     86.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259495      1.52%     87.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       328064      1.92%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       191283      1.12%     90.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1540948      9.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17075347                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.730014                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.730014                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13174904                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23428397                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           837644                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2536934                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13107                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        618030                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7693209                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1870                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377959                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   728                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              176815                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1121571                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15964251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10741186                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          223                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1056                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26214                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010220                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1202259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87157                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.620873                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17180956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.380068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.879918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13637057     79.37%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108352      0.63%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           210951      1.23%     81.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           176824      1.03%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           188518      1.10%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148120      0.86%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224328      1.31%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            84935      0.49%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2401871     13.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17180956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34698221                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18491316                       # number of floating regfile writes
system.switch_cpus.idleCycles                  119190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8666                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137770                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.344598                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10220988                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377959                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          368609                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7707651                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          334                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446167                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23273163                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7843029                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23261741                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4384221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13107                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4394165                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29054                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       545825                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       200874                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218175                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7028                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1638                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28967764                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23043330                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606247                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17561626                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.331973                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23099509                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21973341                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2036702                       # number of integer regfile writes
system.switch_cpus.ipc                       0.578030                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.578030                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55399      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3796624     16.31%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          651      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3672      0.02%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          802      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56744      0.24%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5020      0.02%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5179      0.02%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           72      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262535     22.60%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855546     16.56%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       897689      3.86%     59.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131594      0.57%     60.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6950067     29.85%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247723      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23280412                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21770408                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42632422                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20741036                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21030081                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1023982                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043985                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13188      1.29%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            688      0.07%      1.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       118256     11.55%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       250428     24.46%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87250      8.52%     45.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14708      1.44%     47.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       480430     46.92%     94.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58671      5.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2478587                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22136814                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2302294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3141829                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23268324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23280412                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4839                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       898462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3475                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       591970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17180956                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.355013                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.333125                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11724295     68.24%     68.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       711706      4.14%     72.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       728669      4.24%     76.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       660675      3.85%     80.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       890566      5.18%     85.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       703144      4.09%     89.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       782612      4.56%     94.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478625      2.79%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       500664      2.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17180956                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.345677                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1121753                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   264                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21784                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       112104                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7707651                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10728332                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17300146                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4827362                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         243001                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1116218                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2903679                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10764                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68416571                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23348572                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21347767                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2865394                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5232962                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13107                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8358423                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           904599                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34764413                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22109880                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          115                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3774921                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38606889                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46417315                       # The number of ROB writes
system.switch_cpus.timesIdled                    1351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1718                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240093                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1718                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33539                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68460                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32206                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32206                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74401                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       315213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       315213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 315213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8969344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8969344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8969344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106607                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106607    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106607                       # Request fanout histogram
system.membus.reqLayer2.occupancy           361324000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          589875750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8650084000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72901                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1790                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148202                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35655                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82858                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       261760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10103872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10365632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          103618                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2146624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           224432                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 222709     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1723      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             224432                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          161195500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177761499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3450499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          897                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13308                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14205                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          897                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13308                       # number of overall hits
system.l2.overall_hits::total                   14205                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1401                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       105201                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106608                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1401                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       105201                       # number of overall misses
system.l2.overall_misses::total                106608                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    114169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10722477500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10836647000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    114169500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10722477500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10836647000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2298                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118509                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120813                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2298                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118509                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120813                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.609661                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.887705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882422                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.609661                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.887705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882422                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81491.434690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101923.722208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101649.472835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81491.434690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101923.722208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101649.472835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33539                       # number of writebacks
system.l2.writebacks::total                     33539                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       105201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106602                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       105201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106602                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    100159500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9670477500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9770637000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    100159500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9670477500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9770637000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.609661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.887705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882372                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.609661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.887705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882372                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71491.434690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91923.817264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91655.287893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71491.434690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91923.817264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91655.287893                       # average overall mshr miss latency
system.l2.replacements                         103616                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        39362                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39362                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        39362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1787                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1787                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1787                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1787                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         3449                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3449                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        32206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32206                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3178795000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3178795000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.903267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98701.949947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98701.949947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        32206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2856735000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2856735000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.903267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88701.949947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88701.949947                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1401                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    114169500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114169500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.609661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.610000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81491.434690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81375.267284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    100159500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100159500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.609661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.609130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71491.434690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71491.434690                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        72995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7543682500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7543682500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.881008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.881013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103345.194876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103339.532048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        72995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6813742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6813742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.881008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.880965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93345.331872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93345.331872                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3999.387146                       # Cycle average of tags in use
system.l2.tags.total_refs                      231573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    103616                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.234915                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.160378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.129316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.167358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    47.514291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3919.415804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.956889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976413                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3110                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2028416                       # Number of tag accesses
system.l2.tags.data_accesses                  2028416                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        89664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6732800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6822848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        89664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2146496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2146496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       105200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33539                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10365680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    778350823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             788760895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10365680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10380477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      248147417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            248147417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      248147417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10365680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    778350823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036908312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     33539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    105115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138722500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2005                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2005                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              218084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33539                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     85                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1988                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3357000500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  532580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5354175500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31516.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50266.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15119                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24658                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33539                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.397717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.016515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    82.133938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85836     85.64%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8129      8.11%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4489      4.48%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1010      1.01%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          354      0.35%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          173      0.17%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      0.09%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           65      0.06%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           87      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.116708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.449573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.720191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1568     78.20%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          408     20.35%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           23      1.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2005                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.712219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.676868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.114447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1372     68.43%     68.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      2.19%     70.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              418     20.85%     91.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              139      6.93%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               29      1.45%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2005                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6817024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2144512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6822464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2146496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       788.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       247.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    788.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    248.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8650004000                       # Total gap between requests
system.mem_ctrls.avgGap                      61724.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        89664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6727360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2144512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10365679.685885131359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 777721927.324636340141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 247918054.899813681841                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       105200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        33539                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     42516500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5311659000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207699617250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30347.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50491.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6192779.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            365553720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            194269845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           395149020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           94617720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     682250400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3877105230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         56676000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5665621935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.978834                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    115510500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    288600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8245962500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            350209860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            186110595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           365375220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           80294040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     682250400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3861237570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         69344160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5594821845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.793932                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    151524250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    288600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8209948750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8650073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1119007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1119015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1119007                       # number of overall hits
system.cpu.icache.overall_hits::total         1119015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2561                       # number of overall misses
system.cpu.icache.overall_misses::total          2563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    141313000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141313000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    141313000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141313000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1121568                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1121578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1121568                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1121578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002285                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002285                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55178.836392                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55135.778385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55178.836392                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55135.778385                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          763                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.388889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1790                       # number of writebacks
system.cpu.icache.writebacks::total              1790                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          261                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          261                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          261                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          261                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2300                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2300                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2300                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2300                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    127091500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127091500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    127091500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127091500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55257.173913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55257.173913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55257.173913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55257.173913                       # average overall mshr miss latency
system.cpu.icache.replacements                   1790                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1119007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1119015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    141313000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141313000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1121568                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1121578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55178.836392                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55135.778385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          261                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2300                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    127091500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127091500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55257.173913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55257.173913                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              720741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.423786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008494                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2245458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2245458                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9180381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9180385                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9198561                       # number of overall hits
system.cpu.dcache.overall_hits::total         9198565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173033                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       176531                       # number of overall misses
system.cpu.dcache.overall_misses::total        176535                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15614721373                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15614721373                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15614721373                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15614721373                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9353410                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9353418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9375092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9375100                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018499                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 90243.377544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90241.291390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88453.140655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88451.136449                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2017352                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29628                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.089375                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39362                       # number of writebacks
system.cpu.dcache.writebacks::total             39362                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56117                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56117                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118510                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118510                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10903395873                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10903395873                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11045789873                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11045789873                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012641                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 93261.563167                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93261.563167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 93205.551202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93205.551202                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117487                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6988078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6988082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12309014000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12309014000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7125432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7125440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89615.256927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89612.647243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7633627500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7633627500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 93945.400955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93945.400955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35675                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3305707373                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3305707373                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92661.734352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92661.734352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35656                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35656                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3269768373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3269768373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91703.174024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91703.174024                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        18180                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18180                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3502                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3502                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.161516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.161516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    142394000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    142394000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89107.634543                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89107.634543                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669744966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.023641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8906091                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.804906                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.023638                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18868711                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18868711                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371693630103500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53077                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899064                       # Number of bytes of host memory used
host_op_rate                                   119166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   753.63                       # Real time elapsed on the host
host_tick_rate                               31693477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023885                       # Number of seconds simulated
sim_ticks                                 23885137000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       285466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        570945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104872                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1911                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120155                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84535                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104872                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20337                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136528                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989358                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1911                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4675886                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400133                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47564689                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.417690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.648217                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33565030     70.57%     70.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2019959      4.25%     74.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2475765      5.21%     80.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       783669      1.65%     81.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1685464      3.54%     85.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       779337      1.64%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       993213      2.09%     88.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       586366      1.23%     90.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4675886      9.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47564689                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.592342                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.592342                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36201655                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307639                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2217318                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7475208                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17723                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1835848                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356620                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103661                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136528                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250684                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44442446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409161                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35446                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002858                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3287583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99895                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.657504                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47747752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.463817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.948291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37323275     78.17%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           309798      0.65%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           640653      1.34%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           514338      1.08%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           528809      1.11%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           422596      0.89%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           658660      1.38%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217291      0.46%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7132332     14.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47747752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107969081                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519498                       # number of floating regfile writes
system.switch_cpus.idleCycles                   22522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1911                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111113                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.452139                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30916734                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103661                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          996474                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366209                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254621                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69117616                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23813073                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11960                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69369094                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11753862                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17723                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11781685                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        81366                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1688246                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          701                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412809                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499896                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          701                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86783487                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68763994                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606232                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52610913                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.439472                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68891890                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63856707                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035741                       # number of integer regfile writes
system.switch_cpus.ipc                       0.628006                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.628006                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712031     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7704      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430969     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007099     17.31%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2282774      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283423      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21534243     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820368      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69381056                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67523317                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132224923                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334902                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005850                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3128532                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045092                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1308      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       369889     11.82%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       784274     25.07%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         269698      8.62%     45.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34865      1.11%     46.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1493094     47.73%     94.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       175404      5.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4863376                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     57414481                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798124                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69381056                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1685657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1010                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       781959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47747752                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.453075                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.393372                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31613019     66.21%     66.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2052974      4.30%     70.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2096383      4.39%     74.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1939358      4.06%     78.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2669297      5.59%     84.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2093870      4.39%     88.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2328354      4.88%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1435396      3.01%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1519101      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47747752                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.452390                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250684                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        67738                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283797                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366209                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31839794                       # number of misc regfile reads
system.switch_cpus.numCycles                 47770274                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12942415                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         729683                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3056666                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8989048                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         26160                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203776335                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69178926                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62704897                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8445056                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13625406                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17723                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23285892                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532069                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118441                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63481820                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11389027                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111521221                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847286                       # The number of ROB writes
system.switch_cpus.timesIdled                     255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1879                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666644                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1879                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23885137000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             205185                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89892                       # Transaction distribution
system.membus.trans_dist::CleanEvict           195574                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80294                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        205185                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       856424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       856424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 856424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24023744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24023744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24023744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            285479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  285479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              285479                       # Request fanout histogram
system.membus.reqLayer2.occupancy           979885000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1584056500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23885137000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23885137000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23885137000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23885137000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       196892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          423325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240677                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28159168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28202176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          287230                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5753088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           620551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 618672     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1879      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             620551                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          440658000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499480500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23885137000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          111                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        47732                       # number of demand (read+write) hits
system.l2.demand_hits::total                    47843                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          111                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        47732                       # number of overall hits
system.l2.overall_hits::total                   47843                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          225                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       285253                       # number of demand (read+write) misses
system.l2.demand_misses::total                 285478                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          225                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       285253                       # number of overall misses
system.l2.overall_misses::total                285478                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     19473000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  29023765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29043238000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     19473000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  29023765000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29043238000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332985                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333321                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332985                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333321                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.669643                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.856654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856466                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.669643                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.856654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856466                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86546.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101747.448756                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101735.468232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86546.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101747.448756                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101735.468232                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               89892                       # number of writebacks
system.l2.writebacks::total                     89892                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       285253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            285478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       285253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           285478                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     17223000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26171225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26188448000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     17223000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26171225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26188448000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.669643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.856654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.856466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.669643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.856654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.856466                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76546.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91747.413699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91735.433203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76546.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91747.413699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91735.433203                       # average overall mshr miss latency
system.l2.replacements                         287230                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       107000                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           107000                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       107000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       107000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        12014                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12014                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        80294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80294                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7979058000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7979058000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.869849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99373.029118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99373.029118                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        80294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7176118000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7176118000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.869849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89373.029118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89373.029118                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     19473000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19473000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.669643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.669643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86546.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86546.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     17223000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17223000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.669643                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.669643                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76546.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76546.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        35718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       204959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          204959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21044707000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21044707000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.851594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.851594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102677.642846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102677.642846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       204959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       204959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18995107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18995107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.851594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.851594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92677.594055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92677.594055                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23885137000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      674943                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    291326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.316796                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.191534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.543320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4071.265145                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5620382                       # Number of tag accesses
system.l2.tags.data_accesses                  5620382                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23885137000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        14400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18256256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18270656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        14400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5753088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5753088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       285254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              285479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        89892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       602885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    764335411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             764938296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       602885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           602885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240864769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240864769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240864769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       602885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    764335411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1005803065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    285236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000109400250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              589716                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      285479                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89892                       # Number of write requests accepted
system.mem_ctrls.readBursts                    285479                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5481                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9012400000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1427305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14364793750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31571.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50321.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34799                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66865                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                285479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89892                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       273699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.772685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.397180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.859858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       235667     86.10%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22168      8.10%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10909      3.99%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3082      1.13%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          997      0.36%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          485      0.18%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          217      0.08%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          103      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       273699                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.030652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.691887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.865470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            10      0.19%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           195      3.62%      3.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           962     17.87%     21.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1097     20.38%     42.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1098     20.40%     62.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           832     15.46%     77.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           535      9.94%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           323      6.00%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           135      2.51%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            79      1.47%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           48      0.89%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           24      0.45%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      0.22%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.26%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.701096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.667977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3661     68.01%     68.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      2.17%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1203     22.35%     92.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              361      6.71%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.69%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18269504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5753728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18270656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5753088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       764.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    764.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23884848000                       # Total gap between requests
system.mem_ctrls.avgGap                      63629.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        14400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18255104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5753728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 602885.384329175111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 764287179.931184768677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240891563.653162211180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       285254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        89892                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7924500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14356869250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 580058091750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35220.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50330.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6452833.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1004697960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            534009630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1055991720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          242176680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1885715520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10721789490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        143016960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15587397960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.598223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    284214750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    797680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22803242250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            949512900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            504678075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           982199820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          227111760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1885715520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10728970350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        136969920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15415158345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.387060                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    269489000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    797680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22817968000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32535210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369353                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369361                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369353                       # number of overall hits
system.cpu.icache.overall_hits::total         4369361                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2899                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2901                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2899                       # number of overall misses
system.cpu.icache.overall_misses::total          2901                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    163018500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163018500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    163018500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163018500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372262                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372262                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000664                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000664                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56232.666437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56193.898656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56232.666437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56193.898656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          763                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.388889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2126                       # number of writebacks
system.cpu.icache.writebacks::total              2126                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          263                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          263                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2636                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2636                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2636                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2636                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    148271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    148271000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148271000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56248.482549                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56248.482549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56248.482549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56248.482549                       # average overall mshr miss latency
system.cpu.icache.replacements                   2126                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369353                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369361                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2899                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2901                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    163018500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163018500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56232.666437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56193.898656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    148271000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148271000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56248.482549                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56248.482549                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.041359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1657.315770                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.041331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8747162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8747162                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37066672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37066676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37127549                       # number of overall hits
system.cpu.dcache.overall_hits::total        37127553                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       657958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         657962                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       670603                       # number of overall misses
system.cpu.dcache.overall_misses::total        670607                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58095971490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58095971490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58095971490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58095971490                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37724630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37724638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37798152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37798160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017742                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88297.385988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88296.849195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86632.436017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86631.919276                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7555251                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            112718                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.027901                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       146362                       # number of writebacks
system.cpu.dcache.writebacks::total            146362                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       211906                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211906                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       211906                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211906                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451495                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40601222490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40601222490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41084972990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41084972990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91023.518536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91023.518536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90997.625644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90997.625644                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450474                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28212018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28212022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       529895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        529899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46448766500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46448766500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28741913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28741921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018436                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87656.547995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87655.886310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       211807                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       211807                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29084432500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29084432500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91435.176744                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91435.176744                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11647204990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11647204990                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 90949.025011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90949.025011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           99                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11516789990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11516789990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90000.234363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90000.234363                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60877                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60877                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12645                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12645                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.171989                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.171989                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    483750500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    483750500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88875.711924                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88875.711924                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371693630103500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.089442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37579052                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451498                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.231935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.089439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          759                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76047818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76047818                       # Number of data accesses

---------- End Simulation Statistics   ----------
