INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:41:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.235ns period=6.470ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.235ns period=6.470ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.470ns  (clk rise@6.470ns - clk rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 2.098ns (32.861%)  route 4.286ns (67.139%))
  Logic Levels:           19  (CARRY4=8 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.953 - 6.470 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1996, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y169        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y169        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=24, routed)          0.363     1.125    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X23Y169        LUT4 (Prop_lut4_I2_O)        0.043     1.168 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.168    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X23Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.419 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.419    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.468 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.468    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X23Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.572 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[0]
                         net (fo=5, routed)           0.253     1.825    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_7
    SLICE_X22Y171        LUT3 (Prop_lut3_I1_O)        0.120     1.945 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.522     2.467    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_1
    SLICE_X22Y175        LUT6 (Prop_lut6_I4_O)        0.043     2.510 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2/O
                         net (fo=4, routed)           0.240     2.750    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2_n_0
    SLICE_X22Y175        LUT5 (Prop_lut5_I2_O)        0.043     2.793 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=8, routed)           0.374     3.167    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X21Y174        LUT4 (Prop_lut4_I0_O)        0.043     3.210 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=10, routed)          0.322     3.531    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X23Y179        LUT5 (Prop_lut5_I4_O)        0.043     3.574 r  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_4/O
                         net (fo=5, routed)           0.404     3.978    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_4_n_0
    SLICE_X20Y179        LUT6 (Prop_lut6_I2_O)        0.043     4.021 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_1/O
                         net (fo=1, routed)           0.268     4.289    addf0/operator/ltOp_carry__2_0[3]
    SLICE_X21Y179        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.473 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.473    addf0/operator/ltOp_carry__1_n_0
    SLICE_X21Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.522 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.522    addf0/operator/ltOp_carry__2_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.649 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.197     4.846    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X21Y182        LUT6 (Prop_lut6_I5_O)        0.130     4.976 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.262     5.239    addf0/operator/p_1_in[0]
    SLICE_X19Y181        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.501 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.501    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X19Y182        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.605 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.355     5.960    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X18Y182        LUT4 (Prop_lut4_I2_O)        0.120     6.080 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.109     6.189    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X18Y182        LUT5 (Prop_lut5_I0_O)        0.043     6.232 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.231     6.463    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X18Y182        LUT3 (Prop_lut3_I1_O)        0.043     6.506 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.386     6.892    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X19Y180        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.470     6.470 r  
                                                      0.000     6.470 r  clk (IN)
                         net (fo=1996, unset)         0.483     6.953    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y180        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     6.953    
                         clock uncertainty           -0.035     6.917    
    SLICE_X19Y180        FDRE (Setup_fdre_C_R)       -0.295     6.622    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 -0.270    




