var veridocModuleInformation= {"moduleName":"sparc_exu_ecc",
"moduleFile":"Unknown",
"moduleLine":"2264",
"moduleBrief":"None",
"children":[
"dff_s","dff_s","dff_s","zzecc_exu_chkecc2","zzecc_exu_chkecc2","zzecc_exu_chkecc2","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","mux3ds","mux3ds","mux3ds","sparc_exu_ecc_dec"]
,
"ports":[
{"name":"rclk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"si",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_ecc_rcc_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_rs1_use_rf_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_ecc_rs1_synd_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rs2_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_rs2_use_rf_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_ecc_rs2_synd_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_ecc_rs3_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_rs3_use_rf_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_ecc_rs3_synd_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_sel_rs1_m_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_sel_rs2_m_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_sel_rs3_m_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_log_rs1_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_log_rs2_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_ecc_log_rs3_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"so",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecc_ecl_rs1_ce",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecc_ecl_rs1_ue",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecc_ecl_rs2_ce",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecc_ecl_rs2_ue",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecc_ecl_rs3_ce",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecc_ecl_rs3_ue",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecc_byp_ecc_result_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_err_synd_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
