// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _yuv_filter_yuv2rgb_HH_
#define _yuv_filter_yuv2rgb_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "yuv_filter_mul_mul_16ns_16ns_32_1.h"
#include "yuv_filter_mac_muladd_8s_8s_17ns_17_1.h"
#include "yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1.h"
#include "yuv_filter_mac_muladd_10ns_8s_18s_18_1.h"

namespace ap_rtl {

struct yuv_filter_yuv2rgb : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > in_channels_ch1_dout;
    sc_in< sc_logic > in_channels_ch1_empty_n;
    sc_out< sc_logic > in_channels_ch1_read;
    sc_in< sc_lv<8> > in_channels_ch2_dout;
    sc_in< sc_logic > in_channels_ch2_empty_n;
    sc_out< sc_logic > in_channels_ch2_read;
    sc_in< sc_lv<8> > in_channels_ch3_dout;
    sc_in< sc_logic > in_channels_ch3_empty_n;
    sc_out< sc_logic > in_channels_ch3_read;
    sc_in< sc_lv<16> > in_width_dout;
    sc_in< sc_logic > in_width_empty_n;
    sc_out< sc_logic > in_width_read;
    sc_in< sc_lv<16> > in_height_dout;
    sc_in< sc_logic > in_height_empty_n;
    sc_out< sc_logic > in_height_read;
    sc_out< sc_lv<22> > out_channels_ch1_address0;
    sc_out< sc_logic > out_channels_ch1_ce0;
    sc_out< sc_logic > out_channels_ch1_we0;
    sc_out< sc_lv<8> > out_channels_ch1_d0;
    sc_out< sc_lv<22> > out_channels_ch2_address0;
    sc_out< sc_logic > out_channels_ch2_ce0;
    sc_out< sc_logic > out_channels_ch2_we0;
    sc_out< sc_lv<8> > out_channels_ch2_d0;
    sc_out< sc_lv<22> > out_channels_ch3_address0;
    sc_out< sc_logic > out_channels_ch3_ce0;
    sc_out< sc_logic > out_channels_ch3_we0;
    sc_out< sc_lv<8> > out_channels_ch3_d0;
    sc_out< sc_lv<16> > out_width;
    sc_out< sc_logic > out_width_ap_vld;
    sc_out< sc_lv<16> > out_height;
    sc_out< sc_logic > out_height_ap_vld;


    // Module declarations
    yuv_filter_yuv2rgb(sc_module_name name);
    SC_HAS_PROCESS(yuv_filter_yuv2rgb);

    ~yuv_filter_yuv2rgb();

    sc_trace_file* mVcdFile;

    yuv_filter_mul_mul_16ns_16ns_32_1<1,1,16,16,32>* yuv_filter_mul_mul_16ns_16ns_32_1_U36;
    yuv_filter_mac_muladd_8s_8s_17ns_17_1<1,1,8,8,17,17>* yuv_filter_mac_muladd_8s_8s_17ns_17_1_U37;
    yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1<1,1,5,8,10,9,18>* yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1_U38;
    yuv_filter_mac_muladd_10ns_8s_18s_18_1<1,1,10,8,18,18>* yuv_filter_mac_muladd_10ns_8s_18s_18_1_U39;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_22;
    sc_signal< sc_logic > in_channels_ch1_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_2;
    sc_signal< bool > ap_sig_80;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_631;
    sc_signal< sc_logic > in_channels_ch2_blk_n;
    sc_signal< sc_logic > in_channels_ch3_blk_n;
    sc_signal< sc_logic > in_width_blk_n;
    sc_signal< sc_logic > in_height_blk_n;
    sc_signal< sc_lv<32> > indvar_flatten_reg_202;
    sc_signal< sc_lv<16> > x_reg_213;
    sc_signal< sc_lv<16> > y_reg_224;
    sc_signal< sc_lv<16> > width_reg_613;
    sc_signal< bool > ap_sig_121;
    sc_signal< sc_lv<16> > height_reg_619;
    sc_signal< sc_lv<32> > bound_fu_579_p2;
    sc_signal< sc_lv<32> > bound_reg_626;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_133;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_241_p2;
    sc_signal< bool > ap_sig_144;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_631_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_631_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_631_pp0_iter3;
    sc_signal< sc_lv<32> > indvar_flatten_next_fu_246_p2;
    sc_signal< sc_lv<16> > tmp_mid2_v_fu_271_p3;
    sc_signal< sc_lv<16> > tmp_mid2_v_reg_640;
    sc_signal< sc_lv<23> > tmp_s_fu_313_p2;
    sc_signal< sc_lv<23> > tmp_s_reg_645;
    sc_signal< sc_lv<23> > ap_reg_ppstg_tmp_s_reg_645_pp0_iter1;
    sc_signal< sc_lv<23> > ap_reg_ppstg_tmp_s_reg_645_pp0_iter2;
    sc_signal< sc_lv<23> > ap_reg_ppstg_tmp_s_reg_645_pp0_iter3;
    sc_signal< sc_lv<16> > y_1_fu_319_p2;
    sc_signal< sc_lv<8> > Y_reg_655;
    sc_signal< sc_lv<8> > U_reg_660;
    sc_signal< sc_lv<8> > V_reg_665;
    sc_signal< sc_lv<8> > D_fu_328_p2;
    sc_signal< sc_lv<8> > D_reg_670;
    sc_signal< sc_lv<8> > E_fu_333_p2;
    sc_signal< sc_lv<8> > E_reg_677;
    sc_signal< sc_lv<18> > grp_fu_593_p4;
    sc_signal< sc_lv<18> > tmp_5_reg_682;
    sc_signal< sc_lv<17> > tmp_11_fu_342_p2;
    sc_signal< sc_lv<17> > tmp_11_reg_690;
    sc_signal< sc_lv<8> > R_fu_399_p3;
    sc_signal< sc_lv<8> > R_reg_695;
    sc_signal< sc_lv<8> > G_fu_466_p3;
    sc_signal< sc_lv<8> > G_reg_700;
    sc_signal< sc_lv<8> > B_fu_565_p3;
    sc_signal< sc_lv<8> > B_reg_705;
    sc_signal< sc_lv<16> > x_phi_fu_217_p4;
    sc_signal< sc_lv<64> > tmp_19_cast_fu_573_p1;
    sc_signal< sc_lv<1> > exitcond_fu_258_p2;
    sc_signal< sc_lv<16> > x_1_fu_252_p2;
    sc_signal< sc_lv<13> > tmp_fu_279_p1;
    sc_signal< sc_lv<15> > tmp_1_fu_291_p1;
    sc_signal< sc_lv<23> > p_shl3_cast_fu_295_p3;
    sc_signal< sc_lv<23> > p_shl2_cast_fu_283_p3;
    sc_signal< sc_lv<16> > y_mid2_fu_263_p3;
    sc_signal< sc_lv<23> > tmp_7_fu_303_p2;
    sc_signal< sc_lv<23> > tmp_cast_fu_309_p1;
    sc_signal< sc_lv<8> > tmp_11_fu_342_p1;
    sc_signal< sc_lv<18> > grp_fu_603_p3;
    sc_signal< sc_lv<2> > tmp_8_fu_354_p4;
    sc_signal< sc_lv<1> > icmp_fu_363_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_369_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_393_p2;
    sc_signal< sc_lv<8> > p_phitmp_fu_385_p3;
    sc_signal< sc_lv<8> > phitmp_fu_376_p4;
    sc_signal< sc_lv<17> > grp_fu_585_p3;
    sc_signal< sc_lv<18> > tmp1_cast_fu_410_p1;
    sc_signal< sc_lv<18> > tmp_13_fu_413_p2;
    sc_signal< sc_lv<2> > tmp_14_fu_418_p4;
    sc_signal< sc_lv<1> > icmp1_fu_428_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_434_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_460_p2;
    sc_signal< sc_lv<8> > p_phitmp2_fu_452_p3;
    sc_signal< sc_lv<8> > phitmp2_fu_442_p4;
    sc_signal< sc_lv<17> > p_shl_fu_474_p3;
    sc_signal< sc_lv<10> > p_shl1_fu_485_p3;
    sc_signal< sc_lv<18> > p_shl_cast_fu_481_p1;
    sc_signal< sc_lv<18> > p_shl1_cast_fu_492_p1;
    sc_signal< sc_lv<18> > tmp_17_fu_496_p2;
    sc_signal< sc_lv<19> > tmp_20_cast_fu_351_p1;
    sc_signal< sc_lv<19> > tmp_35_cast_fu_502_p1;
    sc_signal< sc_lv<19> > tmp_18_fu_511_p2;
    sc_signal< sc_lv<3> > tmp_20_fu_517_p4;
    sc_signal< sc_lv<18> > tmp_19_fu_506_p2;
    sc_signal< sc_lv<1> > icmp2_fu_527_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_533_p3;
    sc_signal< sc_lv<1> > tmp_22_fu_559_p2;
    sc_signal< sc_lv<8> > p_phitmp3_fu_551_p3;
    sc_signal< sc_lv<8> > phitmp3_fu_541_p4;
    sc_signal< sc_lv<16> > bound_fu_579_p0;
    sc_signal< sc_lv<16> > bound_fu_579_p1;
    sc_signal< sc_lv<8> > grp_fu_585_p0;
    sc_signal< sc_lv<5> > grp_fu_593_p0;
    sc_signal< sc_lv<8> > grp_fu_593_p1;
    sc_signal< sc_lv<10> > grp_fu_593_p2;
    sc_signal< sc_lv<9> > grp_fu_593_p3;
    sc_signal< sc_lv<10> > grp_fu_603_p0;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_3;
    sc_signal< bool > ap_sig_494;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_lv<32> > bound_fu_579_p00;
    sc_signal< sc_lv<32> > bound_fu_579_p10;
    sc_signal< sc_lv<9> > grp_fu_593_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<4> ap_ST_st9_fsm_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<17> ap_const_lv17_1FF30;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<16> ap_const_lv16_FF9C;
    static const sc_lv<9> ap_const_lv9_1F0;
    static const sc_lv<18> ap_const_lv18_12A;
    static const sc_lv<18> ap_const_lv18_80;
    static const sc_lv<18> ap_const_lv18_199;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_B_fu_565_p3();
    void thread_D_fu_328_p2();
    void thread_E_fu_333_p2();
    void thread_G_fu_466_p3();
    void thread_R_fu_399_p3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_121();
    void thread_ap_sig_133();
    void thread_ap_sig_144();
    void thread_ap_sig_22();
    void thread_ap_sig_494();
    void thread_ap_sig_80();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st9_fsm_3();
    void thread_bound_fu_579_p0();
    void thread_bound_fu_579_p00();
    void thread_bound_fu_579_p1();
    void thread_bound_fu_579_p10();
    void thread_exitcond_flatten_fu_241_p2();
    void thread_exitcond_fu_258_p2();
    void thread_grp_fu_585_p0();
    void thread_grp_fu_593_p0();
    void thread_grp_fu_593_p1();
    void thread_grp_fu_593_p10();
    void thread_grp_fu_593_p2();
    void thread_grp_fu_593_p3();
    void thread_grp_fu_603_p0();
    void thread_icmp1_fu_428_p2();
    void thread_icmp2_fu_527_p2();
    void thread_icmp_fu_363_p2();
    void thread_in_channels_ch1_blk_n();
    void thread_in_channels_ch1_read();
    void thread_in_channels_ch2_blk_n();
    void thread_in_channels_ch2_read();
    void thread_in_channels_ch3_blk_n();
    void thread_in_channels_ch3_read();
    void thread_in_height_blk_n();
    void thread_in_height_read();
    void thread_in_width_blk_n();
    void thread_in_width_read();
    void thread_indvar_flatten_next_fu_246_p2();
    void thread_out_channels_ch1_address0();
    void thread_out_channels_ch1_ce0();
    void thread_out_channels_ch1_d0();
    void thread_out_channels_ch1_we0();
    void thread_out_channels_ch2_address0();
    void thread_out_channels_ch2_ce0();
    void thread_out_channels_ch2_d0();
    void thread_out_channels_ch2_we0();
    void thread_out_channels_ch3_address0();
    void thread_out_channels_ch3_ce0();
    void thread_out_channels_ch3_d0();
    void thread_out_channels_ch3_we0();
    void thread_out_height();
    void thread_out_height_ap_vld();
    void thread_out_width();
    void thread_out_width_ap_vld();
    void thread_p_phitmp2_fu_452_p3();
    void thread_p_phitmp3_fu_551_p3();
    void thread_p_phitmp_fu_385_p3();
    void thread_p_shl1_cast_fu_492_p1();
    void thread_p_shl1_fu_485_p3();
    void thread_p_shl2_cast_fu_283_p3();
    void thread_p_shl3_cast_fu_295_p3();
    void thread_p_shl_cast_fu_481_p1();
    void thread_p_shl_fu_474_p3();
    void thread_phitmp2_fu_442_p4();
    void thread_phitmp3_fu_541_p4();
    void thread_phitmp_fu_376_p4();
    void thread_tmp1_cast_fu_410_p1();
    void thread_tmp_11_fu_342_p1();
    void thread_tmp_11_fu_342_p2();
    void thread_tmp_12_fu_393_p2();
    void thread_tmp_13_fu_413_p2();
    void thread_tmp_14_fu_418_p4();
    void thread_tmp_15_fu_434_p3();
    void thread_tmp_16_fu_460_p2();
    void thread_tmp_17_fu_496_p2();
    void thread_tmp_18_fu_511_p2();
    void thread_tmp_19_cast_fu_573_p1();
    void thread_tmp_19_fu_506_p2();
    void thread_tmp_1_fu_291_p1();
    void thread_tmp_20_cast_fu_351_p1();
    void thread_tmp_20_fu_517_p4();
    void thread_tmp_21_fu_533_p3();
    void thread_tmp_22_fu_559_p2();
    void thread_tmp_35_cast_fu_502_p1();
    void thread_tmp_7_fu_303_p2();
    void thread_tmp_8_fu_354_p4();
    void thread_tmp_9_fu_369_p3();
    void thread_tmp_cast_fu_309_p1();
    void thread_tmp_fu_279_p1();
    void thread_tmp_mid2_v_fu_271_p3();
    void thread_tmp_s_fu_313_p2();
    void thread_x_1_fu_252_p2();
    void thread_x_phi_fu_217_p4();
    void thread_y_1_fu_319_p2();
    void thread_y_mid2_fu_263_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
