--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dds_wave.twx dds_wave.ncd -o dds_wave.twr dds_wave.pcf
-ucf dds_wave.ucf

Design file:              dds_wave.ncd
Physical constraint file: dds_wave.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3151 paths analyzed, 601 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.160ns.
--------------------------------------------------------------------------------

Paths for end point dadata_o_5 (SLICE_X21Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sin_cos_inst/blk000000d1 (RAM)
  Destination:          dadata_o_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.485ns (Levels of Logic = 0)
  Clock Path Skew:      -0.060ns (0.328 - 0.388)
  Source Clock:         ad9708_clk_OBUF_BUFG falling at 10.000ns
  Destination Clock:    ad9708_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sin_cos_inst/blk000000d1 to dadata_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y4.DOADO5    Trcko_DOA_REG         1.500   sin_cos_inst/blk000000d1
                                                       sin_cos_inst/blk000000d1
    SLICE_X21Y7.BX       net (fanout=1)        1.922   sine<5>
    SLICE_X21Y7.CLK      Tdick                 0.063   dadata_o<7>
                                                       dadata_o_5
    -------------------------------------------------  ---------------------------
    Total                                      3.485ns (1.563ns logic, 1.922ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point dadata_o_6 (SLICE_X21Y7.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sin_cos_inst/blk000000d1 (RAM)
  Destination:          dadata_o_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 0)
  Clock Path Skew:      -0.060ns (0.328 - 0.388)
  Source Clock:         ad9708_clk_OBUF_BUFG falling at 10.000ns
  Destination Clock:    ad9708_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sin_cos_inst/blk000000d1 to dadata_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y4.DOADO6    Trcko_DOA_REG         1.500   sin_cos_inst/blk000000d1
                                                       sin_cos_inst/blk000000d1
    SLICE_X21Y7.CX       net (fanout=1)        1.834   sine<6>
    SLICE_X21Y7.CLK      Tdick                 0.063   dadata_o<7>
                                                       dadata_o_6
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (1.563ns logic, 1.834ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point dadata_o_4 (SLICE_X21Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sin_cos_inst/blk000000d1 (RAM)
  Destination:          dadata_o_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.060ns (0.328 - 0.388)
  Source Clock:         ad9708_clk_OBUF_BUFG falling at 10.000ns
  Destination Clock:    ad9708_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sin_cos_inst/blk000000d1 to dadata_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y4.DOADO4    Trcko_DOA_REG         1.500   sin_cos_inst/blk000000d1
                                                       sin_cos_inst/blk000000d1
    SLICE_X21Y7.AX       net (fanout=1)        1.739   sine<4>
    SLICE_X21Y7.CLK      Tdick                 0.063   dadata_o<7>
                                                       dadata_o_4
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.563ns logic, 1.739ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_0 (SLICE_X4Y5.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_debounce_m0/q_reg_0 (FF)
  Destination:          ax_debounce_m0/q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9708_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    ad9708_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_debounce_m0/q_reg_0 to ax_debounce_m0/q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y5.AQ        Tcko                  0.200   ax_debounce_m0/q_reg<2>
                                                       ax_debounce_m0/q_reg_0
    SLICE_X4Y5.A6        net (fanout=3)        0.023   ax_debounce_m0/q_reg<0>
    SLICE_X4Y5.CLK       Tah         (-Th)    -0.190   ax_debounce_m0/q_reg<2>
                                                       ax_debounce_m0/q_next<0>1
                                                       ax_debounce_m0/q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point dds_freq_3 (SLICE_X12Y13.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_freq_2 (FF)
  Destination:          dds_freq_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9708_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    ad9708_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dds_freq_2 to dds_freq_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.CQ      Tcko                  0.200   dds_freq<2>
                                                       dds_freq_2
    SLICE_X12Y13.C5      net (fanout=13)       0.093   dds_freq<2>
    SLICE_X12Y13.CLK     Tah         (-Th)    -0.121   dds_freq<2>
                                                       Result<3>1
                                                       dds_freq_3
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.321ns logic, 0.093ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point ax_debounce_m0/q_reg_2 (SLICE_X4Y5.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ax_debounce_m0/q_reg_2 (FF)
  Destination:          ax_debounce_m0/q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9708_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    ad9708_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ax_debounce_m0/q_reg_2 to ax_debounce_m0/q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y5.DQ        Tcko                  0.200   ax_debounce_m0/q_reg<2>
                                                       ax_debounce_m0/q_reg_2
    SLICE_X4Y5.D6        net (fanout=3)        0.031   ax_debounce_m0/q_reg<2>
    SLICE_X4Y5.CLK       Tah         (-Th)    -0.190   ax_debounce_m0/q_reg<2>
                                                       ax_debounce_m0/q_next<2>1
                                                       ax_debounce_m0/q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: sin_cos_inst/blk000000d1/CLKAWRCLK
  Logical resource: sin_cos_inst/blk000000d1/CLKAWRCLK
  Location pin: RAMB8_X0Y4.CLKAWRCLK
  Clock network: ad9708_clk_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: sin_cos_inst/blk000000d1/CLKBRDCLK
  Logical resource: sin_cos_inst/blk000000d1/CLKBRDCLK
  Location pin: RAMB8_X0Y4.CLKBRDCLK
  Clock network: ad9708_clk_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ad9708_clk_OBUF_BUFG/I0
  Logical resource: ad9708_clk_OBUF_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ad9708_clk_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.713|    3.580|    1.698|    2.623|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3151 paths, 0 nets, and 520 connections

Design statistics:
   Minimum period:   7.160ns{1}   (Maximum frequency: 139.665MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 07 14:57:43 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



