
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076a0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08007828  08007828  00008828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007898  08007898  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007898  08007898  0000906c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007898  08007898  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007898  08007898  00008898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800789c  0800789c  0000889c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080078a0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          0000035c  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003c8  200003c8  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000152ff  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003358  00000000  00000000  0001e39b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001190  00000000  00000000  000216f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000db7  00000000  00000000  00022888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ceb0  00000000  00000000  0002363f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018aed  00000000  00000000  000404ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6a16  00000000  00000000  00058fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ff9f2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004aac  00000000  00000000  000ffa38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001044e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000006c 	.word	0x2000006c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007810 	.word	0x08007810

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000070 	.word	0x20000070
 80001c4:	08007810 	.word	0x08007810

080001c8 <StartRx>:
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;
static uint32_t last_rx_ms = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f006 f800 	bl	80061d6 <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	20000089 	.word	0x20000089
 80001e0:	200001cc 	.word	0x200001cc

080001e4 <Comm_Init>:

void Comm_Init(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
  idx = 0;
 80001e8:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <Comm_Init+0x24>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <Comm_Init+0x28>)
 80001f0:	2200      	movs	r2, #0
 80001f2:	701a      	strb	r2, [r3, #0]
  last_rx_ms = HAL_GetTick();
 80001f4:	f001 fdfa 	bl	8001dec <HAL_GetTick>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a05      	ldr	r2, [pc, #20]	@ (8000210 <Comm_Init+0x2c>)
 80001fc:	6013      	str	r3, [r2, #0]
  StartRx();
 80001fe:	f7ff ffe3 	bl	80001c8 <StartRx>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	2000008f 	.word	0x2000008f
 800020c:	20000088 	.word	0x20000088
 8000210:	20000090 	.word	0x20000090

08000214 <HAL_UART_RxCpltCallback>:
{

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a2a      	ldr	r2, [pc, #168]	@ (80002cc <HAL_UART_RxCpltCallback+0xb8>)
 8000222:	4293      	cmp	r3, r2
 8000224:	d14e      	bne.n	80002c4 <HAL_UART_RxCpltCallback+0xb0>

  uint8_t b = rx_byte;
 8000226:	4b2a      	ldr	r3, [pc, #168]	@ (80002d0 <HAL_UART_RxCpltCallback+0xbc>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800022c:	4b29      	ldr	r3, [pc, #164]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d10d      	bne.n	8000250 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000234:	7bfb      	ldrb	r3, [r7, #15]
 8000236:	2bab      	cmp	r3, #171	@ 0xab
 8000238:	d141      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      frame[idx++] = b;
 800023a:	4b26      	ldr	r3, [pc, #152]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	1c5a      	adds	r2, r3, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a24      	ldr	r2, [pc, #144]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000244:	7011      	strb	r1, [r2, #0]
 8000246:	4619      	mov	r1, r3
 8000248:	4a23      	ldr	r2, [pc, #140]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	5453      	strb	r3, [r2, r1]
 800024e:	e036      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
    }
  } else {
    frame[idx++] = b;
 8000250:	4b20      	ldr	r3, [pc, #128]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	1c5a      	adds	r2, r3, #1
 8000256:	b2d1      	uxtb	r1, r2
 8000258:	4a1e      	ldr	r2, [pc, #120]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800025a:	7011      	strb	r1, [r2, #0]
 800025c:	4619      	mov	r1, r3
 800025e:	4a1e      	ldr	r2, [pc, #120]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000260:	7bfb      	ldrb	r3, [r7, #15]
 8000262:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000264:	4b1b      	ldr	r3, [pc, #108]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	2b02      	cmp	r3, #2
 800026a:	d928      	bls.n	80002be <HAL_UART_RxCpltCallback+0xaa>
      uint8_t state = frame[1] & 0x3F;
 800026c:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 800026e:	785b      	ldrb	r3, [r3, #1]
 8000270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000274:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 8000276:	4b18      	ldr	r3, [pc, #96]	@ (80002d8 <HAL_UART_RxCpltCallback+0xc4>)
 8000278:	789b      	ldrb	r3, [r3, #2]
 800027a:	737b      	strb	r3, [r7, #13]
      idx = 0;
 800027c:	4b15      	ldr	r3, [pc, #84]	@ (80002d4 <HAL_UART_RxCpltCallback+0xc0>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 8000282:	7bbb      	ldrb	r3, [r7, #14]
 8000284:	43db      	mvns	r3, r3
 8000286:	b2db      	uxtb	r3, r3
 8000288:	7b7a      	ldrb	r2, [r7, #13]
 800028a:	429a      	cmp	r2, r3
 800028c:	d117      	bne.n	80002be <HAL_UART_RxCpltCallback+0xaa>
        g_keys_state = state;
 800028e:	4a13      	ldr	r2, [pc, #76]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 8000290:	7bbb      	ldrb	r3, [r7, #14]
 8000292:	7013      	strb	r3, [r2, #0]
        last_rx_ms = HAL_GetTick();
 8000294:	f001 fdaa 	bl	8001dec <HAL_GetTick>
 8000298:	4603      	mov	r3, r0
 800029a:	4a11      	ldr	r2, [pc, #68]	@ (80002e0 <HAL_UART_RxCpltCallback+0xcc>)
 800029c:	6013      	str	r3, [r2, #0]

        if (g_keys_state) {
 800029e:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <HAL_UART_RxCpltCallback+0xc8>)
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d005      	beq.n	80002b4 <HAL_UART_RxCpltCallback+0xa0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2108      	movs	r1, #8
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ae:	f002 f8cd 	bl	800244c <HAL_GPIO_WritePin>
 80002b2:	e004      	b.n	80002be <HAL_UART_RxCpltCallback+0xaa>
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80002b4:	2200      	movs	r2, #0
 80002b6:	2108      	movs	r1, #8
 80002b8:	480a      	ldr	r0, [pc, #40]	@ (80002e4 <HAL_UART_RxCpltCallback+0xd0>)
 80002ba:	f002 f8c7 	bl	800244c <HAL_GPIO_WritePin>
		}
      }
    }
  }

  StartRx();
 80002be:	f7ff ff83 	bl	80001c8 <StartRx>
 80002c2:	e000      	b.n	80002c6 <HAL_UART_RxCpltCallback+0xb2>
  if (huart->Instance != USART1) return;
 80002c4:	bf00      	nop
}
 80002c6:	3710      	adds	r7, #16
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40013800 	.word	0x40013800
 80002d0:	20000089 	.word	0x20000089
 80002d4:	2000008f 	.word	0x2000008f
 80002d8:	2000008c 	.word	0x2000008c
 80002dc:	20000088 	.word	0x20000088
 80002e0:	20000090 	.word	0x20000090
 80002e4:	48000400 	.word	0x48000400

080002e8 <checksum_xor>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	460b      	mov	r3, r1
 80002f2:	70fb      	strb	r3, [r7, #3]
  uint8_t c = 0;
 80002f4:	2300      	movs	r3, #0
 80002f6:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < n; i++) c ^= p[i];
 80002f8:	2300      	movs	r3, #0
 80002fa:	73bb      	strb	r3, [r7, #14]
 80002fc:	e009      	b.n	8000312 <checksum_xor+0x2a>
 80002fe:	7bbb      	ldrb	r3, [r7, #14]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	4413      	add	r3, r2
 8000304:	781a      	ldrb	r2, [r3, #0]
 8000306:	7bfb      	ldrb	r3, [r7, #15]
 8000308:	4053      	eors	r3, r2
 800030a:	73fb      	strb	r3, [r7, #15]
 800030c:	7bbb      	ldrb	r3, [r7, #14]
 800030e:	3301      	adds	r3, #1
 8000310:	73bb      	strb	r3, [r7, #14]
 8000312:	7bba      	ldrb	r2, [r7, #14]
 8000314:	78fb      	ldrb	r3, [r7, #3]
 8000316:	429a      	cmp	r2, r3
 8000318:	d3f1      	bcc.n	80002fe <checksum_xor+0x16>
  return c;
 800031a:	7bfb      	ldrb	r3, [r7, #15]
}
 800031c:	4618      	mov	r0, r3
 800031e:	3714      	adds	r7, #20
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <Comm_SendDistance>:

void Comm_SendDistance(float dist_m)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
 800032e:	ed87 0a01 	vstr	s0, [r7, #4]
  uint8_t tx[7];
  tx[0] = START_BYTE;
 8000332:	23ab      	movs	r3, #171	@ 0xab
 8000334:	723b      	strb	r3, [r7, #8]
  tx[1] = MSG_DISTANCE;
 8000336:	23d1      	movs	r3, #209	@ 0xd1
 8000338:	727b      	strb	r3, [r7, #9]

  // skopíruj float do bajtov (IEEE754)
  memcpy(&tx[2], &dist_m, sizeof(float));
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f8c7 300a 	str.w	r3, [r7, #10]

  // checksum z bajtov [1..5] (typ + float)
  tx[6] = checksum_xor(&tx[1], 1 + 4);
 8000340:	f107 0308 	add.w	r3, r7, #8
 8000344:	3301      	adds	r3, #1
 8000346:	2105      	movs	r1, #5
 8000348:	4618      	mov	r0, r3
 800034a:	f7ff ffcd 	bl	80002e8 <checksum_xor>
 800034e:	4603      	mov	r3, r0
 8000350:	73bb      	strb	r3, [r7, #14]

  // blokujúco, na testovanie je to najjednoduchšie
  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
 8000352:	f107 0108 	add.w	r1, r7, #8
 8000356:	2332      	movs	r3, #50	@ 0x32
 8000358:	2207      	movs	r2, #7
 800035a:	4803      	ldr	r0, [pc, #12]	@ (8000368 <Comm_SendDistance+0x40>)
 800035c:	f005 feb2 	bl	80060c4 <HAL_UART_Transmit>
}
 8000360:	bf00      	nop
 8000362:	3710      	adds	r7, #16
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	200001cc 	.word	0x200001cc

0800036c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a06      	ldr	r2, [pc, #24]	@ (8000394 <HAL_UART_ErrorCallback+0x28>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d105      	bne.n	800038a <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 800037e:	4b06      	ldr	r3, [pc, #24]	@ (8000398 <HAL_UART_ErrorCallback+0x2c>)
 8000380:	2200      	movs	r2, #0
 8000382:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000384:	f7ff ff20 	bl	80001c8 <StartRx>
 8000388:	e000      	b.n	800038c <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 800038a:	bf00      	nop
}
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	40013800 	.word	0x40013800
 8000398:	2000008f 	.word	0x2000008f

0800039c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b088      	sub	sp, #32
 80003a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a2:	f107 030c 	add.w	r3, r7, #12
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	4a2c      	ldr	r2, [pc, #176]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b2a      	ldr	r3, [pc, #168]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003c6:	60bb      	str	r3, [r7, #8]
 80003c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ca:	4b27      	ldr	r3, [pc, #156]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	4a26      	ldr	r2, [pc, #152]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003d4:	6153      	str	r3, [r2, #20]
 80003d6:	4b24      	ldr	r3, [pc, #144]	@ (8000468 <MX_GPIO_Init+0xcc>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_BRAKE_Pin|R_BRAKE_Pin, GPIO_PIN_SET);
 80003e2:	2201      	movs	r2, #1
 80003e4:	2124      	movs	r1, #36	@ 0x24
 80003e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003ea:	f002 f82f 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_DIR_Pin|R_DIR_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	f241 0118 	movw	r1, #4120	@ 0x1018
 80003f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003f8:	f002 f828 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2108      	movs	r1, #8
 8000400:	481a      	ldr	r0, [pc, #104]	@ (800046c <MX_GPIO_Init+0xd0>)
 8000402:	f002 f823 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_BRAKE_Pin R_BRAKE_Pin */
  GPIO_InitStruct.Pin = L_BRAKE_Pin|R_BRAKE_Pin;
 8000406:	2324      	movs	r3, #36	@ 0x24
 8000408:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800040a:	2311      	movs	r3, #17
 800040c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000412:	2300      	movs	r3, #0
 8000414:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000416:	f107 030c 	add.w	r3, r7, #12
 800041a:	4619      	mov	r1, r3
 800041c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000420:	f001 fea2 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_DIR_Pin R_DIR_Pin PA12 */
  GPIO_InitStruct.Pin = L_DIR_Pin|R_DIR_Pin|GPIO_PIN_12;
 8000424:	f241 0318 	movw	r3, #4120	@ 0x1018
 8000428:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800042a:	2301      	movs	r3, #1
 800042c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042e:	2300      	movs	r3, #0
 8000430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000432:	2300      	movs	r3, #0
 8000434:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000436:	f107 030c 	add.w	r3, r7, #12
 800043a:	4619      	mov	r1, r3
 800043c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000440:	f001 fe92 	bl	8002168 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000444:	2308      	movs	r3, #8
 8000446:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000448:	2301      	movs	r3, #1
 800044a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000450:	2300      	movs	r3, #0
 8000452:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000454:	f107 030c 	add.w	r3, r7, #12
 8000458:	4619      	mov	r1, r3
 800045a:	4804      	ldr	r0, [pc, #16]	@ (800046c <MX_GPIO_Init+0xd0>)
 800045c:	f001 fe84 	bl	8002168 <HAL_GPIO_Init>

}
 8000460:	bf00      	nop
 8000462:	3720      	adds	r7, #32
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40021000 	.word	0x40021000
 800046c:	48000400 	.word	0x48000400

08000470 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000476:	4a1c      	ldr	r2, [pc, #112]	@ (80004e8 <MX_I2C1_Init+0x78>)
 8000478:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800047a:	4b1a      	ldr	r3, [pc, #104]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800047c:	4a1b      	ldr	r2, [pc, #108]	@ (80004ec <MX_I2C1_Init+0x7c>)
 800047e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000480:	4b18      	ldr	r3, [pc, #96]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000482:	2200      	movs	r2, #0
 8000484:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000486:	4b17      	ldr	r3, [pc, #92]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000488:	2201      	movs	r2, #1
 800048a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800048c:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800048e:	2200      	movs	r2, #0
 8000490:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000492:	4b14      	ldr	r3, [pc, #80]	@ (80004e4 <MX_I2C1_Init+0x74>)
 8000494:	2200      	movs	r2, #0
 8000496:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000498:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <MX_I2C1_Init+0x74>)
 800049a:	2200      	movs	r2, #0
 800049c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800049e:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004a4:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004aa:	480e      	ldr	r0, [pc, #56]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004ac:	f001 ffe6 	bl	800247c <HAL_I2C_Init>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004b6:	f000 f8fa 	bl	80006ae <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004ba:	2100      	movs	r1, #0
 80004bc:	4809      	ldr	r0, [pc, #36]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004be:	f002 fd69 	bl	8002f94 <HAL_I2CEx_ConfigAnalogFilter>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d001      	beq.n	80004cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004c8:	f000 f8f1 	bl	80006ae <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004cc:	2100      	movs	r1, #0
 80004ce:	4805      	ldr	r0, [pc, #20]	@ (80004e4 <MX_I2C1_Init+0x74>)
 80004d0:	f002 fdab 	bl	800302a <HAL_I2CEx_ConfigDigitalFilter>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004da:	f000 f8e8 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004de:	bf00      	nop
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	20000094 	.word	0x20000094
 80004e8:	40005400 	.word	0x40005400
 80004ec:	00201d2b 	.word	0x00201d2b

080004f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b08a      	sub	sp, #40	@ 0x28
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f8:	f107 0314 	add.w	r3, r7, #20
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	605a      	str	r2, [r3, #4]
 8000502:	609a      	str	r2, [r3, #8]
 8000504:	60da      	str	r2, [r3, #12]
 8000506:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a17      	ldr	r2, [pc, #92]	@ (800056c <HAL_I2C_MspInit+0x7c>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d127      	bne.n	8000562 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000512:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000514:	695b      	ldr	r3, [r3, #20]
 8000516:	4a16      	ldr	r2, [pc, #88]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000518:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800051c:	6153      	str	r3, [r2, #20]
 800051e:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000526:	613b      	str	r3, [r7, #16]
 8000528:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800052a:	23c0      	movs	r3, #192	@ 0xc0
 800052c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800052e:	2312      	movs	r3, #18
 8000530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000532:	2300      	movs	r3, #0
 8000534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000536:	2303      	movs	r3, #3
 8000538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800053a:	2304      	movs	r3, #4
 800053c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	4619      	mov	r1, r3
 8000544:	480b      	ldr	r0, [pc, #44]	@ (8000574 <HAL_I2C_MspInit+0x84>)
 8000546:	f001 fe0f 	bl	8002168 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800054a:	4b09      	ldr	r3, [pc, #36]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	4a08      	ldr	r2, [pc, #32]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000550:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000554:	61d3      	str	r3, [r2, #28]
 8000556:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <HAL_I2C_MspInit+0x80>)
 8000558:	69db      	ldr	r3, [r3, #28]
 800055a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000562:	bf00      	nop
 8000564:	3728      	adds	r7, #40	@ 0x28
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40005400 	.word	0x40005400
 8000570:	40021000 	.word	0x40021000
 8000574:	48000400 	.word	0x48000400

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b08a      	sub	sp, #40	@ 0x28
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057e:	f001 fbdb 	bl	8001d38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f837 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f7ff ff09 	bl	800039c <MX_GPIO_Init>
  MX_TIM3_Init();
 800058a:	f000 f9e1 	bl	8000950 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800058e:	f000 fb2f 	bl	8000bf0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000592:	f000 f967 	bl	8000864 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000596:	f000 f90b 	bl	80007b0 <MX_TIM1_Init>
  MX_I2C1_Init();
 800059a:	f7ff ff69 	bl	8000470 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 800059e:	f7ff fe21 	bl	80001e4 <Comm_Init>
  uint32_t last_tx = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	627b      	str	r3, [r7, #36]	@ 0x24


  Motors_Init();
 80005a6:	f001 f931 	bl	800180c <Motors_Init>

  Ultrasonic_Init(&htim1);
 80005aa:	4810      	ldr	r0, [pc, #64]	@ (80005ec <main+0x74>)
 80005ac:	f001 fb80 	bl	8001cb0 <Ultrasonic_Init>

  IMU_Init();
 80005b0:	f000 fc5c 	bl	8000e6c <IMU_Init>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	Motors_Control(g_keys_state);
 80005b4:	4b0e      	ldr	r3, [pc, #56]	@ (80005f0 <main+0x78>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	4618      	mov	r0, r3
 80005bc:	f001 fb10 	bl	8001be0 <Motors_Control>

	uint32_t now = HAL_GetTick();
 80005c0:	f001 fc14 	bl	8001dec <HAL_GetTick>
 80005c4:	6238      	str	r0, [r7, #32]
	if (now - last_tx >= 100) {   // 10 Hz
 80005c6:	6a3a      	ldr	r2, [r7, #32]
 80005c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005ca:	1ad3      	subs	r3, r2, r3
 80005cc:	2b63      	cmp	r3, #99	@ 0x63
 80005ce:	d9f1      	bls.n	80005b4 <main+0x3c>
	  last_tx = now;
 80005d0:	6a3b      	ldr	r3, [r7, #32]
 80005d2:	627b      	str	r3, [r7, #36]	@ 0x24

	  IMU_ReadData(&imu);
 80005d4:	463b      	mov	r3, r7
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fe52 	bl	8001280 <IMU_ReadData>
	  Comm_SendDistance(imu.roll_deg);
 80005dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80005e0:	eeb0 0a67 	vmov.f32	s0, s15
 80005e4:	f7ff fea0 	bl	8000328 <Comm_SendDistance>
  {
 80005e8:	e7e4      	b.n	80005b4 <main+0x3c>
 80005ea:	bf00      	nop
 80005ec:	200000e8 	.word	0x200000e8
 80005f0:	20000088 	.word	0x20000088

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b096      	sub	sp, #88	@ 0x58
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80005fe:	2228      	movs	r2, #40	@ 0x28
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f006 ff32 	bl	800746c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	f107 031c 	add.w	r3, r7, #28
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
 8000610:	605a      	str	r2, [r3, #4]
 8000612:	609a      	str	r2, [r3, #8]
 8000614:	60da      	str	r2, [r3, #12]
 8000616:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	605a      	str	r2, [r3, #4]
 8000620:	609a      	str	r2, [r3, #8]
 8000622:	60da      	str	r2, [r3, #12]
 8000624:	611a      	str	r2, [r3, #16]
 8000626:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000628:	2302      	movs	r3, #2
 800062a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800062c:	2301      	movs	r3, #1
 800062e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000630:	2310      	movs	r3, #16
 8000632:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000634:	2302      	movs	r3, #2
 8000636:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000638:	2300      	movs	r3, #0
 800063a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800063c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000640:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000642:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000646:	4618      	mov	r0, r3
 8000648:	f002 fd3c 	bl	80030c4 <HAL_RCC_OscConfig>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000652:	f000 f82c 	bl	80006ae <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000656:	230f      	movs	r3, #15
 8000658:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065a:	2302      	movs	r3, #2
 800065c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800065e:	2380      	movs	r3, #128	@ 0x80
 8000660:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000662:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000666:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800066c:	f107 031c 	add.w	r3, r7, #28
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f003 fd34 	bl	80040e0 <HAL_RCC_ClockConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800067e:	f000 f816 	bl	80006ae <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000682:	f241 0321 	movw	r3, #4129	@ 0x1021
 8000686:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000688:	2300      	movs	r3, #0
 800068a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000690:	2300      	movs	r3, #0
 8000692:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	4618      	mov	r0, r3
 8000698:	f003 ff66 	bl	8004568 <HAL_RCCEx_PeriphCLKConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006a2:	f000 f804 	bl	80006ae <Error_Handler>
  }
}
 80006a6:	bf00      	nop
 80006a8:	3758      	adds	r7, #88	@ 0x58
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b2:	b672      	cpsid	i
}
 80006b4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b6:	bf00      	nop
 80006b8:	e7fd      	b.n	80006b6 <Error_Handler+0x8>
	...

080006bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000700 <HAL_MspInit+0x44>)
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000700 <HAL_MspInit+0x44>)
 80006c8:	f043 0301 	orr.w	r3, r3, #1
 80006cc:	6193      	str	r3, [r2, #24]
 80006ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <HAL_MspInit+0x44>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006da:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <HAL_MspInit+0x44>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	4a08      	ldr	r2, [pc, #32]	@ (8000700 <HAL_MspInit+0x44>)
 80006e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	61d3      	str	r3, [r2, #28]
 80006e6:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <HAL_MspInit+0x44>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	40021000 	.word	0x40021000

08000704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <NMI_Handler+0x4>

0800070c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000710:	bf00      	nop
 8000712:	e7fd      	b.n	8000710 <HardFault_Handler+0x4>

08000714 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <MemManage_Handler+0x4>

0800071c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <BusFault_Handler+0x4>

08000724 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <UsageFault_Handler+0x4>

0800072c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr

0800073a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800073a:	b480      	push	{r7}
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr

08000748 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800074c:	bf00      	nop
 800074e:	46bd      	mov	sp, r7
 8000750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000754:	4770      	bx	lr

08000756 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800075a:	f001 fb33 	bl	8001dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
	...

08000764 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000768:	4802      	ldr	r0, [pc, #8]	@ (8000774 <TIM1_CC_IRQHandler+0x10>)
 800076a:	f004 fb00 	bl	8004d6e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	200000e8 	.word	0x200000e8

08000778 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800077c:	4802      	ldr	r0, [pc, #8]	@ (8000788 <USART1_IRQHandler+0x10>)
 800077e:	f005 fd6f 	bl	8006260 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200001cc 	.word	0x200001cc

0800078c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <SystemInit+0x20>)
 8000792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000796:	4a05      	ldr	r2, [pc, #20]	@ (80007ac <SystemInit+0x20>)
 8000798:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800079c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b088      	sub	sp, #32
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007ce:	4b23      	ldr	r3, [pc, #140]	@ (800085c <MX_TIM1_Init+0xac>)
 80007d0:	4a23      	ldr	r2, [pc, #140]	@ (8000860 <MX_TIM1_Init+0xb0>)
 80007d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80007d4:	4b21      	ldr	r3, [pc, #132]	@ (800085c <MX_TIM1_Init+0xac>)
 80007d6:	2247      	movs	r2, #71	@ 0x47
 80007d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007da:	4b20      	ldr	r3, [pc, #128]	@ (800085c <MX_TIM1_Init+0xac>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80007e0:	4b1e      	ldr	r3, [pc, #120]	@ (800085c <MX_TIM1_Init+0xac>)
 80007e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e8:	4b1c      	ldr	r3, [pc, #112]	@ (800085c <MX_TIM1_Init+0xac>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0xfff-1;
 80007ee:	4b1b      	ldr	r3, [pc, #108]	@ (800085c <MX_TIM1_Init+0xac>)
 80007f0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80007f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007f6:	4b19      	ldr	r3, [pc, #100]	@ (800085c <MX_TIM1_Init+0xac>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80007fc:	4817      	ldr	r0, [pc, #92]	@ (800085c <MX_TIM1_Init+0xac>)
 80007fe:	f004 fa5f 	bl	8004cc0 <HAL_TIM_IC_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000808:	f7ff ff51 	bl	80006ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000810:	2300      	movs	r3, #0
 8000812:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000814:	2300      	movs	r3, #0
 8000816:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	4619      	mov	r1, r3
 800081e:	480f      	ldr	r0, [pc, #60]	@ (800085c <MX_TIM1_Init+0xac>)
 8000820:	f005 fb76 	bl	8005f10 <HAL_TIMEx_MasterConfigSynchronization>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800082a:	f7ff ff40 	bl	80006ae <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800082e:	2300      	movs	r3, #0
 8000830:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000832:	2301      	movs	r3, #1
 8000834:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	2200      	movs	r2, #0
 8000842:	4619      	mov	r1, r3
 8000844:	4805      	ldr	r0, [pc, #20]	@ (800085c <MX_TIM1_Init+0xac>)
 8000846:	f004 fb94 	bl	8004f72 <HAL_TIM_IC_ConfigChannel>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000850:	f7ff ff2d 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	3720      	adds	r7, #32
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	200000e8 	.word	0x200000e8
 8000860:	40012c00 	.word	0x40012c00

08000864 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08e      	sub	sp, #56	@ 0x38
 8000868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800086a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000878:	f107 031c 	add.w	r3, r7, #28
 800087c:	2200      	movs	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	605a      	str	r2, [r3, #4]
 8000882:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000884:	463b      	mov	r3, r7
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
 800088e:	60da      	str	r2, [r3, #12]
 8000890:	611a      	str	r2, [r3, #16]
 8000892:	615a      	str	r2, [r3, #20]
 8000894:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000896:	4b2d      	ldr	r3, [pc, #180]	@ (800094c <MX_TIM2_Init+0xe8>)
 8000898:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800089c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800089e:	4b2b      	ldr	r3, [pc, #172]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a4:	4b29      	ldr	r3, [pc, #164]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008aa:	4b28      	ldr	r3, [pc, #160]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008ac:	f04f 32ff 	mov.w	r2, #4294967295
 80008b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b2:	4b26      	ldr	r3, [pc, #152]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008b8:	4b24      	ldr	r3, [pc, #144]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008be:	4823      	ldr	r0, [pc, #140]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008c0:	f003 ff76 	bl	80047b0 <HAL_TIM_Base_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80008ca:	f7ff fef0 	bl	80006ae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008d8:	4619      	mov	r1, r3
 80008da:	481c      	ldr	r0, [pc, #112]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008dc:	f004 fd21 	bl	8005322 <HAL_TIM_ConfigClockSource>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80008e6:	f7ff fee2 	bl	80006ae <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80008ea:	4818      	ldr	r0, [pc, #96]	@ (800094c <MX_TIM2_Init+0xe8>)
 80008ec:	f004 f80c 	bl	8004908 <HAL_TIM_PWM_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80008f6:	f7ff feda 	bl	80006ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	4810      	ldr	r0, [pc, #64]	@ (800094c <MX_TIM2_Init+0xe8>)
 800090a:	f005 fb01 	bl	8005f10 <HAL_TIMEx_MasterConfigSynchronization>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000914:	f7ff fecb 	bl	80006ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000918:	2360      	movs	r3, #96	@ 0x60
 800091a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000920:	2300      	movs	r3, #0
 8000922:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000924:	2300      	movs	r3, #0
 8000926:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000928:	463b      	mov	r3, r7
 800092a:	2200      	movs	r2, #0
 800092c:	4619      	mov	r1, r3
 800092e:	4807      	ldr	r0, [pc, #28]	@ (800094c <MX_TIM2_Init+0xe8>)
 8000930:	f004 fbbc 	bl	80050ac <HAL_TIM_PWM_ConfigChannel>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800093a:	f7ff feb8 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800093e:	4803      	ldr	r0, [pc, #12]	@ (800094c <MX_TIM2_Init+0xe8>)
 8000940:	f000 f8fc 	bl	8000b3c <HAL_TIM_MspPostInit>

}
 8000944:	bf00      	nop
 8000946:	3738      	adds	r7, #56	@ 0x38
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000134 	.word	0x20000134

08000950 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08e      	sub	sp, #56	@ 0x38
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000956:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000964:	f107 031c 	add.w	r3, r7, #28
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000970:	463b      	mov	r3, r7
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	60da      	str	r2, [r3, #12]
 800097c:	611a      	str	r2, [r3, #16]
 800097e:	615a      	str	r2, [r3, #20]
 8000980:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000982:	4b2d      	ldr	r3, [pc, #180]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000984:	4a2d      	ldr	r2, [pc, #180]	@ (8000a3c <MX_TIM3_Init+0xec>)
 8000986:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000988:	4b2b      	ldr	r3, [pc, #172]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 800098a:	2200      	movs	r2, #0
 800098c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800098e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000994:	4b28      	ldr	r3, [pc, #160]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000996:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800099a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800099c:	4b26      	ldr	r3, [pc, #152]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 800099e:	2200      	movs	r2, #0
 80009a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a2:	4b25      	ldr	r3, [pc, #148]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009a8:	4823      	ldr	r0, [pc, #140]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009aa:	f003 ff01 	bl	80047b0 <HAL_TIM_Base_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009b4:	f7ff fe7b 	bl	80006ae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009c2:	4619      	mov	r1, r3
 80009c4:	481c      	ldr	r0, [pc, #112]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009c6:	f004 fcac 	bl	8005322 <HAL_TIM_ConfigClockSource>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80009d0:	f7ff fe6d 	bl	80006ae <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009d4:	4818      	ldr	r0, [pc, #96]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009d6:	f003 ff97 	bl	8004908 <HAL_TIM_PWM_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009e0:	f7ff fe65 	bl	80006ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e4:	2300      	movs	r3, #0
 80009e6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e8:	2300      	movs	r3, #0
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009ec:	f107 031c 	add.w	r3, r7, #28
 80009f0:	4619      	mov	r1, r3
 80009f2:	4811      	ldr	r0, [pc, #68]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 80009f4:	f005 fa8c 	bl	8005f10 <HAL_TIMEx_MasterConfigSynchronization>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80009fe:	f7ff fe56 	bl	80006ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a02:	2360      	movs	r3, #96	@ 0x60
 8000a04:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a12:	463b      	mov	r3, r7
 8000a14:	2204      	movs	r2, #4
 8000a16:	4619      	mov	r1, r3
 8000a18:	4807      	ldr	r0, [pc, #28]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000a1a:	f004 fb47 	bl	80050ac <HAL_TIM_PWM_ConfigChannel>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a24:	f7ff fe43 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a28:	4803      	ldr	r0, [pc, #12]	@ (8000a38 <MX_TIM3_Init+0xe8>)
 8000a2a:	f000 f887 	bl	8000b3c <HAL_TIM_MspPostInit>

}
 8000a2e:	bf00      	nop
 8000a30:	3738      	adds	r7, #56	@ 0x38
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000180 	.word	0x20000180
 8000a3c:	40000400 	.word	0x40000400

08000a40 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08a      	sub	sp, #40	@ 0x28
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	f107 0314 	add.w	r3, r7, #20
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ad0 <HAL_TIM_IC_MspInit+0x90>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d131      	bne.n	8000ac6 <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a62:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a64:	699b      	ldr	r3, [r3, #24]
 8000a66:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a6c:	6193      	str	r3, [r2, #24]
 8000a6e:	4b19      	ldr	r3, [pc, #100]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a70:	699b      	ldr	r3, [r3, #24]
 8000a72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a76:	613b      	str	r3, [r7, #16]
 8000a78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7a:	4b16      	ldr	r3, [pc, #88]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a7c:	695b      	ldr	r3, [r3, #20]
 8000a7e:	4a15      	ldr	r2, [pc, #84]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a84:	6153      	str	r3, [r2, #20]
 8000a86:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <HAL_TIM_IC_MspInit+0x94>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000a92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000aa4:	2306      	movs	r3, #6
 8000aa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ab2:	f001 fb59 	bl	8002168 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2100      	movs	r1, #0
 8000aba:	201b      	movs	r0, #27
 8000abc:	f001 faa1 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000ac0:	201b      	movs	r0, #27
 8000ac2:	f001 faba 	bl	800203a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000ac6:	bf00      	nop
 8000ac8:	3728      	adds	r7, #40	@ 0x28
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40012c00 	.word	0x40012c00
 8000ad4:	40021000 	.word	0x40021000

08000ad8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ae8:	d10c      	bne.n	8000b04 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aea:	4b12      	ldr	r3, [pc, #72]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000aec:	69db      	ldr	r3, [r3, #28]
 8000aee:	4a11      	ldr	r2, [pc, #68]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	61d3      	str	r3, [r2, #28]
 8000af6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000af8:	69db      	ldr	r3, [r3, #28]
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000b02:	e010      	b.n	8000b26 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0b      	ldr	r2, [pc, #44]	@ (8000b38 <HAL_TIM_Base_MspInit+0x60>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d10b      	bne.n	8000b26 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b0e:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000b10:	69db      	ldr	r3, [r3, #28]
 8000b12:	4a08      	ldr	r2, [pc, #32]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000b14:	f043 0302 	orr.w	r3, r3, #2
 8000b18:	61d3      	str	r3, [r2, #28]
 8000b1a:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <HAL_TIM_Base_MspInit+0x5c>)
 8000b1c:	69db      	ldr	r3, [r3, #28]
 8000b1e:	f003 0302 	and.w	r3, r3, #2
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	68bb      	ldr	r3, [r7, #8]
}
 8000b26:	bf00      	nop
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	40021000 	.word	0x40021000
 8000b38:	40000400 	.word	0x40000400

08000b3c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08a      	sub	sp, #40	@ 0x28
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b44:	f107 0314 	add.w	r3, r7, #20
 8000b48:	2200      	movs	r2, #0
 8000b4a:	601a      	str	r2, [r3, #0]
 8000b4c:	605a      	str	r2, [r3, #4]
 8000b4e:	609a      	str	r2, [r3, #8]
 8000b50:	60da      	str	r2, [r3, #12]
 8000b52:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b5c:	d11d      	bne.n	8000b9a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b22      	ldr	r3, [pc, #136]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000b60:	695b      	ldr	r3, [r3, #20]
 8000b62:	4a21      	ldr	r2, [pc, #132]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b68:	6153      	str	r3, [r2, #20]
 8000b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000b6c:	695b      	ldr	r3, [r3, #20]
 8000b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b72:	613b      	str	r3, [r7, #16]
 8000b74:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000b76:	2301      	movs	r3, #1
 8000b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2300      	movs	r3, #0
 8000b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b86:	2301      	movs	r3, #1
 8000b88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	f107 0314 	add.w	r3, r7, #20
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b94:	f001 fae8 	bl	8002168 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b98:	e021      	b.n	8000bde <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a13      	ldr	r2, [pc, #76]	@ (8000bec <HAL_TIM_MspPostInit+0xb0>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d11c      	bne.n	8000bde <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba4:	4b10      	ldr	r3, [pc, #64]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000ba6:	695b      	ldr	r3, [r3, #20]
 8000ba8:	4a0f      	ldr	r2, [pc, #60]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000baa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bae:	6153      	str	r3, [r2, #20]
 8000bb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000be8 <HAL_TIM_MspPostInit+0xac>)
 8000bb2:	695b      	ldr	r3, [r3, #20]
 8000bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000bbc:	2380      	movs	r3, #128	@ 0x80
 8000bbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bd0:	f107 0314 	add.w	r3, r7, #20
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bda:	f001 fac5 	bl	8002168 <HAL_GPIO_Init>
}
 8000bde:	bf00      	nop
 8000be0:	3728      	adds	r7, #40	@ 0x28
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40021000 	.word	0x40021000
 8000bec:	40000400 	.word	0x40000400

08000bf0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000bf6:	4a15      	ldr	r2, [pc, #84]	@ (8000c4c <MX_USART1_UART_Init+0x5c>)
 8000bf8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000bfc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c02:	4b11      	ldr	r3, [pc, #68]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c16:	220c      	movs	r2, #12
 8000c18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c26:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_USART1_UART_Init+0x58>)
 8000c34:	f005 f9f8 	bl	8006028 <HAL_UART_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c3e:	f7ff fd36 	bl	80006ae <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	200001cc 	.word	0x200001cc
 8000c4c:	40013800 	.word	0x40013800

08000c50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	@ 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce0 <HAL_UART_MspInit+0x90>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d131      	bne.n	8000cd6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c72:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c74:	699b      	ldr	r3, [r3, #24]
 8000c76:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c7c:	6193      	str	r3, [r2, #24]
 8000c7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	4b16      	ldr	r3, [pc, #88]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c8c:	695b      	ldr	r3, [r3, #20]
 8000c8e:	4a15      	ldr	r2, [pc, #84]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c94:	6153      	str	r3, [r2, #20]
 8000c96:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c98:	695b      	ldr	r3, [r3, #20]
 8000c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ca2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cb4:	2307      	movs	r3, #7
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc2:	f001 fa51 	bl	8002168 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2100      	movs	r1, #0
 8000cca:	2025      	movs	r0, #37	@ 0x25
 8000ccc:	f001 f999 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cd0:	2025      	movs	r0, #37	@ 0x25
 8000cd2:	f001 f9b2 	bl	800203a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000cd6:	bf00      	nop
 8000cd8:	3728      	adds	r7, #40	@ 0x28
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40013800 	.word	0x40013800
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <imu_read_u8>:
/* Selected full-scale ranges (must match init config below) */
static float s_gyro_lsb_per_dps  = 16.4f;    // for ±2000 dps
static float s_accel_lsb_per_g   = 8192.0f;  // for ±4 g

static HAL_StatusTypeDef imu_read_u8(uint8_t reg, uint8_t *val)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af04      	add	r7, sp, #16
 8000cee:	4603      	mov	r3, r0
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	b29a      	uxth	r2, r3
 8000cf8:	2332      	movs	r3, #50	@ 0x32
 8000cfa:	9302      	str	r3, [sp, #8]
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	9301      	str	r3, [sp, #4]
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	9300      	str	r3, [sp, #0]
 8000d04:	2301      	movs	r3, #1
 8000d06:	21d0      	movs	r1, #208	@ 0xd0
 8000d08:	4803      	ldr	r0, [pc, #12]	@ (8000d18 <imu_read_u8+0x30>)
 8000d0a:	f001 fd67 	bl	80027dc <HAL_I2C_Mem_Read>
 8000d0e:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          val,
                          1,
                          I2C_TIMEOUT_MS);
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000094 	.word	0x20000094

08000d1c <imu_write_u8>:

static HAL_StatusTypeDef imu_write_u8(uint8_t reg, uint8_t val)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af04      	add	r7, sp, #16
 8000d22:	4603      	mov	r3, r0
 8000d24:	460a      	mov	r2, r1
 8000d26:	71fb      	strb	r3, [r7, #7]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c1,
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	b29a      	uxth	r2, r3
 8000d30:	2332      	movs	r3, #50	@ 0x32
 8000d32:	9302      	str	r3, [sp, #8]
 8000d34:	2301      	movs	r3, #1
 8000d36:	9301      	str	r3, [sp, #4]
 8000d38:	1dbb      	adds	r3, r7, #6
 8000d3a:	9300      	str	r3, [sp, #0]
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	21d0      	movs	r1, #208	@ 0xd0
 8000d40:	4803      	ldr	r0, [pc, #12]	@ (8000d50 <imu_write_u8+0x34>)
 8000d42:	f001 fc37 	bl	80025b4 <HAL_I2C_Mem_Write>
 8000d46:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &val,
                           1,
                           I2C_TIMEOUT_MS);
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000094 	.word	0x20000094

08000d54 <imu_read_bytes>:

static HAL_StatusTypeDef imu_read_bytes(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af04      	add	r7, sp, #16
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	6039      	str	r1, [r7, #0]
 8000d5e:	71fb      	strb	r3, [r7, #7]
 8000d60:	4613      	mov	r3, r2
 8000d62:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c1,
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	2332      	movs	r3, #50	@ 0x32
 8000d6a:	9302      	str	r3, [sp, #8]
 8000d6c:	88bb      	ldrh	r3, [r7, #4]
 8000d6e:	9301      	str	r3, [sp, #4]
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2301      	movs	r3, #1
 8000d76:	21d0      	movs	r1, #208	@ 0xd0
 8000d78:	4803      	ldr	r0, [pc, #12]	@ (8000d88 <imu_read_bytes+0x34>)
 8000d7a:	f001 fd2f 	bl	80027dc <HAL_I2C_Mem_Read>
 8000d7e:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          buf,
                          len,
                          I2C_TIMEOUT_MS);
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3708      	adds	r7, #8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000094 	.word	0x20000094

08000d8c <whoami_ok>:

static bool whoami_ok(uint8_t w)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
  // MPU6500 typicky 0x70, niektoré moduly/varianty môžu vrátiť aj 0x71/0x68
  return (w == 0x70u) || (w == 0x71u) || (w == 0x68u);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b70      	cmp	r3, #112	@ 0x70
 8000d9a:	d005      	beq.n	8000da8 <whoami_ok+0x1c>
 8000d9c:	79fb      	ldrb	r3, [r7, #7]
 8000d9e:	2b71      	cmp	r3, #113	@ 0x71
 8000da0:	d002      	beq.n	8000da8 <whoami_ok+0x1c>
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	2b68      	cmp	r3, #104	@ 0x68
 8000da6:	d101      	bne.n	8000dac <whoami_ok+0x20>
 8000da8:	2301      	movs	r3, #1
 8000daa:	e000      	b.n	8000dae <whoami_ok+0x22>
 8000dac:	2300      	movs	r3, #0
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	b2db      	uxtb	r3, r3
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <imu_read_raw_burst>:

/* Read burst raw (internal helper used for calibration too) */
static HAL_StatusTypeDef imu_read_raw_burst(int16_t* ax, int16_t* ay, int16_t* az,
                                           int16_t* gx, int16_t* gy, int16_t* gz)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	60b9      	str	r1, [r7, #8]
 8000dca:	607a      	str	r2, [r7, #4]
 8000dcc:	603b      	str	r3, [r7, #0]
  uint8_t b[14];
  HAL_StatusTypeDef st = imu_read_bytes(REG_ACCEL_XOUT_H, b, sizeof(b));
 8000dce:	f107 0310 	add.w	r3, r7, #16
 8000dd2:	220e      	movs	r2, #14
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	203b      	movs	r0, #59	@ 0x3b
 8000dd8:	f7ff ffbc 	bl	8000d54 <imu_read_bytes>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	77fb      	strb	r3, [r7, #31]
  if (st != HAL_OK) return st;
 8000de0:	7ffb      	ldrb	r3, [r7, #31]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <imu_read_raw_burst+0x2a>
 8000de6:	7ffb      	ldrb	r3, [r7, #31]
 8000de8:	e03c      	b.n	8000e64 <imu_read_raw_burst+0xa4>

  *ax = (int16_t)((b[0] << 8) | b[1]);
 8000dea:	7c3b      	ldrb	r3, [r7, #16]
 8000dec:	b21b      	sxth	r3, r3
 8000dee:	021b      	lsls	r3, r3, #8
 8000df0:	b21a      	sxth	r2, r3
 8000df2:	7c7b      	ldrb	r3, [r7, #17]
 8000df4:	b21b      	sxth	r3, r3
 8000df6:	4313      	orrs	r3, r2
 8000df8:	b21a      	sxth	r2, r3
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	801a      	strh	r2, [r3, #0]
  *ay = (int16_t)((b[2] << 8) | b[3]);
 8000dfe:	7cbb      	ldrb	r3, [r7, #18]
 8000e00:	b21b      	sxth	r3, r3
 8000e02:	021b      	lsls	r3, r3, #8
 8000e04:	b21a      	sxth	r2, r3
 8000e06:	7cfb      	ldrb	r3, [r7, #19]
 8000e08:	b21b      	sxth	r3, r3
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	b21a      	sxth	r2, r3
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	801a      	strh	r2, [r3, #0]
  *az = (int16_t)((b[4] << 8) | b[5]);
 8000e12:	7d3b      	ldrb	r3, [r7, #20]
 8000e14:	b21b      	sxth	r3, r3
 8000e16:	021b      	lsls	r3, r3, #8
 8000e18:	b21a      	sxth	r2, r3
 8000e1a:	7d7b      	ldrb	r3, [r7, #21]
 8000e1c:	b21b      	sxth	r3, r3
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	b21a      	sxth	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	801a      	strh	r2, [r3, #0]

  *gx = (int16_t)((b[8]  << 8) | b[9]);
 8000e26:	7e3b      	ldrb	r3, [r7, #24]
 8000e28:	b21b      	sxth	r3, r3
 8000e2a:	021b      	lsls	r3, r3, #8
 8000e2c:	b21a      	sxth	r2, r3
 8000e2e:	7e7b      	ldrb	r3, [r7, #25]
 8000e30:	b21b      	sxth	r3, r3
 8000e32:	4313      	orrs	r3, r2
 8000e34:	b21a      	sxth	r2, r3
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	801a      	strh	r2, [r3, #0]
  *gy = (int16_t)((b[10] << 8) | b[11]);
 8000e3a:	7ebb      	ldrb	r3, [r7, #26]
 8000e3c:	b21b      	sxth	r3, r3
 8000e3e:	021b      	lsls	r3, r3, #8
 8000e40:	b21a      	sxth	r2, r3
 8000e42:	7efb      	ldrb	r3, [r7, #27]
 8000e44:	b21b      	sxth	r3, r3
 8000e46:	4313      	orrs	r3, r2
 8000e48:	b21a      	sxth	r2, r3
 8000e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e4c:	801a      	strh	r2, [r3, #0]
  *gz = (int16_t)((b[12] << 8) | b[13]);
 8000e4e:	7f3b      	ldrb	r3, [r7, #28]
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	021b      	lsls	r3, r3, #8
 8000e54:	b21a      	sxth	r2, r3
 8000e56:	7f7b      	ldrb	r3, [r7, #29]
 8000e58:	b21b      	sxth	r3, r3
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	b21a      	sxth	r2, r3
 8000e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e60:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8000e62:	2300      	movs	r3, #0
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3720      	adds	r7, #32
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <IMU_Init>:

void IMU_Init(void)
{
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b093      	sub	sp, #76	@ 0x4c
 8000e70:	af02      	add	r7, sp, #8
  s_inited = false;
 8000e72:	4bb2      	ldr	r3, [pc, #712]	@ (800113c <IMU_Init+0x2d0>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]

  // Wake up (clear SLEEP) - môžeš neskôr prejsť na 0x01 (PLL), ale nechávam tvoj štýl
  (void)imu_write_u8(REG_PWR_MGMT_1, 0x00u);
 8000e78:	2100      	movs	r1, #0
 8000e7a:	206b      	movs	r0, #107	@ 0x6b
 8000e7c:	f7ff ff4e 	bl	8000d1c <imu_write_u8>
  HAL_Delay(10);
 8000e80:	200a      	movs	r0, #10
 8000e82:	f000 ffbf 	bl	8001e04 <HAL_Delay>

  // Verify WHO_AM_I
  uint8_t w = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	76fb      	strb	r3, [r7, #27]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return;
 8000e8a:	f107 031b 	add.w	r3, r7, #27
 8000e8e:	4619      	mov	r1, r3
 8000e90:	2075      	movs	r0, #117	@ 0x75
 8000e92:	f7ff ff29 	bl	8000ce8 <imu_read_u8>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	f040 8148 	bne.w	800112e <IMU_Init+0x2c2>
  if (!whoami_ok(w)) return;
 8000e9e:	7efb      	ldrb	r3, [r7, #27]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff ff73 	bl	8000d8c <whoami_ok>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	f083 0301 	eor.w	r3, r3, #1
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f040 813f 	bne.w	8001132 <IMU_Init+0x2c6>

  // ===== Configure sensor =====
  (void)imu_write_u8(REG_CONFIG, 0x03u);     // gyro DLPF ~44Hz
 8000eb4:	2103      	movs	r1, #3
 8000eb6:	201a      	movs	r0, #26
 8000eb8:	f7ff ff30 	bl	8000d1c <imu_write_u8>
  (void)imu_write_u8(REG_SMPLRT_DIV, 4u);    // ~200Hz when DLPF enabled
 8000ebc:	2104      	movs	r1, #4
 8000ebe:	2019      	movs	r0, #25
 8000ec0:	f7ff ff2c 	bl	8000d1c <imu_write_u8>

  (void)imu_write_u8(REG_GYRO_CONFIG, (uint8_t)(3u << 3));  // ±2000 dps
 8000ec4:	2118      	movs	r1, #24
 8000ec6:	201b      	movs	r0, #27
 8000ec8:	f7ff ff28 	bl	8000d1c <imu_write_u8>
  s_gyro_lsb_per_dps = 16.4f;
 8000ecc:	4b9c      	ldr	r3, [pc, #624]	@ (8001140 <IMU_Init+0x2d4>)
 8000ece:	4a9d      	ldr	r2, [pc, #628]	@ (8001144 <IMU_Init+0x2d8>)
 8000ed0:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG, (uint8_t)(1u << 3)); // ±4g
 8000ed2:	2108      	movs	r1, #8
 8000ed4:	201c      	movs	r0, #28
 8000ed6:	f7ff ff21 	bl	8000d1c <imu_write_u8>
  s_accel_lsb_per_g = 8192.0f;
 8000eda:	4b9b      	ldr	r3, [pc, #620]	@ (8001148 <IMU_Init+0x2dc>)
 8000edc:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 8000ee0:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG2, 0x03u); // accel DLPF ~44Hz
 8000ee2:	2103      	movs	r1, #3
 8000ee4:	201d      	movs	r0, #29
 8000ee6:	f7ff ff19 	bl	8000d1c <imu_write_u8>

  // ===== Gyro bias calibration (keep the board still!) =====
  s_gx_bias = 0.0f;
 8000eea:	4b98      	ldr	r3, [pc, #608]	@ (800114c <IMU_Init+0x2e0>)
 8000eec:	f04f 0200 	mov.w	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
  s_gy_bias = 0.0f;
 8000ef2:	4b97      	ldr	r3, [pc, #604]	@ (8001150 <IMU_Init+0x2e4>)
 8000ef4:	f04f 0200 	mov.w	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
  s_gz_bias = 0.0f;
 8000efa:	4b96      	ldr	r3, [pc, #600]	@ (8001154 <IMU_Init+0x2e8>)
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]

  const int N = 200;           // ~200 samples
 8000f02:	23c8      	movs	r3, #200	@ 0xc8
 8000f04:	633b      	str	r3, [r7, #48]	@ 0x30
  const uint32_t sample_delay_ms = 5; // ~1s total
 8000f06:	2305      	movs	r3, #5
 8000f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int good = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  for (int i = 0; i < N; i++) {
 8000f0e:	2300      	movs	r3, #0
 8000f10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000f12:	e055      	b.n	8000fc0 <IMU_Init+0x154>
    int16_t ax, ay, az, gx, gy, gz;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz) == HAL_OK) {
 8000f14:	f107 0412 	add.w	r4, r7, #18
 8000f18:	f107 0214 	add.w	r2, r7, #20
 8000f1c:	f107 0116 	add.w	r1, r7, #22
 8000f20:	f107 0018 	add.w	r0, r7, #24
 8000f24:	f107 030e 	add.w	r3, r7, #14
 8000f28:	9301      	str	r3, [sp, #4]
 8000f2a:	f107 0310 	add.w	r3, r7, #16
 8000f2e:	9300      	str	r3, [sp, #0]
 8000f30:	4623      	mov	r3, r4
 8000f32:	f7ff ff45 	bl	8000dc0 <imu_read_raw_burst>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d13b      	bne.n	8000fb4 <IMU_Init+0x148>
      s_gx_bias += (float)gx / s_gyro_lsb_per_dps;
 8000f3c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000f40:	ee07 3a90 	vmov	s15, r3
 8000f44:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f48:	4b7d      	ldr	r3, [pc, #500]	@ (8001140 <IMU_Init+0x2d4>)
 8000f4a:	edd3 7a00 	vldr	s15, [r3]
 8000f4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f52:	4b7e      	ldr	r3, [pc, #504]	@ (800114c <IMU_Init+0x2e0>)
 8000f54:	edd3 7a00 	vldr	s15, [r3]
 8000f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f5c:	4b7b      	ldr	r3, [pc, #492]	@ (800114c <IMU_Init+0x2e0>)
 8000f5e:	edc3 7a00 	vstr	s15, [r3]
      s_gy_bias += (float)gy / s_gyro_lsb_per_dps;
 8000f62:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f66:	ee07 3a90 	vmov	s15, r3
 8000f6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f6e:	4b74      	ldr	r3, [pc, #464]	@ (8001140 <IMU_Init+0x2d4>)
 8000f70:	edd3 7a00 	vldr	s15, [r3]
 8000f74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f78:	4b75      	ldr	r3, [pc, #468]	@ (8001150 <IMU_Init+0x2e4>)
 8000f7a:	edd3 7a00 	vldr	s15, [r3]
 8000f7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f82:	4b73      	ldr	r3, [pc, #460]	@ (8001150 <IMU_Init+0x2e4>)
 8000f84:	edc3 7a00 	vstr	s15, [r3]
      s_gz_bias += (float)gz / s_gyro_lsb_per_dps;
 8000f88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f8c:	ee07 3a90 	vmov	s15, r3
 8000f90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f94:	4b6a      	ldr	r3, [pc, #424]	@ (8001140 <IMU_Init+0x2d4>)
 8000f96:	edd3 7a00 	vldr	s15, [r3]
 8000f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f9e:	4b6d      	ldr	r3, [pc, #436]	@ (8001154 <IMU_Init+0x2e8>)
 8000fa0:	edd3 7a00 	vldr	s15, [r3]
 8000fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa8:	4b6a      	ldr	r3, [pc, #424]	@ (8001154 <IMU_Init+0x2e8>)
 8000faa:	edc3 7a00 	vstr	s15, [r3]
      good++;
 8000fae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }
    HAL_Delay(sample_delay_ms);
 8000fb4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000fb6:	f000 ff25 	bl	8001e04 <HAL_Delay>
  for (int i = 0; i < N; i++) {
 8000fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000fc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	dba5      	blt.n	8000f14 <IMU_Init+0xa8>
  }

  if (good > 0) {
 8000fc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	dd26      	ble.n	800101c <IMU_Init+0x1b0>
    s_gx_bias /= (float)good;
 8000fce:	4b5f      	ldr	r3, [pc, #380]	@ (800114c <IMU_Init+0x2e0>)
 8000fd0:	edd3 6a00 	vldr	s13, [r3]
 8000fd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fe2:	4b5a      	ldr	r3, [pc, #360]	@ (800114c <IMU_Init+0x2e0>)
 8000fe4:	edc3 7a00 	vstr	s15, [r3]
    s_gy_bias /= (float)good;
 8000fe8:	4b59      	ldr	r3, [pc, #356]	@ (8001150 <IMU_Init+0x2e4>)
 8000fea:	edd3 6a00 	vldr	s13, [r3]
 8000fee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ff0:	ee07 3a90 	vmov	s15, r3
 8000ff4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ff8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ffc:	4b54      	ldr	r3, [pc, #336]	@ (8001150 <IMU_Init+0x2e4>)
 8000ffe:	edc3 7a00 	vstr	s15, [r3]
    s_gz_bias /= (float)good;
 8001002:	4b54      	ldr	r3, [pc, #336]	@ (8001154 <IMU_Init+0x2e8>)
 8001004:	edd3 6a00 	vldr	s13, [r3]
 8001008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800100a:	ee07 3a90 	vmov	s15, r3
 800100e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001012:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001016:	4b4f      	ldr	r3, [pc, #316]	@ (8001154 <IMU_Init+0x2e8>)
 8001018:	edc3 7a00 	vstr	s15, [r3]
  }

  // ===== Initialize roll/pitch using accelerometer angle (no jump at start) =====
  {
    int16_t ax, ay, az, gx, gy, gz;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz) == HAL_OK) {
 800101c:	1dbc      	adds	r4, r7, #6
 800101e:	f107 0208 	add.w	r2, r7, #8
 8001022:	f107 010a 	add.w	r1, r7, #10
 8001026:	f107 000c 	add.w	r0, r7, #12
 800102a:	1cbb      	adds	r3, r7, #2
 800102c:	9301      	str	r3, [sp, #4]
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	4623      	mov	r3, r4
 8001034:	f7ff fec4 	bl	8000dc0 <imu_read_raw_burst>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d166      	bne.n	800110c <IMU_Init+0x2a0>
      float ax_g = (float)ax / s_accel_lsb_per_g;
 800103e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001042:	ee07 3a90 	vmov	s15, r3
 8001046:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800104a:	4b3f      	ldr	r3, [pc, #252]	@ (8001148 <IMU_Init+0x2dc>)
 800104c:	ed93 7a00 	vldr	s14, [r3]
 8001050:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001054:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
      float ay_g = (float)ay / s_accel_lsb_per_g;
 8001058:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001064:	4b38      	ldr	r3, [pc, #224]	@ (8001148 <IMU_Init+0x2dc>)
 8001066:	ed93 7a00 	vldr	s14, [r3]
 800106a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      float az_g = (float)az / s_accel_lsb_per_g;
 8001072:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800107e:	4b32      	ldr	r3, [pc, #200]	@ (8001148 <IMU_Init+0x2dc>)
 8001080:	ed93 7a00 	vldr	s14, [r3]
 8001084:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001088:	edc7 7a08 	vstr	s15, [r7, #32]

      const float RAD2DEG = 57.2957795f;
 800108c:	4b32      	ldr	r3, [pc, #200]	@ (8001158 <IMU_Init+0x2ec>)
 800108e:	61fb      	str	r3, [r7, #28]
      s_roll_deg  = atan2f(ay_g, az_g) * RAD2DEG;
 8001090:	edd7 0a08 	vldr	s1, [r7, #32]
 8001094:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001098:	f006 fa1a 	bl	80074d0 <atan2f>
 800109c:	eeb0 7a40 	vmov.f32	s14, s0
 80010a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80010a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010a8:	4b2c      	ldr	r3, [pc, #176]	@ (800115c <IMU_Init+0x2f0>)
 80010aa:	edc3 7a00 	vstr	s15, [r3]

      float denom = sqrtf(ay_g*ay_g + az_g*az_g);
 80010ae:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80010b2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80010b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80010ba:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c2:	eeb0 0a67 	vmov.f32	s0, s15
 80010c6:	f006 fa05 	bl	80074d4 <sqrtf>
 80010ca:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
      if (denom < 1e-6f) denom = 1e-6f;
 80010ce:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80010d2:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001160 <IMU_Init+0x2f4>
 80010d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010de:	d501      	bpl.n	80010e4 <IMU_Init+0x278>
 80010e0:	4b20      	ldr	r3, [pc, #128]	@ (8001164 <IMU_Init+0x2f8>)
 80010e2:	637b      	str	r3, [r7, #52]	@ 0x34
      s_pitch_deg = atan2f(-ax_g, denom) * RAD2DEG;
 80010e4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80010e8:	eef1 7a67 	vneg.f32	s15, s15
 80010ec:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 80010f0:	eeb0 0a67 	vmov.f32	s0, s15
 80010f4:	f006 f9ec 	bl	80074d0 <atan2f>
 80010f8:	eeb0 7a40 	vmov.f32	s14, s0
 80010fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001100:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001104:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <IMU_Init+0x2fc>)
 8001106:	edc3 7a00 	vstr	s15, [r3]
 800110a:	e007      	b.n	800111c <IMU_Init+0x2b0>
    } else {
      s_roll_deg = 0.0f;
 800110c:	4b13      	ldr	r3, [pc, #76]	@ (800115c <IMU_Init+0x2f0>)
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
      s_pitch_deg = 0.0f;
 8001114:	4b14      	ldr	r3, [pc, #80]	@ (8001168 <IMU_Init+0x2fc>)
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
    }
  }

  s_last_ms = HAL_GetTick();
 800111c:	f000 fe66 	bl	8001dec <HAL_GetTick>
 8001120:	4603      	mov	r3, r0
 8001122:	4a12      	ldr	r2, [pc, #72]	@ (800116c <IMU_Init+0x300>)
 8001124:	6013      	str	r3, [r2, #0]
  s_inited = true;
 8001126:	4b05      	ldr	r3, [pc, #20]	@ (800113c <IMU_Init+0x2d0>)
 8001128:	2201      	movs	r2, #1
 800112a:	701a      	strb	r2, [r3, #0]
 800112c:	e002      	b.n	8001134 <IMU_Init+0x2c8>
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return;
 800112e:	bf00      	nop
 8001130:	e000      	b.n	8001134 <IMU_Init+0x2c8>
  if (!whoami_ok(w)) return;
 8001132:	bf00      	nop
}
 8001134:	3744      	adds	r7, #68	@ 0x44
 8001136:	46bd      	mov	sp, r7
 8001138:	bd90      	pop	{r4, r7, pc}
 800113a:	bf00      	nop
 800113c:	20000254 	.word	0x20000254
 8001140:	20000004 	.word	0x20000004
 8001144:	41833333 	.word	0x41833333
 8001148:	20000008 	.word	0x20000008
 800114c:	20000264 	.word	0x20000264
 8001150:	20000268 	.word	0x20000268
 8001154:	2000026c 	.word	0x2000026c
 8001158:	42652ee1 	.word	0x42652ee1
 800115c:	20000258 	.word	0x20000258
 8001160:	358637bd 	.word	0x358637bd
 8001164:	358637bd 	.word	0x358637bd
 8001168:	2000025c 	.word	0x2000025c
 800116c:	20000260 	.word	0x20000260

08001170 <IMU_Update>:

float IMU_Update(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
  if (!s_inited) return 0.0f;
 8001176:	4b16      	ldr	r3, [pc, #88]	@ (80011d0 <IMU_Update+0x60>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	f083 0301 	eor.w	r3, r3, #1
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b00      	cmp	r3, #0
 8001182:	d002      	beq.n	800118a <IMU_Update+0x1a>
 8001184:	f04f 0300 	mov.w	r3, #0
 8001188:	e01b      	b.n	80011c2 <IMU_Update+0x52>

  uint8_t w = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	71fb      	strb	r3, [r7, #7]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return 0.0f;
 800118e:	1dfb      	adds	r3, r7, #7
 8001190:	4619      	mov	r1, r3
 8001192:	2075      	movs	r0, #117	@ 0x75
 8001194:	f7ff fda8 	bl	8000ce8 <imu_read_u8>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d002      	beq.n	80011a4 <IMU_Update+0x34>
 800119e:	f04f 0300 	mov.w	r3, #0
 80011a2:	e00e      	b.n	80011c2 <IMU_Update+0x52>
  if (!whoami_ok(w)) return 0.0f;
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fdf0 	bl	8000d8c <whoami_ok>
 80011ac:	4603      	mov	r3, r0
 80011ae:	f083 0301 	eor.w	r3, r3, #1
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d002      	beq.n	80011be <IMU_Update+0x4e>
 80011b8:	f04f 0300 	mov.w	r3, #0
 80011bc:	e001      	b.n	80011c2 <IMU_Update+0x52>

  return 1.0f;
 80011be:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
}
 80011c2:	ee07 3a90 	vmov	s15, r3
 80011c6:	eeb0 0a67 	vmov.f32	s0, s15
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000254 	.word	0x20000254

080011d4 <IMU_ReadRaw>:

HAL_StatusTypeDef IMU_ReadRaw(IMU_Raw *out)
{
 80011d4:	b590      	push	{r4, r7, lr}
 80011d6:	b089      	sub	sp, #36	@ 0x24
 80011d8:	af02      	add	r7, sp, #8
 80011da:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d101      	bne.n	80011e6 <IMU_ReadRaw+0x12>
 80011e2:	2301      	movs	r3, #1
 80011e4:	e046      	b.n	8001274 <IMU_ReadRaw+0xa0>
  if (!s_inited) return HAL_ERROR;
 80011e6:	4b25      	ldr	r3, [pc, #148]	@ (800127c <IMU_ReadRaw+0xa8>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	f083 0301 	eor.w	r3, r3, #1
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <IMU_ReadRaw+0x24>
 80011f4:	2301      	movs	r3, #1
 80011f6:	e03d      	b.n	8001274 <IMU_ReadRaw+0xa0>

  if (IMU_Update() < 0.5f) return HAL_ERROR;
 80011f8:	f7ff ffba 	bl	8001170 <IMU_Update>
 80011fc:	eef0 7a40 	vmov.f32	s15, s0
 8001200:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001204:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120c:	d501      	bpl.n	8001212 <IMU_ReadRaw+0x3e>
 800120e:	2301      	movs	r3, #1
 8001210:	e030      	b.n	8001274 <IMU_ReadRaw+0xa0>

  int16_t ax, ay, az, gx, gy, gz;
  HAL_StatusTypeDef st = imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz);
 8001212:	f107 040e 	add.w	r4, r7, #14
 8001216:	f107 0210 	add.w	r2, r7, #16
 800121a:	f107 0112 	add.w	r1, r7, #18
 800121e:	f107 0014 	add.w	r0, r7, #20
 8001222:	f107 030a 	add.w	r3, r7, #10
 8001226:	9301      	str	r3, [sp, #4]
 8001228:	f107 030c 	add.w	r3, r7, #12
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	4623      	mov	r3, r4
 8001230:	f7ff fdc6 	bl	8000dc0 <imu_read_raw_burst>
 8001234:	4603      	mov	r3, r0
 8001236:	75fb      	strb	r3, [r7, #23]
  if (st != HAL_OK) return st;
 8001238:	7dfb      	ldrb	r3, [r7, #23]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <IMU_ReadRaw+0x6e>
 800123e:	7dfb      	ldrb	r3, [r7, #23]
 8001240:	e018      	b.n	8001274 <IMU_ReadRaw+0xa0>

  out->ax = ax; out->ay = ay; out->az = az;
 8001242:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	801a      	strh	r2, [r3, #0]
 800124a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	805a      	strh	r2, [r3, #2]
 8001252:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	809a      	strh	r2, [r3, #4]
  out->gx = gx; out->gy = gy; out->gz = gz;
 800125a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	80da      	strh	r2, [r3, #6]
 8001262:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	811a      	strh	r2, [r3, #8]
 800126a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	815a      	strh	r2, [r3, #10]

  return HAL_OK;
 8001272:	2300      	movs	r3, #0
}
 8001274:	4618      	mov	r0, r3
 8001276:	371c      	adds	r7, #28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd90      	pop	{r4, r7, pc}
 800127c:	20000254 	.word	0x20000254

08001280 <IMU_ReadData>:

HAL_StatusTypeDef IMU_ReadData(IMU_Data *out)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08e      	sub	sp, #56	@ 0x38
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <IMU_ReadData+0x12>
 800128e:	2301      	movs	r3, #1
 8001290:	e121      	b.n	80014d6 <IMU_ReadData+0x256>

  IMU_Raw r;
  HAL_StatusTypeDef st = IMU_ReadRaw(&r);
 8001292:	f107 0308 	add.w	r3, r7, #8
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff ff9c 	bl	80011d4 <IMU_ReadRaw>
 800129c:	4603      	mov	r3, r0
 800129e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (st != HAL_OK) return st;
 80012a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d002      	beq.n	80012b0 <IMU_ReadData+0x30>
 80012aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012ae:	e112      	b.n	80014d6 <IMU_ReadData+0x256>

  out->ax_g = (float)r.ax / s_accel_lsb_per_g;
 80012b0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80012b4:	ee07 3a90 	vmov	s15, r3
 80012b8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012bc:	4b88      	ldr	r3, [pc, #544]	@ (80014e0 <IMU_ReadData+0x260>)
 80012be:	ed93 7a00 	vldr	s14, [r3]
 80012c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edc3 7a00 	vstr	s15, [r3]
  out->ay_g = (float)r.ay / s_accel_lsb_per_g;
 80012cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80012d0:	ee07 3a90 	vmov	s15, r3
 80012d4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012d8:	4b81      	ldr	r3, [pc, #516]	@ (80014e0 <IMU_ReadData+0x260>)
 80012da:	ed93 7a00 	vldr	s14, [r3]
 80012de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	edc3 7a01 	vstr	s15, [r3, #4]
  out->az_g = (float)r.az / s_accel_lsb_per_g;
 80012e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012f4:	4b7a      	ldr	r3, [pc, #488]	@ (80014e0 <IMU_ReadData+0x260>)
 80012f6:	ed93 7a00 	vldr	s14, [r3]
 80012fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edc3 7a02 	vstr	s15, [r3, #8]

  // gyro in dps + remove bias
  out->gx_dps = ((float)r.gx / s_gyro_lsb_per_dps) - s_gx_bias;
 8001304:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001308:	ee07 3a90 	vmov	s15, r3
 800130c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001310:	4b74      	ldr	r3, [pc, #464]	@ (80014e4 <IMU_ReadData+0x264>)
 8001312:	edd3 7a00 	vldr	s15, [r3]
 8001316:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800131a:	4b73      	ldr	r3, [pc, #460]	@ (80014e8 <IMU_ReadData+0x268>)
 800131c:	edd3 7a00 	vldr	s15, [r3]
 8001320:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	edc3 7a03 	vstr	s15, [r3, #12]
  out->gy_dps = ((float)r.gy / s_gyro_lsb_per_dps) - s_gy_bias;
 800132a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800132e:	ee07 3a90 	vmov	s15, r3
 8001332:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001336:	4b6b      	ldr	r3, [pc, #428]	@ (80014e4 <IMU_ReadData+0x264>)
 8001338:	edd3 7a00 	vldr	s15, [r3]
 800133c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001340:	4b6a      	ldr	r3, [pc, #424]	@ (80014ec <IMU_ReadData+0x26c>)
 8001342:	edd3 7a00 	vldr	s15, [r3]
 8001346:	ee77 7a67 	vsub.f32	s15, s14, s15
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	edc3 7a04 	vstr	s15, [r3, #16]
  out->gz_dps = ((float)r.gz / s_gyro_lsb_per_dps) - s_gz_bias;
 8001350:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001354:	ee07 3a90 	vmov	s15, r3
 8001358:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800135c:	4b61      	ldr	r3, [pc, #388]	@ (80014e4 <IMU_ReadData+0x264>)
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001366:	4b62      	ldr	r3, [pc, #392]	@ (80014f0 <IMU_ReadData+0x270>)
 8001368:	edd3 7a00 	vldr	s15, [r3]
 800136c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	edc3 7a05 	vstr	s15, [r3, #20]

  // --- dt (seconds) ---
  uint32_t now = HAL_GetTick();
 8001376:	f000 fd39 	bl	8001dec <HAL_GetTick>
 800137a:	62b8      	str	r0, [r7, #40]	@ 0x28
  float dt = (now - s_last_ms) / 1000.0f;
 800137c:	4b5d      	ldr	r3, [pc, #372]	@ (80014f4 <IMU_ReadData+0x274>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	ee07 3a90 	vmov	s15, r3
 8001388:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800138c:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 80014f8 <IMU_ReadData+0x278>
 8001390:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001394:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  if (dt <= 0.0f) dt = 0.001f;
 8001398:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800139c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a4:	d801      	bhi.n	80013aa <IMU_ReadData+0x12a>
 80013a6:	4b55      	ldr	r3, [pc, #340]	@ (80014fc <IMU_ReadData+0x27c>)
 80013a8:	637b      	str	r3, [r7, #52]	@ 0x34
  s_last_ms = now;
 80013aa:	4a52      	ldr	r2, [pc, #328]	@ (80014f4 <IMU_ReadData+0x274>)
 80013ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013ae:	6013      	str	r3, [r2, #0]

  // --- angles from accelerometer (deg) ---
  const float RAD2DEG = 57.2957795f;
 80013b0:	4b53      	ldr	r3, [pc, #332]	@ (8001500 <IMU_ReadData+0x280>)
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24

  float roll_acc = atan2f(out->ay_g, out->az_g) * RAD2DEG;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	edd3 7a01 	vldr	s15, [r3, #4]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	ed93 7a02 	vldr	s14, [r3, #8]
 80013c0:	eef0 0a47 	vmov.f32	s1, s14
 80013c4:	eeb0 0a67 	vmov.f32	s0, s15
 80013c8:	f006 f882 	bl	80074d0 <atan2f>
 80013cc:	eeb0 7a40 	vmov.f32	s14, s0
 80013d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d8:	edc7 7a08 	vstr	s15, [r7, #32]

  float denom = sqrtf(out->ay_g*out->ay_g + out->az_g*out->az_g);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	ed93 7a01 	vldr	s14, [r3, #4]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80013e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	edd3 6a02 	vldr	s13, [r3, #8]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80013f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001400:	eeb0 0a67 	vmov.f32	s0, s15
 8001404:	f006 f866 	bl	80074d4 <sqrtf>
 8001408:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
  if (denom < 1e-6f) denom = 1e-6f;
 800140c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001410:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001504 <IMU_ReadData+0x284>
 8001414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141c:	d501      	bpl.n	8001422 <IMU_ReadData+0x1a2>
 800141e:	4b3a      	ldr	r3, [pc, #232]	@ (8001508 <IMU_ReadData+0x288>)
 8001420:	633b      	str	r3, [r7, #48]	@ 0x30
  float pitch_acc = atan2f(-out->ax_g, denom) * RAD2DEG;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	edd3 7a00 	vldr	s15, [r3]
 8001428:	eef1 7a67 	vneg.f32	s15, s15
 800142c:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 8001430:	eeb0 0a67 	vmov.f32	s0, s15
 8001434:	f006 f84c 	bl	80074d0 <atan2f>
 8001438:	eeb0 7a40 	vmov.f32	s14, s0
 800143c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001440:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001444:	edc7 7a07 	vstr	s15, [r7, #28]

  // --- integrate gyro (deg) ---
  float roll_gyro  = s_roll_deg  + out->gx_dps * dt;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	ed93 7a03 	vldr	s14, [r3, #12]
 800144e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001452:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001456:	4b2d      	ldr	r3, [pc, #180]	@ (800150c <IMU_ReadData+0x28c>)
 8001458:	edd3 7a00 	vldr	s15, [r3]
 800145c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001460:	edc7 7a06 	vstr	s15, [r7, #24]
  float pitch_gyro = s_pitch_deg + out->gy_dps * dt;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	ed93 7a04 	vldr	s14, [r3, #16]
 800146a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800146e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001472:	4b27      	ldr	r3, [pc, #156]	@ (8001510 <IMU_ReadData+0x290>)
 8001474:	edd3 7a00 	vldr	s15, [r3]
 8001478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800147c:	edc7 7a05 	vstr	s15, [r7, #20]

  // --- complementary filter ---
  s_roll_deg  = COMP_ALPHA * roll_gyro  + (1.0f - COMP_ALPHA) * roll_acc;
 8001480:	edd7 7a06 	vldr	s15, [r7, #24]
 8001484:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001514 <IMU_ReadData+0x294>
 8001488:	ee27 7a87 	vmul.f32	s14, s15, s14
 800148c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001490:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001518 <IMU_ReadData+0x298>
 8001494:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800149c:	4b1b      	ldr	r3, [pc, #108]	@ (800150c <IMU_ReadData+0x28c>)
 800149e:	edc3 7a00 	vstr	s15, [r3]
  s_pitch_deg = COMP_ALPHA * pitch_gyro + (1.0f - COMP_ALPHA) * pitch_acc;
 80014a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80014a6:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001514 <IMU_ReadData+0x294>
 80014aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80014b2:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001518 <IMU_ReadData+0x298>
 80014b6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014be:	4b14      	ldr	r3, [pc, #80]	@ (8001510 <IMU_ReadData+0x290>)
 80014c0:	edc3 7a00 	vstr	s15, [r3]

  out->roll_deg  = s_roll_deg;
 80014c4:	4b11      	ldr	r3, [pc, #68]	@ (800150c <IMU_ReadData+0x28c>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	619a      	str	r2, [r3, #24]
  out->pitch_deg = s_pitch_deg;
 80014cc:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <IMU_ReadData+0x290>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3738      	adds	r7, #56	@ 0x38
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000008 	.word	0x20000008
 80014e4:	20000004 	.word	0x20000004
 80014e8:	20000264 	.word	0x20000264
 80014ec:	20000268 	.word	0x20000268
 80014f0:	2000026c 	.word	0x2000026c
 80014f4:	20000260 	.word	0x20000260
 80014f8:	447a0000 	.word	0x447a0000
 80014fc:	3a83126f 	.word	0x3a83126f
 8001500:	42652ee1 	.word	0x42652ee1
 8001504:	358637bd 	.word	0x358637bd
 8001508:	358637bd 	.word	0x358637bd
 800150c:	20000258 	.word	0x20000258
 8001510:	2000025c 	.word	0x2000025c
 8001514:	3f7ae148 	.word	0x3f7ae148
 8001518:	3ca3d700 	.word	0x3ca3d700

0800151c <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b088      	sub	sp, #32
 8001520:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	60da      	str	r2, [r3, #12]
 8001530:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 8001532:	1d3a      	adds	r2, r7, #4
 8001534:	f107 0308 	add.w	r3, r7, #8
 8001538:	4611      	mov	r1, r2
 800153a:	4618      	mov	r0, r3
 800153c:	f002 ffe2 	bl	8004504 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8001540:	f002 ff9c 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 8001544:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d002      	beq.n	8001552 <tim_apb1_clk_hz+0x36>
 800154c:	69fb      	ldr	r3, [r7, #28]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	e000      	b.n	8001554 <tim_apb1_clk_hz+0x38>
 8001552:	69fb      	ldr	r3, [r7, #28]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3720      	adds	r7, #32
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 8001568:	f7ff ffd8 	bl	800151c <tim_apb1_clk_hz>
 800156c:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d101      	bne.n	8001578 <compute_psc_arr+0x1c>
 8001574:	2301      	movs	r3, #1
 8001576:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8001578:	2300      	movs	r3, #0
 800157a:	61fb      	str	r3, [r7, #28]
 800157c:	e024      	b.n	80015c8 <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	1c5a      	adds	r2, r3, #1
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	fb02 f303 	mul.w	r3, r2, r3
 8001588:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d015      	beq.n	80015bc <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	fbb2 f3f3 	udiv	r3, r2, r3
 8001598:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d00f      	beq.n	80015c0 <compute_psc_arr+0x64>
        a -= 1u;
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015ac:	d209      	bcs.n	80015c2 <compute_psc_arr+0x66>
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	69fa      	ldr	r2, [r7, #28]
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	e011      	b.n	80015e0 <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 80015bc:	bf00      	nop
 80015be:	e000      	b.n	80015c2 <compute_psc_arr+0x66>
        if (a == 0u) continue;
 80015c0:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3301      	adds	r3, #1
 80015c6:	61fb      	str	r3, [r7, #28]
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015ce:	d3d6      	bcc.n	800157e <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015d6:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015de:	601a      	str	r2, [r3, #0]
}
 80015e0:	3720      	adds	r7, #32
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 80015f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80015f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fe:	d801      	bhi.n	8001604 <pct_to_freq_hz+0x1c>
 8001600:	2300      	movs	r3, #0
 8001602:	e02d      	b.n	8001660 <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8001604:	edd7 7a01 	vldr	s15, [r7, #4]
 8001608:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800166c <pct_to_freq_hz+0x84>
 800160c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001614:	db02      	blt.n	800161c <pct_to_freq_hz+0x34>
 8001616:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800161a:	e021      	b.n	8001660 <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 800161c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001620:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001670 <pct_to_freq_hz+0x88>
 8001624:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001628:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800166c <pct_to_freq_hz+0x84>
 800162c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001630:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8001634:	edd7 7a03 	vldr	s15, [r7, #12]
 8001638:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800163c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001644:	d502      	bpl.n	800164c <pct_to_freq_hz+0x64>
 8001646:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800164a:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 800164c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001650:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001654:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001658:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800165c:	ee17 3a90 	vmov	r3, s15
}
 8001660:	4618      	mov	r0, r3
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	42c80000 	.word	0x42c80000
 8001670:	46c35000 	.word	0x46c35000

08001674 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
 8001680:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d10b      	bne.n	80016a0 <pwm_set_freq_50pct+0x2c>
        if (*running) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d069      	beq.n	8001764 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 8001690:	68b9      	ldr	r1, [r7, #8]
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f003 fa86 	bl	8004ba4 <HAL_TIM_PWM_Stop>
            *running = false;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
 800169e:	e062      	b.n	8001766 <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 80016a0:	f107 0210 	add.w	r2, r7, #16
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	4619      	mov	r1, r3
 80016aa:	6838      	ldr	r0, [r7, #0]
 80016ac:	f7ff ff56 	bl	800155c <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d106      	bne.n	80016da <pwm_set_freq_50pct+0x66>
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1c5a      	adds	r2, r3, #1
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	0852      	lsrs	r2, r2, #1
 80016d6:	635a      	str	r2, [r3, #52]	@ 0x34
 80016d8:	e02d      	b.n	8001736 <pwm_set_freq_50pct+0xc2>
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	2b04      	cmp	r3, #4
 80016de:	d106      	bne.n	80016ee <pwm_set_freq_50pct+0x7a>
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	3301      	adds	r3, #1
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	6812      	ldr	r2, [r2, #0]
 80016e8:	085b      	lsrs	r3, r3, #1
 80016ea:	6393      	str	r3, [r2, #56]	@ 0x38
 80016ec:	e023      	b.n	8001736 <pwm_set_freq_50pct+0xc2>
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b08      	cmp	r3, #8
 80016f2:	d106      	bne.n	8001702 <pwm_set_freq_50pct+0x8e>
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	3301      	adds	r3, #1
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	085b      	lsrs	r3, r3, #1
 80016fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001700:	e019      	b.n	8001736 <pwm_set_freq_50pct+0xc2>
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	2b0c      	cmp	r3, #12
 8001706:	d106      	bne.n	8001716 <pwm_set_freq_50pct+0xa2>
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	3301      	adds	r3, #1
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	085b      	lsrs	r3, r3, #1
 8001712:	6413      	str	r3, [r2, #64]	@ 0x40
 8001714:	e00f      	b.n	8001736 <pwm_set_freq_50pct+0xc2>
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	2b10      	cmp	r3, #16
 800171a:	d106      	bne.n	800172a <pwm_set_freq_50pct+0xb6>
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	3301      	adds	r3, #1
 8001720:	68fa      	ldr	r2, [r7, #12]
 8001722:	6812      	ldr	r2, [r2, #0]
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	6593      	str	r3, [r2, #88]	@ 0x58
 8001728:	e005      	b.n	8001736 <pwm_set_freq_50pct+0xc2>
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	3301      	adds	r3, #1
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	6812      	ldr	r2, [r2, #0]
 8001732:	085b      	lsrs	r3, r3, #1
 8001734:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2200      	movs	r2, #0
 800173c:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 800173e:	2101      	movs	r1, #1
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f003 fdc7 	bl	80052d4 <HAL_TIM_GenerateEvent>

    if (!*running) {
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	f083 0301 	eor.w	r3, r3, #1
 800174e:	b2db      	uxtb	r3, r3
 8001750:	2b00      	cmp	r3, #0
 8001752:	d008      	beq.n	8001766 <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 8001754:	68b9      	ldr	r1, [r7, #8]
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f003 f938 	bl	80049cc <HAL_TIM_PWM_Start>
        *running = true;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	701a      	strb	r2, [r3, #0]
 8001762:	e000      	b.n	8001766 <pwm_set_freq_50pct+0xf2>
        return;
 8001764:	bf00      	nop
    }
}
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	2b01      	cmp	r3, #1
 800177a:	bf0c      	ite	eq
 800177c:	2301      	moveq	r3, #1
 800177e:	2300      	movne	r3, #0
 8001780:	b2db      	uxtb	r3, r3
 8001782:	461a      	mov	r2, r3
 8001784:	2108      	movs	r1, #8
 8001786:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800178a:	f000 fe5f 	bl	800244c <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	4603      	mov	r3, r0
 800179e:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	bf0c      	ite	eq
 80017a6:	2301      	moveq	r3, #1
 80017a8:	2300      	movne	r3, #0
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	461a      	mov	r2, r3
 80017ae:	2110      	movs	r1, #16
 80017b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b4:	f000 fe4a 	bl	800244c <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <Motors_Brake>:

// Electronic brake control
void Motors_Brake(bool enable)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
  if (enable) {
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d00c      	beq.n	80017ea <Motors_Brake+0x2a>
    // Active-LOW brake
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2104      	movs	r1, #4
 80017d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d8:	f000 fe38 	bl	800244c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_RESET);
 80017dc:	2200      	movs	r2, #0
 80017de:	2120      	movs	r1, #32
 80017e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017e4:	f000 fe32 	bl	800244c <HAL_GPIO_WritePin>
  } else {
    // Open-drain
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
  }
}
 80017e8:	e00b      	b.n	8001802 <Motors_Brake+0x42>
    HAL_GPIO_WritePin(L_BRAKE_GPIO_Port, L_BRAKE_Pin, GPIO_PIN_SET);
 80017ea:	2201      	movs	r2, #1
 80017ec:	2104      	movs	r1, #4
 80017ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017f2:	f000 fe2b 	bl	800244c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R_BRAKE_GPIO_Port, R_BRAKE_Pin, GPIO_PIN_SET);
 80017f6:	2201      	movs	r2, #1
 80017f8:	2120      	movs	r1, #32
 80017fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017fe:	f000 fe25 	bl	800244c <HAL_GPIO_WritePin>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
	...

0800180c <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 8001810:	2100      	movs	r1, #0
 8001812:	481a      	ldr	r0, [pc, #104]	@ (800187c <Motors_Init+0x70>)
 8001814:	f003 f9c6 	bl	8004ba4 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8001818:	2104      	movs	r1, #4
 800181a:	4819      	ldr	r0, [pc, #100]	@ (8001880 <Motors_Init+0x74>)
 800181c:	f003 f9c2 	bl	8004ba4 <HAL_TIM_PWM_Stop>
    s_runL = false;
 8001820:	4b18      	ldr	r3, [pc, #96]	@ (8001884 <Motors_Init+0x78>)
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 8001826:	4b18      	ldr	r3, [pc, #96]	@ (8001888 <Motors_Init+0x7c>)
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 800182c:	4b17      	ldr	r3, [pc, #92]	@ (800188c <Motors_Init+0x80>)
 800182e:	f04f 0200 	mov.w	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	4b15      	ldr	r3, [pc, #84]	@ (800188c <Motors_Init+0x80>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a15      	ldr	r2, [pc, #84]	@ (8001890 <Motors_Init+0x84>)
 800183a:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 800183c:	4b15      	ldr	r3, [pc, #84]	@ (8001894 <Motors_Init+0x88>)
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <Motors_Init+0x88>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a13      	ldr	r2, [pc, #76]	@ (8001898 <Motors_Init+0x8c>)
 800184a:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 800184c:	f000 face 	bl	8001dec <HAL_GetTick>
 8001850:	4603      	mov	r3, r0
 8001852:	4a12      	ldr	r2, [pc, #72]	@ (800189c <Motors_Init+0x90>)
 8001854:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 8001856:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <Motors_Init+0x94>)
 8001858:	2200      	movs	r2, #0
 800185a:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 800185c:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <Motors_Init+0x98>)
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 8001862:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <Motors_Init+0x94>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff ff80 	bl	800176c <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 800186c:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <Motors_Init+0x98>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff90 	bl	8001796 <motor_set_dir_right>
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000134 	.word	0x20000134
 8001880:	20000180 	.word	0x20000180
 8001884:	20000284 	.word	0x20000284
 8001888:	20000285 	.word	0x20000285
 800188c:	20000274 	.word	0x20000274
 8001890:	20000270 	.word	0x20000270
 8001894:	2000027c 	.word	0x2000027c
 8001898:	20000278 	.word	0x20000278
 800189c:	20000280 	.word	0x20000280
 80018a0:	20000286 	.word	0x20000286
 80018a4:	20000287 	.word	0x20000287

080018a8 <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80018b2:	edc7 0a00 	vstr	s1, [r7]
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80018b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c2:	bf4c      	ite	mi
 80018c4:	2301      	movmi	r3, #1
 80018c6:	2300      	movpl	r3, #0
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	75fb      	strb	r3, [r7, #23]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80018cc:	edd7 7a00 	vldr	s15, [r7]
 80018d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d8:	bf4c      	ite	mi
 80018da:	2301      	movmi	r3, #1
 80018dc:	2300      	movpl	r3, #0
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	75bb      	strb	r3, [r7, #22]

    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 80018e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80018e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ee:	d504      	bpl.n	80018fa <Motors_Speed_inPercent+0x52>
 80018f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80018f4:	eef1 7a67 	vneg.f32	s15, s15
 80018f8:	e001      	b.n	80018fe <Motors_Speed_inPercent+0x56>
 80018fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80018fe:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 8001902:	edd7 7a00 	vldr	s15, [r7]
 8001906:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800190a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190e:	d504      	bpl.n	800191a <Motors_Speed_inPercent+0x72>
 8001910:	edd7 7a00 	vldr	s15, [r7]
 8001914:	eef1 7a67 	vneg.f32	s15, s15
 8001918:	e001      	b.n	800191e <Motors_Speed_inPercent+0x76>
 800191a:	edd7 7a00 	vldr	s15, [r7]
 800191e:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 8001922:	edd7 7a07 	vldr	s15, [r7, #28]
 8001926:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8001ba4 <Motors_Speed_inPercent+0x2fc>
 800192a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	dd01      	ble.n	8001938 <Motors_Speed_inPercent+0x90>
 8001934:	4b9c      	ldr	r3, [pc, #624]	@ (8001ba8 <Motors_Speed_inPercent+0x300>)
 8001936:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 8001938:	edd7 7a06 	vldr	s15, [r7, #24]
 800193c:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001ba4 <Motors_Speed_inPercent+0x2fc>
 8001940:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001948:	dd01      	ble.n	800194e <Motors_Speed_inPercent+0xa6>
 800194a:	4b97      	ldr	r3, [pc, #604]	@ (8001ba8 <Motors_Speed_inPercent+0x300>)
 800194c:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 800194e:	4b97      	ldr	r3, [pc, #604]	@ (8001bac <Motors_Speed_inPercent+0x304>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	7dfa      	ldrb	r2, [r7, #23]
 8001954:	429a      	cmp	r2, r3
 8001956:	bf14      	ite	ne
 8001958:	2301      	movne	r3, #1
 800195a:	2300      	moveq	r3, #0
 800195c:	757b      	strb	r3, [r7, #21]
    bool wantFlipR = (reqDirR != s_dirR);
 800195e:	4b94      	ldr	r3, [pc, #592]	@ (8001bb0 <Motors_Speed_inPercent+0x308>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	7dba      	ldrb	r2, [r7, #22]
 8001964:	429a      	cmp	r2, r3
 8001966:	bf14      	ite	ne
 8001968:	2301      	movne	r3, #1
 800196a:	2300      	moveq	r3, #0
 800196c:	753b      	strb	r3, [r7, #20]

    if (wantFlipL && s_curL > 0.0f) absL = 0.0f;
 800196e:	7d7b      	ldrb	r3, [r7, #21]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d00a      	beq.n	800198a <Motors_Speed_inPercent+0xe2>
 8001974:	4b8f      	ldr	r3, [pc, #572]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001976:	edd3 7a00 	vldr	s15, [r3]
 800197a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800197e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001982:	dd02      	ble.n	800198a <Motors_Speed_inPercent+0xe2>
 8001984:	f04f 0300 	mov.w	r3, #0
 8001988:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && s_curR > 0.0f) absR = 0.0f;
 800198a:	7d3b      	ldrb	r3, [r7, #20]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d00a      	beq.n	80019a6 <Motors_Speed_inPercent+0xfe>
 8001990:	4b89      	ldr	r3, [pc, #548]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001992:	edd3 7a00 	vldr	s15, [r3]
 8001996:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800199a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800199e:	dd02      	ble.n	80019a6 <Motors_Speed_inPercent+0xfe>
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 80019a6:	4a85      	ldr	r2, [pc, #532]	@ (8001bbc <Motors_Speed_inPercent+0x314>)
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 80019ac:	4a84      	ldr	r2, [pc, #528]	@ (8001bc0 <Motors_Speed_inPercent+0x318>)
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 80019b2:	f000 fa1b 	bl	8001dec <HAL_GetTick>
 80019b6:	6138      	str	r0, [r7, #16]
    if ((now - s_lastTick) < g_step_period_ms) return;
 80019b8:	4b82      	ldr	r3, [pc, #520]	@ (8001bc4 <Motors_Speed_inPercent+0x31c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	1ad2      	subs	r2, r2, r3
 80019c0:	4b81      	ldr	r3, [pc, #516]	@ (8001bc8 <Motors_Speed_inPercent+0x320>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	f0c0 80e9 	bcc.w	8001b9c <Motors_Speed_inPercent+0x2f4>
    s_lastTick = now;
 80019ca:	4a7e      	ldr	r2, [pc, #504]	@ (8001bc4 <Motors_Speed_inPercent+0x31c>)
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	6013      	str	r3, [r2, #0]

    float step = g_step_pct;
 80019d0:	4b7e      	ldr	r3, [pc, #504]	@ (8001bcc <Motors_Speed_inPercent+0x324>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	60fb      	str	r3, [r7, #12]
    if (step <= 0.0f) {
 80019d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80019da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e2:	d808      	bhi.n	80019f6 <Motors_Speed_inPercent+0x14e>
        s_curL = s_tgtL;
 80019e4:	4b75      	ldr	r3, [pc, #468]	@ (8001bbc <Motors_Speed_inPercent+0x314>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a72      	ldr	r2, [pc, #456]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 80019ea:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 80019ec:	4b74      	ldr	r3, [pc, #464]	@ (8001bc0 <Motors_Speed_inPercent+0x318>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a71      	ldr	r2, [pc, #452]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 80019f2:	6013      	str	r3, [r2, #0]
 80019f4:	e091      	b.n	8001b1a <Motors_Speed_inPercent+0x272>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 80019f6:	4b6f      	ldr	r3, [pc, #444]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 80019f8:	ed93 7a00 	vldr	s14, [r3]
 80019fc:	4b6f      	ldr	r3, [pc, #444]	@ (8001bbc <Motors_Speed_inPercent+0x314>)
 80019fe:	edd3 7a00 	vldr	s15, [r3]
 8001a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	d519      	bpl.n	8001a40 <Motors_Speed_inPercent+0x198>
 8001a0c:	4b69      	ldr	r3, [pc, #420]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a0e:	ed93 7a00 	vldr	s14, [r3]
 8001a12:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a1a:	4b66      	ldr	r3, [pc, #408]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a1c:	edc3 7a00 	vstr	s15, [r3]
 8001a20:	4b64      	ldr	r3, [pc, #400]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a22:	ed93 7a00 	vldr	s14, [r3]
 8001a26:	4b65      	ldr	r3, [pc, #404]	@ (8001bbc <Motors_Speed_inPercent+0x314>)
 8001a28:	edd3 7a00 	vldr	s15, [r3]
 8001a2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a34:	dd28      	ble.n	8001a88 <Motors_Speed_inPercent+0x1e0>
 8001a36:	4b61      	ldr	r3, [pc, #388]	@ (8001bbc <Motors_Speed_inPercent+0x314>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a5e      	ldr	r2, [pc, #376]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	e023      	b.n	8001a88 <Motors_Speed_inPercent+0x1e0>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 8001a40:	4b5c      	ldr	r3, [pc, #368]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a42:	ed93 7a00 	vldr	s14, [r3]
 8001a46:	4b5d      	ldr	r3, [pc, #372]	@ (8001bbc <Motors_Speed_inPercent+0x314>)
 8001a48:	edd3 7a00 	vldr	s15, [r3]
 8001a4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a54:	dd18      	ble.n	8001a88 <Motors_Speed_inPercent+0x1e0>
 8001a56:	4b57      	ldr	r3, [pc, #348]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a58:	ed93 7a00 	vldr	s14, [r3]
 8001a5c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a64:	4b53      	ldr	r3, [pc, #332]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a66:	edc3 7a00 	vstr	s15, [r3]
 8001a6a:	4b52      	ldr	r3, [pc, #328]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a6c:	ed93 7a00 	vldr	s14, [r3]
 8001a70:	4b52      	ldr	r3, [pc, #328]	@ (8001bbc <Motors_Speed_inPercent+0x314>)
 8001a72:	edd3 7a00 	vldr	s15, [r3]
 8001a76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7e:	d503      	bpl.n	8001a88 <Motors_Speed_inPercent+0x1e0>
 8001a80:	4b4e      	ldr	r3, [pc, #312]	@ (8001bbc <Motors_Speed_inPercent+0x314>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a4b      	ldr	r2, [pc, #300]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001a86:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8001a88:	4b4b      	ldr	r3, [pc, #300]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001a8a:	ed93 7a00 	vldr	s14, [r3]
 8001a8e:	4b4c      	ldr	r3, [pc, #304]	@ (8001bc0 <Motors_Speed_inPercent+0x318>)
 8001a90:	edd3 7a00 	vldr	s15, [r3]
 8001a94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9c:	d519      	bpl.n	8001ad2 <Motors_Speed_inPercent+0x22a>
 8001a9e:	4b46      	ldr	r3, [pc, #280]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001aa0:	ed93 7a00 	vldr	s14, [r3]
 8001aa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001aa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aac:	4b42      	ldr	r3, [pc, #264]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001aae:	edc3 7a00 	vstr	s15, [r3]
 8001ab2:	4b41      	ldr	r3, [pc, #260]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001ab4:	ed93 7a00 	vldr	s14, [r3]
 8001ab8:	4b41      	ldr	r3, [pc, #260]	@ (8001bc0 <Motors_Speed_inPercent+0x318>)
 8001aba:	edd3 7a00 	vldr	s15, [r3]
 8001abe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac6:	dd28      	ble.n	8001b1a <Motors_Speed_inPercent+0x272>
 8001ac8:	4b3d      	ldr	r3, [pc, #244]	@ (8001bc0 <Motors_Speed_inPercent+0x318>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a3a      	ldr	r2, [pc, #232]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	e023      	b.n	8001b1a <Motors_Speed_inPercent+0x272>
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 8001ad2:	4b39      	ldr	r3, [pc, #228]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001ad4:	ed93 7a00 	vldr	s14, [r3]
 8001ad8:	4b39      	ldr	r3, [pc, #228]	@ (8001bc0 <Motors_Speed_inPercent+0x318>)
 8001ada:	edd3 7a00 	vldr	s15, [r3]
 8001ade:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae6:	dd18      	ble.n	8001b1a <Motors_Speed_inPercent+0x272>
 8001ae8:	4b33      	ldr	r3, [pc, #204]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001aea:	ed93 7a00 	vldr	s14, [r3]
 8001aee:	edd7 7a03 	vldr	s15, [r7, #12]
 8001af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af6:	4b30      	ldr	r3, [pc, #192]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001af8:	edc3 7a00 	vstr	s15, [r3]
 8001afc:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001afe:	ed93 7a00 	vldr	s14, [r3]
 8001b02:	4b2f      	ldr	r3, [pc, #188]	@ (8001bc0 <Motors_Speed_inPercent+0x318>)
 8001b04:	edd3 7a00 	vldr	s15, [r3]
 8001b08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b10:	d503      	bpl.n	8001b1a <Motors_Speed_inPercent+0x272>
 8001b12:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc0 <Motors_Speed_inPercent+0x318>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a28      	ldr	r2, [pc, #160]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001b18:	6013      	str	r3, [r2, #0]
    }

    if (wantFlipL && s_curL == 0.0f) {
 8001b1a:	7d7b      	ldrb	r3, [r7, #21]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d00f      	beq.n	8001b40 <Motors_Speed_inPercent+0x298>
 8001b20:	4b24      	ldr	r3, [pc, #144]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2e:	d107      	bne.n	8001b40 <Motors_Speed_inPercent+0x298>
        s_dirL = reqDirL;
 8001b30:	4a1e      	ldr	r2, [pc, #120]	@ (8001bac <Motors_Speed_inPercent+0x304>)
 8001b32:	7dfb      	ldrb	r3, [r7, #23]
 8001b34:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8001b36:	4b1d      	ldr	r3, [pc, #116]	@ (8001bac <Motors_Speed_inPercent+0x304>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff fe16 	bl	800176c <motor_set_dir_left>
    }
    if (wantFlipR && s_curR == 0.0f) {
 8001b40:	7d3b      	ldrb	r3, [r7, #20]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d00f      	beq.n	8001b66 <Motors_Speed_inPercent+0x2be>
 8001b46:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001b48:	edd3 7a00 	vldr	s15, [r3]
 8001b4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b54:	d107      	bne.n	8001b66 <Motors_Speed_inPercent+0x2be>
        s_dirR = reqDirR;
 8001b56:	4a16      	ldr	r2, [pc, #88]	@ (8001bb0 <Motors_Speed_inPercent+0x308>)
 8001b58:	7dbb      	ldrb	r3, [r7, #22]
 8001b5a:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8001b5c:	4b14      	ldr	r3, [pc, #80]	@ (8001bb0 <Motors_Speed_inPercent+0x308>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff fe18 	bl	8001796 <motor_set_dir_right>
    }

    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8001b66:	4b13      	ldr	r3, [pc, #76]	@ (8001bb4 <Motors_Speed_inPercent+0x30c>)
 8001b68:	edd3 7a00 	vldr	s15, [r3]
 8001b6c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b70:	f7ff fd3a 	bl	80015e8 <pct_to_freq_hz>
 8001b74:	4603      	mov	r3, r0
 8001b76:	4a16      	ldr	r2, [pc, #88]	@ (8001bd0 <Motors_Speed_inPercent+0x328>)
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4816      	ldr	r0, [pc, #88]	@ (8001bd4 <Motors_Speed_inPercent+0x32c>)
 8001b7c:	f7ff fd7a 	bl	8001674 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8001b80:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb8 <Motors_Speed_inPercent+0x310>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	eeb0 0a67 	vmov.f32	s0, s15
 8001b8a:	f7ff fd2d 	bl	80015e8 <pct_to_freq_hz>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	4a11      	ldr	r2, [pc, #68]	@ (8001bd8 <Motors_Speed_inPercent+0x330>)
 8001b92:	2104      	movs	r1, #4
 8001b94:	4811      	ldr	r0, [pc, #68]	@ (8001bdc <Motors_Speed_inPercent+0x334>)
 8001b96:	f7ff fd6d 	bl	8001674 <pwm_set_freq_50pct>
 8001b9a:	e000      	b.n	8001b9e <Motors_Speed_inPercent+0x2f6>
    if ((now - s_lastTick) < g_step_period_ms) return;
 8001b9c:	bf00      	nop
}
 8001b9e:	3720      	adds	r7, #32
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	42c80000 	.word	0x42c80000
 8001ba8:	42c80000 	.word	0x42c80000
 8001bac:	20000286 	.word	0x20000286
 8001bb0:	20000287 	.word	0x20000287
 8001bb4:	20000270 	.word	0x20000270
 8001bb8:	20000274 	.word	0x20000274
 8001bbc:	20000278 	.word	0x20000278
 8001bc0:	2000027c 	.word	0x2000027c
 8001bc4:	20000280 	.word	0x20000280
 8001bc8:	2000000c 	.word	0x2000000c
 8001bcc:	20000010 	.word	0x20000010
 8001bd0:	20000284 	.word	0x20000284
 8001bd4:	20000134 	.word	0x20000134
 8001bd8:	20000285 	.word	0x20000285
 8001bdc:	20000180 	.word	0x20000180

08001be0 <Motors_Control>:

// Update motors speed via controls
void Motors_Control(uint8_t keys_state) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
	float left  = 0.0f;
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
	float right = 0.0f;
 8001bf0:	f04f 0300 	mov.w	r3, #0
 8001bf4:	60bb      	str	r3, [r7, #8]

	if (g_keys_state & KEY_SPACE) { // brake
 8001bf6:	4b2c      	ldr	r3, [pc, #176]	@ (8001ca8 <Motors_Control+0xc8>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	f003 0310 	and.w	r3, r3, #16
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00f      	beq.n	8001c24 <Motors_Control+0x44>
		left  = 0.0f;
 8001c04:	f04f 0300 	mov.w	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
		right = 0.0f;
 8001c0a:	f04f 0300 	mov.w	r3, #0
 8001c0e:	60bb      	str	r3, [r7, #8]
		Motors_Speed_inPercent(left, right);
 8001c10:	edd7 0a02 	vldr	s1, [r7, #8]
 8001c14:	ed97 0a03 	vldr	s0, [r7, #12]
 8001c18:	f7ff fe46 	bl	80018a8 <Motors_Speed_inPercent>
		Motors_Brake(true);
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	f7ff fdcf 	bl	80017c0 <Motors_Brake>
 8001c22:	e037      	b.n	8001c94 <Motors_Control+0xb4>
	} else {
		Motors_Brake(false);
 8001c24:	2000      	movs	r0, #0
 8001c26:	f7ff fdcb 	bl	80017c0 <Motors_Brake>

		if (g_keys_state & KEY_W) { 		// forward
 8001c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca8 <Motors_Control+0xc8>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d005      	beq.n	8001c44 <Motors_Control+0x64>
			left  = -1.0f;
 8001c38:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <Motors_Control+0xcc>)
 8001c3a:	60fb      	str	r3, [r7, #12]
			right = 1.0f;
 8001c3c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	e027      	b.n	8001c94 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_S) {  // reverse
 8001c44:	4b18      	ldr	r3, [pc, #96]	@ (8001ca8 <Motors_Control+0xc8>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	f003 0304 	and.w	r3, r3, #4
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d005      	beq.n	8001c5e <Motors_Control+0x7e>
			left  = 1.0f;
 8001c52:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c56:	60fb      	str	r3, [r7, #12]
			right = -1.0f;
 8001c58:	4b14      	ldr	r3, [pc, #80]	@ (8001cac <Motors_Control+0xcc>)
 8001c5a:	60bb      	str	r3, [r7, #8]
 8001c5c:	e01a      	b.n	8001c94 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_A) {  // turn left
 8001c5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ca8 <Motors_Control+0xc8>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d006      	beq.n	8001c7a <Motors_Control+0x9a>
			left  = 0.5f;
 8001c6c:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001c70:	60fb      	str	r3, [r7, #12]
			right = 0.5f;
 8001c72:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	e00c      	b.n	8001c94 <Motors_Control+0xb4>
		} else if (g_keys_state & KEY_D) {  // turn right
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca8 <Motors_Control+0xc8>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	f003 0308 	and.w	r3, r3, #8
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d005      	beq.n	8001c94 <Motors_Control+0xb4>
			left  = -0.5f;
 8001c88:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001c8c:	60fb      	str	r3, [r7, #12]
			right = -0.5f;
 8001c8e:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001c92:	60bb      	str	r3, [r7, #8]
		}
	}

	Motors_Speed_inPercent(left, right);
 8001c94:	edd7 0a02 	vldr	s1, [r7, #8]
 8001c98:	ed97 0a03 	vldr	s0, [r7, #12]
 8001c9c:	f7ff fe04 	bl	80018a8 <Motors_Speed_inPercent>
}
 8001ca0:	bf00      	nop
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000088 	.word	0x20000088
 8001cac:	bf800000 	.word	0xbf800000

08001cb0 <Ultrasonic_Init>:
    }
    return 0;
}

void Ultrasonic_Init(TIM_HandleTypeDef *htim)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
    u_htim = htim;
 8001cb8:	4a09      	ldr	r2, [pc, #36]	@ (8001ce0 <Ultrasonic_Init+0x30>)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6013      	str	r3, [r2, #0]

    HAL_TIM_Base_Start(u_htim);
 8001cbe:	4b08      	ldr	r3, [pc, #32]	@ (8001ce0 <Ultrasonic_Init+0x30>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f002 fdcc 	bl	8004860 <HAL_TIM_Base_Start>

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd2:	f000 fbbb 	bl	800244c <HAL_GPIO_WritePin>
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000288 	.word	0x20000288

08001ce4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ce4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d1c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce8:	f7fe fd50 	bl	800078c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cec:	480c      	ldr	r0, [pc, #48]	@ (8001d20 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cee:	490d      	ldr	r1, [pc, #52]	@ (8001d24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d28 <LoopForever+0xe>)
  movs r3, #0
 8001cf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf4:	e002      	b.n	8001cfc <LoopCopyDataInit>

08001cf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cfa:	3304      	adds	r3, #4

08001cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d00:	d3f9      	bcc.n	8001cf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d02:	4a0a      	ldr	r2, [pc, #40]	@ (8001d2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d04:	4c0a      	ldr	r4, [pc, #40]	@ (8001d30 <LoopForever+0x16>)
  movs r3, #0
 8001d06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d08:	e001      	b.n	8001d0e <LoopFillZerobss>

08001d0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d0c:	3204      	adds	r2, #4

08001d0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d10:	d3fb      	bcc.n	8001d0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d12:	f005 fbb9 	bl	8007488 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d16:	f7fe fc2f 	bl	8000578 <main>

08001d1a <LoopForever>:

LoopForever:
    b LoopForever
 8001d1a:	e7fe      	b.n	8001d1a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d1c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001d20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d24:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001d28:	080078a0 	.word	0x080078a0
  ldr r2, =_sbss
 8001d2c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001d30:	200003c8 	.word	0x200003c8

08001d34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d34:	e7fe      	b.n	8001d34 <ADC1_2_IRQHandler>
	...

08001d38 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d3c:	4b08      	ldr	r3, [pc, #32]	@ (8001d60 <HAL_Init+0x28>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a07      	ldr	r2, [pc, #28]	@ (8001d60 <HAL_Init+0x28>)
 8001d42:	f043 0310 	orr.w	r3, r3, #16
 8001d46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d48:	2003      	movs	r0, #3
 8001d4a:	f000 f94f 	bl	8001fec <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d4e:	200f      	movs	r0, #15
 8001d50:	f000 f808 	bl	8001d64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d54:	f7fe fcb2 	bl	80006bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40022000 	.word	0x40022000

08001d64 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d6c:	4b12      	ldr	r3, [pc, #72]	@ (8001db8 <HAL_InitTick+0x54>)
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	4b12      	ldr	r3, [pc, #72]	@ (8001dbc <HAL_InitTick+0x58>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	4619      	mov	r1, r3
 8001d76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d82:	4618      	mov	r0, r3
 8001d84:	f000 f967 	bl	8002056 <HAL_SYSTICK_Config>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e00e      	b.n	8001db0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b0f      	cmp	r3, #15
 8001d96:	d80a      	bhi.n	8001dae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001da0:	f000 f92f 	bl	8002002 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001da4:	4a06      	ldr	r2, [pc, #24]	@ (8001dc0 <HAL_InitTick+0x5c>)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
 8001dac:	e000      	b.n	8001db0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3708      	adds	r7, #8
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20000000 	.word	0x20000000
 8001dbc:	20000018 	.word	0x20000018
 8001dc0:	20000014 	.word	0x20000014

08001dc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc8:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <HAL_IncTick+0x20>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <HAL_IncTick+0x24>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	4a04      	ldr	r2, [pc, #16]	@ (8001de8 <HAL_IncTick+0x24>)
 8001dd6:	6013      	str	r3, [r2, #0]
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000018 	.word	0x20000018
 8001de8:	2000028c 	.word	0x2000028c

08001dec <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  return uwTick;  
 8001df0:	4b03      	ldr	r3, [pc, #12]	@ (8001e00 <HAL_GetTick+0x14>)
 8001df2:	681b      	ldr	r3, [r3, #0]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	2000028c 	.word	0x2000028c

08001e04 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e0c:	f7ff ffee 	bl	8001dec <HAL_GetTick>
 8001e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e1c:	d005      	beq.n	8001e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e48 <HAL_Delay+0x44>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	4413      	add	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001e2a:	bf00      	nop
 8001e2c:	f7ff ffde 	bl	8001dec <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d8f7      	bhi.n	8001e2c <HAL_Delay+0x28>
  {
  }
}
 8001e3c:	bf00      	nop
 8001e3e:	bf00      	nop
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000018 	.word	0x20000018

08001e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e90 <__NVIC_SetPriorityGrouping+0x44>)
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e68:	4013      	ands	r3, r2
 8001e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e7e:	4a04      	ldr	r2, [pc, #16]	@ (8001e90 <__NVIC_SetPriorityGrouping+0x44>)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	60d3      	str	r3, [r2, #12]
}
 8001e84:	bf00      	nop
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e98:	4b04      	ldr	r3, [pc, #16]	@ (8001eac <__NVIC_GetPriorityGrouping+0x18>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	0a1b      	lsrs	r3, r3, #8
 8001e9e:	f003 0307 	and.w	r3, r3, #7
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	e000ed00 	.word	0xe000ed00

08001eb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	db0b      	blt.n	8001eda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	f003 021f 	and.w	r2, r3, #31
 8001ec8:	4907      	ldr	r1, [pc, #28]	@ (8001ee8 <__NVIC_EnableIRQ+0x38>)
 8001eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ece:	095b      	lsrs	r3, r3, #5
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000e100 	.word	0xe000e100

08001eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	6039      	str	r1, [r7, #0]
 8001ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	db0a      	blt.n	8001f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	490c      	ldr	r1, [pc, #48]	@ (8001f38 <__NVIC_SetPriority+0x4c>)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	0112      	lsls	r2, r2, #4
 8001f0c:	b2d2      	uxtb	r2, r2
 8001f0e:	440b      	add	r3, r1
 8001f10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f14:	e00a      	b.n	8001f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	4908      	ldr	r1, [pc, #32]	@ (8001f3c <__NVIC_SetPriority+0x50>)
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	3b04      	subs	r3, #4
 8001f24:	0112      	lsls	r2, r2, #4
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	440b      	add	r3, r1
 8001f2a:	761a      	strb	r2, [r3, #24]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	e000e100 	.word	0xe000e100
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	@ 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f1c3 0307 	rsb	r3, r3, #7
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	bf28      	it	cs
 8001f5e:	2304      	movcs	r3, #4
 8001f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3304      	adds	r3, #4
 8001f66:	2b06      	cmp	r3, #6
 8001f68:	d902      	bls.n	8001f70 <NVIC_EncodePriority+0x30>
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	3b03      	subs	r3, #3
 8001f6e:	e000      	b.n	8001f72 <NVIC_EncodePriority+0x32>
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f74:	f04f 32ff 	mov.w	r2, #4294967295
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43da      	mvns	r2, r3
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	401a      	ands	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f88:	f04f 31ff 	mov.w	r1, #4294967295
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f92:	43d9      	mvns	r1, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f98:	4313      	orrs	r3, r2
         );
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3724      	adds	r7, #36	@ 0x24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
	...

08001fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fb8:	d301      	bcc.n	8001fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e00f      	b.n	8001fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fc6:	210f      	movs	r1, #15
 8001fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fcc:	f7ff ff8e 	bl	8001eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd0:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fd6:	4b04      	ldr	r3, [pc, #16]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fd8:	2207      	movs	r2, #7
 8001fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	e000e010 	.word	0xe000e010

08001fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff29 	bl	8001e4c <__NVIC_SetPriorityGrouping>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002014:	f7ff ff3e 	bl	8001e94 <__NVIC_GetPriorityGrouping>
 8002018:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	68b9      	ldr	r1, [r7, #8]
 800201e:	6978      	ldr	r0, [r7, #20]
 8002020:	f7ff ff8e 	bl	8001f40 <NVIC_EncodePriority>
 8002024:	4602      	mov	r2, r0
 8002026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ff5d 	bl	8001eec <__NVIC_SetPriority>
}
 8002032:	bf00      	nop
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff31 	bl	8001eb0 <__NVIC_EnableIRQ>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff ffa2 	bl	8001fa8 <SysTick_Config>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d101      	bne.n	8002080 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e02e      	b.n	80020de <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002086:	2b02      	cmp	r3, #2
 8002088:	d008      	beq.n	800209c <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2204      	movs	r2, #4
 800208e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e020      	b.n	80020de <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f022 020e 	bic.w	r2, r2, #14
 80020aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f022 0201 	bic.w	r2, r2, #1
 80020ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020c4:	2101      	movs	r1, #1
 80020c6:	fa01 f202 	lsl.w	r2, r1, r2
 80020ca:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b084      	sub	sp, #16
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020f2:	2300      	movs	r3, #0
 80020f4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d005      	beq.n	800210c <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2204      	movs	r2, #4
 8002104:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	73fb      	strb	r3, [r7, #15]
 800210a:	e027      	b.n	800215c <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 020e 	bic.w	r2, r2, #14
 800211a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f022 0201 	bic.w	r2, r2, #1
 800212a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002134:	2101      	movs	r1, #1
 8002136:	fa01 f202 	lsl.w	r2, r1, r2
 800213a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002150:	2b00      	cmp	r3, #0
 8002152:	d003      	beq.n	800215c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	4798      	blx	r3
    }
  }
  return status;
 800215c:	7bfb      	ldrb	r3, [r7, #15]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002168:	b480      	push	{r7}
 800216a:	b087      	sub	sp, #28
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002172:	2300      	movs	r3, #0
 8002174:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002176:	e14e      	b.n	8002416 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2101      	movs	r1, #1
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	fa01 f303 	lsl.w	r3, r1, r3
 8002184:	4013      	ands	r3, r2
 8002186:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 8140 	beq.w	8002410 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	2b01      	cmp	r3, #1
 800219a:	d005      	beq.n	80021a8 <HAL_GPIO_Init+0x40>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d130      	bne.n	800220a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021de:	2201      	movs	r2, #1
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	091b      	lsrs	r3, r3, #4
 80021f4:	f003 0201 	and.w	r2, r3, #1
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	2b03      	cmp	r3, #3
 8002214:	d017      	beq.n	8002246 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	2203      	movs	r2, #3
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4013      	ands	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	689a      	ldr	r2, [r3, #8]
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	4313      	orrs	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 0303 	and.w	r3, r3, #3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d123      	bne.n	800229a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	08da      	lsrs	r2, r3, #3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3208      	adds	r2, #8
 800225a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800225e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	220f      	movs	r2, #15
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43db      	mvns	r3, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	691a      	ldr	r2, [r3, #16]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	08da      	lsrs	r2, r3, #3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3208      	adds	r2, #8
 8002294:	6939      	ldr	r1, [r7, #16]
 8002296:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	2203      	movs	r2, #3
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43db      	mvns	r3, r3
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	4013      	ands	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0203 	and.w	r2, r3, #3
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f000 809a 	beq.w	8002410 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022dc:	4b55      	ldr	r3, [pc, #340]	@ (8002434 <HAL_GPIO_Init+0x2cc>)
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	4a54      	ldr	r2, [pc, #336]	@ (8002434 <HAL_GPIO_Init+0x2cc>)
 80022e2:	f043 0301 	orr.w	r3, r3, #1
 80022e6:	6193      	str	r3, [r2, #24]
 80022e8:	4b52      	ldr	r3, [pc, #328]	@ (8002434 <HAL_GPIO_Init+0x2cc>)
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	60bb      	str	r3, [r7, #8]
 80022f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022f4:	4a50      	ldr	r2, [pc, #320]	@ (8002438 <HAL_GPIO_Init+0x2d0>)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	089b      	lsrs	r3, r3, #2
 80022fa:	3302      	adds	r3, #2
 80022fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002300:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	f003 0303 	and.w	r3, r3, #3
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	220f      	movs	r2, #15
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	4013      	ands	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800231e:	d013      	beq.n	8002348 <HAL_GPIO_Init+0x1e0>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a46      	ldr	r2, [pc, #280]	@ (800243c <HAL_GPIO_Init+0x2d4>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d00d      	beq.n	8002344 <HAL_GPIO_Init+0x1dc>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a45      	ldr	r2, [pc, #276]	@ (8002440 <HAL_GPIO_Init+0x2d8>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d007      	beq.n	8002340 <HAL_GPIO_Init+0x1d8>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a44      	ldr	r2, [pc, #272]	@ (8002444 <HAL_GPIO_Init+0x2dc>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d101      	bne.n	800233c <HAL_GPIO_Init+0x1d4>
 8002338:	2303      	movs	r3, #3
 800233a:	e006      	b.n	800234a <HAL_GPIO_Init+0x1e2>
 800233c:	2305      	movs	r3, #5
 800233e:	e004      	b.n	800234a <HAL_GPIO_Init+0x1e2>
 8002340:	2302      	movs	r3, #2
 8002342:	e002      	b.n	800234a <HAL_GPIO_Init+0x1e2>
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <HAL_GPIO_Init+0x1e2>
 8002348:	2300      	movs	r3, #0
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	f002 0203 	and.w	r2, r2, #3
 8002350:	0092      	lsls	r2, r2, #2
 8002352:	4093      	lsls	r3, r2
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	4313      	orrs	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800235a:	4937      	ldr	r1, [pc, #220]	@ (8002438 <HAL_GPIO_Init+0x2d0>)
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	089b      	lsrs	r3, r3, #2
 8002360:	3302      	adds	r3, #2
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002368:	4b37      	ldr	r3, [pc, #220]	@ (8002448 <HAL_GPIO_Init+0x2e0>)
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	43db      	mvns	r3, r3
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4013      	ands	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4313      	orrs	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800238c:	4a2e      	ldr	r2, [pc, #184]	@ (8002448 <HAL_GPIO_Init+0x2e0>)
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002392:	4b2d      	ldr	r3, [pc, #180]	@ (8002448 <HAL_GPIO_Init+0x2e0>)
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	43db      	mvns	r3, r3
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4013      	ands	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80023b6:	4a24      	ldr	r2, [pc, #144]	@ (8002448 <HAL_GPIO_Init+0x2e0>)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023bc:	4b22      	ldr	r3, [pc, #136]	@ (8002448 <HAL_GPIO_Init+0x2e0>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	43db      	mvns	r3, r3
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4013      	ands	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023e0:	4a19      	ldr	r2, [pc, #100]	@ (8002448 <HAL_GPIO_Init+0x2e0>)
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023e6:	4b18      	ldr	r3, [pc, #96]	@ (8002448 <HAL_GPIO_Init+0x2e0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	43db      	mvns	r3, r3
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800240a:	4a0f      	ldr	r2, [pc, #60]	@ (8002448 <HAL_GPIO_Init+0x2e0>)
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	3301      	adds	r3, #1
 8002414:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	fa22 f303 	lsr.w	r3, r2, r3
 8002420:	2b00      	cmp	r3, #0
 8002422:	f47f aea9 	bne.w	8002178 <HAL_GPIO_Init+0x10>
  }
}
 8002426:	bf00      	nop
 8002428:	bf00      	nop
 800242a:	371c      	adds	r7, #28
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	40021000 	.word	0x40021000
 8002438:	40010000 	.word	0x40010000
 800243c:	48000400 	.word	0x48000400
 8002440:	48000800 	.word	0x48000800
 8002444:	48000c00 	.word	0x48000c00
 8002448:	40010400 	.word	0x40010400

0800244c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	807b      	strh	r3, [r7, #2]
 8002458:	4613      	mov	r3, r2
 800245a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800245c:	787b      	ldrb	r3, [r7, #1]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002462:	887a      	ldrh	r2, [r7, #2]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002468:	e002      	b.n	8002470 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800246a:	887a      	ldrh	r2, [r7, #2]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e08d      	b.n	80025aa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d106      	bne.n	80024a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7fe f824 	bl	80004f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2224      	movs	r2, #36	@ 0x24
 80024ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0201 	bic.w	r2, r2, #1
 80024be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d107      	bne.n	80024f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	e006      	b.n	8002504 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002502:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d108      	bne.n	800251e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	685a      	ldr	r2, [r3, #4]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800251a:	605a      	str	r2, [r3, #4]
 800251c:	e007      	b.n	800252e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	685a      	ldr	r2, [r3, #4]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800252c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800253c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002540:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68da      	ldr	r2, [r3, #12]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002550:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691a      	ldr	r2, [r3, #16]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	69d9      	ldr	r1, [r3, #28]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a1a      	ldr	r2, [r3, #32]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	430a      	orrs	r2, r1
 800257a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2220      	movs	r2, #32
 8002596:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
	...

080025b4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b088      	sub	sp, #32
 80025b8:	af02      	add	r7, sp, #8
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	4608      	mov	r0, r1
 80025be:	4611      	mov	r1, r2
 80025c0:	461a      	mov	r2, r3
 80025c2:	4603      	mov	r3, r0
 80025c4:	817b      	strh	r3, [r7, #10]
 80025c6:	460b      	mov	r3, r1
 80025c8:	813b      	strh	r3, [r7, #8]
 80025ca:	4613      	mov	r3, r2
 80025cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b20      	cmp	r3, #32
 80025d8:	f040 80f9 	bne.w	80027ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025dc:	6a3b      	ldr	r3, [r7, #32]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d002      	beq.n	80025e8 <HAL_I2C_Mem_Write+0x34>
 80025e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d105      	bne.n	80025f4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e0ed      	b.n	80027d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d101      	bne.n	8002602 <HAL_I2C_Mem_Write+0x4e>
 80025fe:	2302      	movs	r3, #2
 8002600:	e0e6      	b.n	80027d0 <HAL_I2C_Mem_Write+0x21c>
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2201      	movs	r2, #1
 8002606:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800260a:	f7ff fbef 	bl	8001dec <HAL_GetTick>
 800260e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	9300      	str	r3, [sp, #0]
 8002614:	2319      	movs	r3, #25
 8002616:	2201      	movs	r2, #1
 8002618:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f000 fac3 	bl	8002ba8 <I2C_WaitOnFlagUntilTimeout>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e0d1      	b.n	80027d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2221      	movs	r2, #33	@ 0x21
 8002630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2240      	movs	r2, #64	@ 0x40
 8002638:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6a3a      	ldr	r2, [r7, #32]
 8002646:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800264c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2200      	movs	r2, #0
 8002652:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002654:	88f8      	ldrh	r0, [r7, #6]
 8002656:	893a      	ldrh	r2, [r7, #8]
 8002658:	8979      	ldrh	r1, [r7, #10]
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	9301      	str	r3, [sp, #4]
 800265e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	4603      	mov	r3, r0
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f9d3 	bl	8002a10 <I2C_RequestMemoryWrite>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d005      	beq.n	800267c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e0a9      	b.n	80027d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002680:	b29b      	uxth	r3, r3
 8002682:	2bff      	cmp	r3, #255	@ 0xff
 8002684:	d90e      	bls.n	80026a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	22ff      	movs	r2, #255	@ 0xff
 800268a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002690:	b2da      	uxtb	r2, r3
 8002692:	8979      	ldrh	r1, [r7, #10]
 8002694:	2300      	movs	r3, #0
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 fc47 	bl	8002f30 <I2C_TransferConfig>
 80026a2:	e00f      	b.n	80026c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	8979      	ldrh	r1, [r7, #10]
 80026b6:	2300      	movs	r3, #0
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f000 fc36 	bl	8002f30 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f000 fac6 	bl	8002c5a <I2C_WaitOnTXISFlagUntilTimeout>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e07b      	b.n	80027d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026dc:	781a      	ldrb	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	3b01      	subs	r3, #1
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002700:	3b01      	subs	r3, #1
 8002702:	b29a      	uxth	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d034      	beq.n	800277c <HAL_I2C_Mem_Write+0x1c8>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002716:	2b00      	cmp	r3, #0
 8002718:	d130      	bne.n	800277c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002720:	2200      	movs	r2, #0
 8002722:	2180      	movs	r1, #128	@ 0x80
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 fa3f 	bl	8002ba8 <I2C_WaitOnFlagUntilTimeout>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e04d      	b.n	80027d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002738:	b29b      	uxth	r3, r3
 800273a:	2bff      	cmp	r3, #255	@ 0xff
 800273c:	d90e      	bls.n	800275c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	22ff      	movs	r2, #255	@ 0xff
 8002742:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002748:	b2da      	uxtb	r2, r3
 800274a:	8979      	ldrh	r1, [r7, #10]
 800274c:	2300      	movs	r3, #0
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 fbeb 	bl	8002f30 <I2C_TransferConfig>
 800275a:	e00f      	b.n	800277c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002760:	b29a      	uxth	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800276a:	b2da      	uxtb	r2, r3
 800276c:	8979      	ldrh	r1, [r7, #10]
 800276e:	2300      	movs	r3, #0
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 fbda 	bl	8002f30 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002780:	b29b      	uxth	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d19e      	bne.n	80026c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002786:	697a      	ldr	r2, [r7, #20]
 8002788:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f000 faac 	bl	8002ce8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e01a      	b.n	80027d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2220      	movs	r2, #32
 80027a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6859      	ldr	r1, [r3, #4]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	4b0a      	ldr	r3, [pc, #40]	@ (80027d8 <HAL_I2C_Mem_Write+0x224>)
 80027ae:	400b      	ands	r3, r1
 80027b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2220      	movs	r2, #32
 80027b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027ca:	2300      	movs	r3, #0
 80027cc:	e000      	b.n	80027d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80027ce:	2302      	movs	r3, #2
  }
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	fe00e800 	.word	0xfe00e800

080027dc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af02      	add	r7, sp, #8
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	4608      	mov	r0, r1
 80027e6:	4611      	mov	r1, r2
 80027e8:	461a      	mov	r2, r3
 80027ea:	4603      	mov	r3, r0
 80027ec:	817b      	strh	r3, [r7, #10]
 80027ee:	460b      	mov	r3, r1
 80027f0:	813b      	strh	r3, [r7, #8]
 80027f2:	4613      	mov	r3, r2
 80027f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b20      	cmp	r3, #32
 8002800:	f040 80fd 	bne.w	80029fe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d002      	beq.n	8002810 <HAL_I2C_Mem_Read+0x34>
 800280a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800280c:	2b00      	cmp	r3, #0
 800280e:	d105      	bne.n	800281c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002816:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e0f1      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002822:	2b01      	cmp	r3, #1
 8002824:	d101      	bne.n	800282a <HAL_I2C_Mem_Read+0x4e>
 8002826:	2302      	movs	r3, #2
 8002828:	e0ea      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002832:	f7ff fadb 	bl	8001dec <HAL_GetTick>
 8002836:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	2319      	movs	r3, #25
 800283e:	2201      	movs	r2, #1
 8002840:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 f9af 	bl	8002ba8 <I2C_WaitOnFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0d5      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2222      	movs	r2, #34	@ 0x22
 8002858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2240      	movs	r2, #64	@ 0x40
 8002860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a3a      	ldr	r2, [r7, #32]
 800286e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002874:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800287c:	88f8      	ldrh	r0, [r7, #6]
 800287e:	893a      	ldrh	r2, [r7, #8]
 8002880:	8979      	ldrh	r1, [r7, #10]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	4603      	mov	r3, r0
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f000 f913 	bl	8002ab8 <I2C_RequestMemoryRead>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d005      	beq.n	80028a4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e0ad      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	2bff      	cmp	r3, #255	@ 0xff
 80028ac:	d90e      	bls.n	80028cc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2201      	movs	r2, #1
 80028b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	8979      	ldrh	r1, [r7, #10]
 80028bc:	4b52      	ldr	r3, [pc, #328]	@ (8002a08 <HAL_I2C_Mem_Read+0x22c>)
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f000 fb33 	bl	8002f30 <I2C_TransferConfig>
 80028ca:	e00f      	b.n	80028ec <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	8979      	ldrh	r1, [r7, #10]
 80028de:	4b4a      	ldr	r3, [pc, #296]	@ (8002a08 <HAL_I2C_Mem_Read+0x22c>)
 80028e0:	9300      	str	r3, [sp, #0]
 80028e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 fb22 	bl	8002f30 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	9300      	str	r3, [sp, #0]
 80028f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f2:	2200      	movs	r2, #0
 80028f4:	2104      	movs	r1, #4
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f000 f956 	bl	8002ba8 <I2C_WaitOnFlagUntilTimeout>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e07c      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002910:	b2d2      	uxtb	r2, r2
 8002912:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002918:	1c5a      	adds	r2, r3, #1
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002922:	3b01      	subs	r3, #1
 8002924:	b29a      	uxth	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800292e:	b29b      	uxth	r3, r3
 8002930:	3b01      	subs	r3, #1
 8002932:	b29a      	uxth	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d034      	beq.n	80029ac <HAL_I2C_Mem_Read+0x1d0>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002946:	2b00      	cmp	r3, #0
 8002948:	d130      	bne.n	80029ac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	9300      	str	r3, [sp, #0]
 800294e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002950:	2200      	movs	r2, #0
 8002952:	2180      	movs	r1, #128	@ 0x80
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f000 f927 	bl	8002ba8 <I2C_WaitOnFlagUntilTimeout>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e04d      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002968:	b29b      	uxth	r3, r3
 800296a:	2bff      	cmp	r3, #255	@ 0xff
 800296c:	d90e      	bls.n	800298c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2201      	movs	r2, #1
 8002972:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002978:	b2da      	uxtb	r2, r3
 800297a:	8979      	ldrh	r1, [r7, #10]
 800297c:	2300      	movs	r3, #0
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 fad3 	bl	8002f30 <I2C_TransferConfig>
 800298a:	e00f      	b.n	80029ac <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002990:	b29a      	uxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800299a:	b2da      	uxtb	r2, r3
 800299c:	8979      	ldrh	r1, [r7, #10]
 800299e:	2300      	movs	r3, #0
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 fac2 	bl	8002f30 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d19a      	bne.n	80028ec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f994 	bl	8002ce8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e01a      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2220      	movs	r2, #32
 80029d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6859      	ldr	r1, [r3, #4]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a0c <HAL_I2C_Mem_Read+0x230>)
 80029de:	400b      	ands	r3, r1
 80029e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2220      	movs	r2, #32
 80029e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	e000      	b.n	8002a00 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80029fe:	2302      	movs	r3, #2
  }
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	80002400 	.word	0x80002400
 8002a0c:	fe00e800 	.word	0xfe00e800

08002a10 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af02      	add	r7, sp, #8
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	4608      	mov	r0, r1
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4603      	mov	r3, r0
 8002a20:	817b      	strh	r3, [r7, #10]
 8002a22:	460b      	mov	r3, r1
 8002a24:	813b      	strh	r3, [r7, #8]
 8002a26:	4613      	mov	r3, r2
 8002a28:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a2a:	88fb      	ldrh	r3, [r7, #6]
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	8979      	ldrh	r1, [r7, #10]
 8002a30:	4b20      	ldr	r3, [pc, #128]	@ (8002ab4 <I2C_RequestMemoryWrite+0xa4>)
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 fa79 	bl	8002f30 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a3e:	69fa      	ldr	r2, [r7, #28]
 8002a40:	69b9      	ldr	r1, [r7, #24]
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f909 	bl	8002c5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e02c      	b.n	8002aac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a52:	88fb      	ldrh	r3, [r7, #6]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d105      	bne.n	8002a64 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a58:	893b      	ldrh	r3, [r7, #8]
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a62:	e015      	b.n	8002a90 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a64:	893b      	ldrh	r3, [r7, #8]
 8002a66:	0a1b      	lsrs	r3, r3, #8
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a72:	69fa      	ldr	r2, [r7, #28]
 8002a74:	69b9      	ldr	r1, [r7, #24]
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 f8ef 	bl	8002c5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e012      	b.n	8002aac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a86:	893b      	ldrh	r3, [r7, #8]
 8002a88:	b2da      	uxtb	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	2200      	movs	r2, #0
 8002a98:	2180      	movs	r1, #128	@ 0x80
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 f884 	bl	8002ba8 <I2C_WaitOnFlagUntilTimeout>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	80002000 	.word	0x80002000

08002ab8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af02      	add	r7, sp, #8
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	4608      	mov	r0, r1
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	817b      	strh	r3, [r7, #10]
 8002aca:	460b      	mov	r3, r1
 8002acc:	813b      	strh	r3, [r7, #8]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002ad2:	88fb      	ldrh	r3, [r7, #6]
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	8979      	ldrh	r1, [r7, #10]
 8002ad8:	4b20      	ldr	r3, [pc, #128]	@ (8002b5c <I2C_RequestMemoryRead+0xa4>)
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2300      	movs	r3, #0
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f000 fa26 	bl	8002f30 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ae4:	69fa      	ldr	r2, [r7, #28]
 8002ae6:	69b9      	ldr	r1, [r7, #24]
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f000 f8b6 	bl	8002c5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e02c      	b.n	8002b52 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002af8:	88fb      	ldrh	r3, [r7, #6]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d105      	bne.n	8002b0a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002afe:	893b      	ldrh	r3, [r7, #8]
 8002b00:	b2da      	uxtb	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b08:	e015      	b.n	8002b36 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b0a:	893b      	ldrh	r3, [r7, #8]
 8002b0c:	0a1b      	lsrs	r3, r3, #8
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b18:	69fa      	ldr	r2, [r7, #28]
 8002b1a:	69b9      	ldr	r1, [r7, #24]
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 f89c 	bl	8002c5a <I2C_WaitOnTXISFlagUntilTimeout>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e012      	b.n	8002b52 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b2c:	893b      	ldrh	r3, [r7, #8]
 8002b2e:	b2da      	uxtb	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2140      	movs	r1, #64	@ 0x40
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f000 f831 	bl	8002ba8 <I2C_WaitOnFlagUntilTimeout>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e000      	b.n	8002b52 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3710      	adds	r7, #16
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	80002000 	.word	0x80002000

08002b60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d103      	bne.n	8002b7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d007      	beq.n	8002b9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	699a      	ldr	r2, [r3, #24]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0201 	orr.w	r2, r2, #1
 8002b9a:	619a      	str	r2, [r3, #24]
  }
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	603b      	str	r3, [r7, #0]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bb8:	e03b      	b.n	8002c32 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	6839      	ldr	r1, [r7, #0]
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f000 f8d6 	bl	8002d70 <I2C_IsErrorOccurred>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e041      	b.n	8002c52 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd4:	d02d      	beq.n	8002c32 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd6:	f7ff f909 	bl	8001dec <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d302      	bcc.n	8002bec <I2C_WaitOnFlagUntilTimeout+0x44>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d122      	bne.n	8002c32 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	699a      	ldr	r2, [r3, #24]
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	bf0c      	ite	eq
 8002bfc:	2301      	moveq	r3, #1
 8002bfe:	2300      	movne	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	461a      	mov	r2, r3
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d113      	bne.n	8002c32 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0e:	f043 0220 	orr.w	r2, r3, #32
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2220      	movs	r2, #32
 8002c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e00f      	b.n	8002c52 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	699a      	ldr	r2, [r3, #24]
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	68ba      	ldr	r2, [r7, #8]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	bf0c      	ite	eq
 8002c42:	2301      	moveq	r3, #1
 8002c44:	2300      	movne	r3, #0
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	461a      	mov	r2, r3
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d0b4      	beq.n	8002bba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b084      	sub	sp, #16
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	60f8      	str	r0, [r7, #12]
 8002c62:	60b9      	str	r1, [r7, #8]
 8002c64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c66:	e033      	b.n	8002cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	68b9      	ldr	r1, [r7, #8]
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f000 f87f 	bl	8002d70 <I2C_IsErrorOccurred>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e031      	b.n	8002ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c82:	d025      	beq.n	8002cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c84:	f7ff f8b2 	bl	8001dec <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d302      	bcc.n	8002c9a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d11a      	bne.n	8002cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d013      	beq.n	8002cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cac:	f043 0220 	orr.w	r2, r3, #32
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e007      	b.n	8002ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d1c4      	bne.n	8002c68 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cf4:	e02f      	b.n	8002d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	68b9      	ldr	r1, [r7, #8]
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f000 f838 	bl	8002d70 <I2C_IsErrorOccurred>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e02d      	b.n	8002d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d0a:	f7ff f86f 	bl	8001dec <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	68ba      	ldr	r2, [r7, #8]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d302      	bcc.n	8002d20 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d11a      	bne.n	8002d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	f003 0320 	and.w	r3, r3, #32
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	d013      	beq.n	8002d56 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	f043 0220 	orr.w	r2, r3, #32
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e007      	b.n	8002d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	f003 0320 	and.w	r3, r3, #32
 8002d60:	2b20      	cmp	r3, #32
 8002d62:	d1c8      	bne.n	8002cf6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b08a      	sub	sp, #40	@ 0x28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	f003 0310 	and.w	r3, r3, #16
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d068      	beq.n	8002e6e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2210      	movs	r2, #16
 8002da2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002da4:	e049      	b.n	8002e3a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dac:	d045      	beq.n	8002e3a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002dae:	f7ff f81d 	bl	8001dec <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	68ba      	ldr	r2, [r7, #8]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d302      	bcc.n	8002dc4 <I2C_IsErrorOccurred+0x54>
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d13a      	bne.n	8002e3a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dce:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dd6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002de2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002de6:	d121      	bne.n	8002e2c <I2C_IsErrorOccurred+0xbc>
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002dee:	d01d      	beq.n	8002e2c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002df0:	7cfb      	ldrb	r3, [r7, #19]
 8002df2:	2b20      	cmp	r3, #32
 8002df4:	d01a      	beq.n	8002e2c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e04:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e06:	f7fe fff1 	bl	8001dec <HAL_GetTick>
 8002e0a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e0c:	e00e      	b.n	8002e2c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e0e:	f7fe ffed 	bl	8001dec <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b19      	cmp	r3, #25
 8002e1a:	d907      	bls.n	8002e2c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	f043 0320 	orr.w	r3, r3, #32
 8002e22:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002e2a:	e006      	b.n	8002e3a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	f003 0320 	and.w	r3, r3, #32
 8002e36:	2b20      	cmp	r3, #32
 8002e38:	d1e9      	bne.n	8002e0e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	f003 0320 	and.w	r3, r3, #32
 8002e44:	2b20      	cmp	r3, #32
 8002e46:	d003      	beq.n	8002e50 <I2C_IsErrorOccurred+0xe0>
 8002e48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d0aa      	beq.n	8002da6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d103      	bne.n	8002e60 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2220      	movs	r2, #32
 8002e5e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	f043 0304 	orr.w	r3, r3, #4
 8002e66:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00b      	beq.n	8002e98 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e80:	6a3b      	ldr	r3, [r7, #32]
 8002e82:	f043 0301 	orr.w	r3, r3, #1
 8002e86:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00b      	beq.n	8002eba <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	f043 0308 	orr.w	r3, r3, #8
 8002ea8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002eb2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00b      	beq.n	8002edc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	f043 0302 	orr.w	r3, r3, #2
 8002eca:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ed4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002edc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d01c      	beq.n	8002f1e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f7ff fe3b 	bl	8002b60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6859      	ldr	r1, [r3, #4]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8002f2c <I2C_IsErrorOccurred+0x1bc>)
 8002ef6:	400b      	ands	r3, r1
 8002ef8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	431a      	orrs	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002f1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3728      	adds	r7, #40	@ 0x28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	fe00e800 	.word	0xfe00e800

08002f30 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b087      	sub	sp, #28
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	607b      	str	r3, [r7, #4]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	817b      	strh	r3, [r7, #10]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f42:	897b      	ldrh	r3, [r7, #10]
 8002f44:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f48:	7a7b      	ldrb	r3, [r7, #9]
 8002f4a:	041b      	lsls	r3, r3, #16
 8002f4c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f50:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f5e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	0d5b      	lsrs	r3, r3, #21
 8002f6a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002f6e:	4b08      	ldr	r3, [pc, #32]	@ (8002f90 <I2C_TransferConfig+0x60>)
 8002f70:	430b      	orrs	r3, r1
 8002f72:	43db      	mvns	r3, r3
 8002f74:	ea02 0103 	and.w	r1, r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f82:	bf00      	nop
 8002f84:	371c      	adds	r7, #28
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	03ff63ff 	.word	0x03ff63ff

08002f94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b20      	cmp	r3, #32
 8002fa8:	d138      	bne.n	800301c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d101      	bne.n	8002fb8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	e032      	b.n	800301e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2224      	movs	r2, #36	@ 0x24
 8002fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0201 	bic.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fe6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6819      	ldr	r1, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	683a      	ldr	r2, [r7, #0]
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0201 	orr.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2220      	movs	r2, #32
 800300c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003018:	2300      	movs	r3, #0
 800301a:	e000      	b.n	800301e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800301c:	2302      	movs	r3, #2
  }
}
 800301e:	4618      	mov	r0, r3
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr

0800302a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800302a:	b480      	push	{r7}
 800302c:	b085      	sub	sp, #20
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
 8003032:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b20      	cmp	r3, #32
 800303e:	d139      	bne.n	80030b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800304a:	2302      	movs	r3, #2
 800304c:	e033      	b.n	80030b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2224      	movs	r2, #36	@ 0x24
 800305a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0201 	bic.w	r2, r2, #1
 800306c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800307c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	021b      	lsls	r3, r3, #8
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	4313      	orrs	r3, r2
 8003086:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0201 	orr.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	e000      	b.n	80030b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80030b4:	2302      	movs	r3, #2
  }
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
	...

080030c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030d4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d102      	bne.n	80030ea <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	f000 bff4 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 816d 	beq.w	80033da <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003100:	4bb4      	ldr	r3, [pc, #720]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 030c 	and.w	r3, r3, #12
 8003108:	2b04      	cmp	r3, #4
 800310a:	d00c      	beq.n	8003126 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800310c:	4bb1      	ldr	r3, [pc, #708]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f003 030c 	and.w	r3, r3, #12
 8003114:	2b08      	cmp	r3, #8
 8003116:	d157      	bne.n	80031c8 <HAL_RCC_OscConfig+0x104>
 8003118:	4bae      	ldr	r3, [pc, #696]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003124:	d150      	bne.n	80031c8 <HAL_RCC_OscConfig+0x104>
 8003126:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800312a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003132:	fa93 f3a3 	rbit	r3, r3
 8003136:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800313a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800313e:	fab3 f383 	clz	r3, r3
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b3f      	cmp	r3, #63	@ 0x3f
 8003146:	d802      	bhi.n	800314e <HAL_RCC_OscConfig+0x8a>
 8003148:	4ba2      	ldr	r3, [pc, #648]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	e015      	b.n	800317a <HAL_RCC_OscConfig+0xb6>
 800314e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003152:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003156:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800315a:	fa93 f3a3 	rbit	r3, r3
 800315e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003162:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003166:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800316a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800316e:	fa93 f3a3 	rbit	r3, r3
 8003172:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003176:	4b97      	ldr	r3, [pc, #604]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800317e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8003182:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003186:	fa92 f2a2 	rbit	r2, r2
 800318a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800318e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003192:	fab2 f282 	clz	r2, r2
 8003196:	b2d2      	uxtb	r2, r2
 8003198:	f042 0220 	orr.w	r2, r2, #32
 800319c:	b2d2      	uxtb	r2, r2
 800319e:	f002 021f 	and.w	r2, r2, #31
 80031a2:	2101      	movs	r1, #1
 80031a4:	fa01 f202 	lsl.w	r2, r1, r2
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	f000 8114 	beq.w	80033d8 <HAL_RCC_OscConfig+0x314>
 80031b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f040 810b 	bne.w	80033d8 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	f000 bf85 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031d8:	d106      	bne.n	80031e8 <HAL_RCC_OscConfig+0x124>
 80031da:	4b7e      	ldr	r3, [pc, #504]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a7d      	ldr	r2, [pc, #500]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 80031e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031e4:	6013      	str	r3, [r2, #0]
 80031e6:	e036      	b.n	8003256 <HAL_RCC_OscConfig+0x192>
 80031e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d10c      	bne.n	8003212 <HAL_RCC_OscConfig+0x14e>
 80031f8:	4b76      	ldr	r3, [pc, #472]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a75      	ldr	r2, [pc, #468]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	4b73      	ldr	r3, [pc, #460]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a72      	ldr	r2, [pc, #456]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800320a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800320e:	6013      	str	r3, [r2, #0]
 8003210:	e021      	b.n	8003256 <HAL_RCC_OscConfig+0x192>
 8003212:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003216:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003222:	d10c      	bne.n	800323e <HAL_RCC_OscConfig+0x17a>
 8003224:	4b6b      	ldr	r3, [pc, #428]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a6a      	ldr	r2, [pc, #424]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800322a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800322e:	6013      	str	r3, [r2, #0]
 8003230:	4b68      	ldr	r3, [pc, #416]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a67      	ldr	r2, [pc, #412]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003236:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800323a:	6013      	str	r3, [r2, #0]
 800323c:	e00b      	b.n	8003256 <HAL_RCC_OscConfig+0x192>
 800323e:	4b65      	ldr	r3, [pc, #404]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a64      	ldr	r2, [pc, #400]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003244:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	4b62      	ldr	r3, [pc, #392]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a61      	ldr	r2, [pc, #388]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003250:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003254:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003256:	4b5f      	ldr	r3, [pc, #380]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 8003258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800325a:	f023 020f 	bic.w	r2, r3, #15
 800325e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003262:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	495a      	ldr	r1, [pc, #360]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800326c:	4313      	orrs	r3, r2
 800326e:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003274:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d054      	beq.n	800332a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003280:	f7fe fdb4 	bl	8001dec <HAL_GetTick>
 8003284:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003288:	e00a      	b.n	80032a0 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800328a:	f7fe fdaf 	bl	8001dec <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b64      	cmp	r3, #100	@ 0x64
 8003298:	d902      	bls.n	80032a0 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	f000 bf19 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>
 80032a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80032a4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80032ac:	fa93 f3a3 	rbit	r3, r3
 80032b0:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80032b4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032b8:	fab3 f383 	clz	r3, r3
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b3f      	cmp	r3, #63	@ 0x3f
 80032c0:	d802      	bhi.n	80032c8 <HAL_RCC_OscConfig+0x204>
 80032c2:	4b44      	ldr	r3, [pc, #272]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	e015      	b.n	80032f4 <HAL_RCC_OscConfig+0x230>
 80032c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80032cc:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80032d4:	fa93 f3a3 	rbit	r3, r3
 80032d8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80032dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80032e0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80032e4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80032e8:	fa93 f3a3 	rbit	r3, r3
 80032ec:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80032f0:	4b38      	ldr	r3, [pc, #224]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 80032f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80032f8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80032fc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003300:	fa92 f2a2 	rbit	r2, r2
 8003304:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003308:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800330c:	fab2 f282 	clz	r2, r2
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	f042 0220 	orr.w	r2, r2, #32
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	f002 021f 	and.w	r2, r2, #31
 800331c:	2101      	movs	r1, #1
 800331e:	fa01 f202 	lsl.w	r2, r1, r2
 8003322:	4013      	ands	r3, r2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0b0      	beq.n	800328a <HAL_RCC_OscConfig+0x1c6>
 8003328:	e057      	b.n	80033da <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800332a:	f7fe fd5f 	bl	8001dec <HAL_GetTick>
 800332e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003332:	e00a      	b.n	800334a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003334:	f7fe fd5a 	bl	8001dec <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	2b64      	cmp	r3, #100	@ 0x64
 8003342:	d902      	bls.n	800334a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	f000 bec4 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>
 800334a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800334e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003352:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800335e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003362:	fab3 f383 	clz	r3, r3
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b3f      	cmp	r3, #63	@ 0x3f
 800336a:	d802      	bhi.n	8003372 <HAL_RCC_OscConfig+0x2ae>
 800336c:	4b19      	ldr	r3, [pc, #100]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	e015      	b.n	800339e <HAL_RCC_OscConfig+0x2da>
 8003372:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003376:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800337e:	fa93 f3a3 	rbit	r3, r3
 8003382:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003386:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800338a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800338e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003392:	fa93 f3a3 	rbit	r3, r3
 8003396:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800339a:	4b0e      	ldr	r3, [pc, #56]	@ (80033d4 <HAL_RCC_OscConfig+0x310>)
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80033a2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80033a6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80033aa:	fa92 f2a2 	rbit	r2, r2
 80033ae:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80033b2:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80033b6:	fab2 f282 	clz	r2, r2
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	f042 0220 	orr.w	r2, r2, #32
 80033c0:	b2d2      	uxtb	r2, r2
 80033c2:	f002 021f 	and.w	r2, r2, #31
 80033c6:	2101      	movs	r1, #1
 80033c8:	fa01 f202 	lsl.w	r2, r1, r2
 80033cc:	4013      	ands	r3, r2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1b0      	bne.n	8003334 <HAL_RCC_OscConfig+0x270>
 80033d2:	e002      	b.n	80033da <HAL_RCC_OscConfig+0x316>
 80033d4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	f000 816c 	beq.w	80036c8 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80033f0:	4bcc      	ldr	r3, [pc, #816]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f003 030c 	and.w	r3, r3, #12
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00b      	beq.n	8003414 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80033fc:	4bc9      	ldr	r3, [pc, #804]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 030c 	and.w	r3, r3, #12
 8003404:	2b08      	cmp	r3, #8
 8003406:	d16d      	bne.n	80034e4 <HAL_RCC_OscConfig+0x420>
 8003408:	4bc6      	ldr	r3, [pc, #792]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d167      	bne.n	80034e4 <HAL_RCC_OscConfig+0x420>
 8003414:	2302      	movs	r3, #2
 8003416:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800341e:	fa93 f3a3 	rbit	r3, r3
 8003422:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003426:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800342a:	fab3 f383 	clz	r3, r3
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2b3f      	cmp	r3, #63	@ 0x3f
 8003432:	d802      	bhi.n	800343a <HAL_RCC_OscConfig+0x376>
 8003434:	4bbb      	ldr	r3, [pc, #748]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	e013      	b.n	8003462 <HAL_RCC_OscConfig+0x39e>
 800343a:	2302      	movs	r3, #2
 800343c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003440:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003444:	fa93 f3a3 	rbit	r3, r3
 8003448:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800344c:	2302      	movs	r3, #2
 800344e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003452:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003456:	fa93 f3a3 	rbit	r3, r3
 800345a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800345e:	4bb1      	ldr	r3, [pc, #708]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 8003460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003462:	2202      	movs	r2, #2
 8003464:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003468:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800346c:	fa92 f2a2 	rbit	r2, r2
 8003470:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003474:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003478:	fab2 f282 	clz	r2, r2
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	f042 0220 	orr.w	r2, r2, #32
 8003482:	b2d2      	uxtb	r2, r2
 8003484:	f002 021f 	and.w	r2, r2, #31
 8003488:	2101      	movs	r1, #1
 800348a:	fa01 f202 	lsl.w	r2, r1, r2
 800348e:	4013      	ands	r3, r2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00a      	beq.n	80034aa <HAL_RCC_OscConfig+0x3e6>
 8003494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003498:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d002      	beq.n	80034aa <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	f000 be14 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034aa:	4b9e      	ldr	r3, [pc, #632]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	21f8      	movs	r1, #248	@ 0xf8
 80034c0:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c4:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80034c8:	fa91 f1a1 	rbit	r1, r1
 80034cc:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80034d0:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80034d4:	fab1 f181 	clz	r1, r1
 80034d8:	b2c9      	uxtb	r1, r1
 80034da:	408b      	lsls	r3, r1
 80034dc:	4991      	ldr	r1, [pc, #580]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e2:	e0f1      	b.n	80036c8 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 8083 	beq.w	80035fc <HAL_RCC_OscConfig+0x538>
 80034f6:	2301      	movs	r3, #1
 80034f8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fc:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003508:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800350c:	fab3 f383 	clz	r3, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003516:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	461a      	mov	r2, r3
 800351e:	2301      	movs	r3, #1
 8003520:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003522:	f7fe fc63 	bl	8001dec <HAL_GetTick>
 8003526:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800352a:	e00a      	b.n	8003542 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800352c:	f7fe fc5e 	bl	8001dec <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d902      	bls.n	8003542 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	f000 bdc8 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>
 8003542:	2302      	movs	r3, #2
 8003544:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003548:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800354c:	fa93 f3a3 	rbit	r3, r3
 8003550:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003554:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003558:	fab3 f383 	clz	r3, r3
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003560:	d802      	bhi.n	8003568 <HAL_RCC_OscConfig+0x4a4>
 8003562:	4b70      	ldr	r3, [pc, #448]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	e013      	b.n	8003590 <HAL_RCC_OscConfig+0x4cc>
 8003568:	2302      	movs	r3, #2
 800356a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003572:	fa93 f3a3 	rbit	r3, r3
 8003576:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800357a:	2302      	movs	r3, #2
 800357c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003580:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003584:	fa93 f3a3 	rbit	r3, r3
 8003588:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800358c:	4b65      	ldr	r3, [pc, #404]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 800358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003590:	2202      	movs	r2, #2
 8003592:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003596:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800359a:	fa92 f2a2 	rbit	r2, r2
 800359e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80035a2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80035a6:	fab2 f282 	clz	r2, r2
 80035aa:	b2d2      	uxtb	r2, r2
 80035ac:	f042 0220 	orr.w	r2, r2, #32
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	f002 021f 	and.w	r2, r2, #31
 80035b6:	2101      	movs	r1, #1
 80035b8:	fa01 f202 	lsl.w	r2, r1, r2
 80035bc:	4013      	ands	r3, r2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0b4      	beq.n	800352c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035c2:	4b58      	ldr	r3, [pc, #352]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	21f8      	movs	r1, #248	@ 0xf8
 80035d8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035dc:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80035e0:	fa91 f1a1 	rbit	r1, r1
 80035e4:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80035e8:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80035ec:	fab1 f181 	clz	r1, r1
 80035f0:	b2c9      	uxtb	r1, r1
 80035f2:	408b      	lsls	r3, r1
 80035f4:	494b      	ldr	r1, [pc, #300]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	600b      	str	r3, [r1, #0]
 80035fa:	e065      	b.n	80036c8 <HAL_RCC_OscConfig+0x604>
 80035fc:	2301      	movs	r3, #1
 80035fe:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003602:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003606:	fa93 f3a3 	rbit	r3, r3
 800360a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800360e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003612:	fab3 f383 	clz	r3, r3
 8003616:	b2db      	uxtb	r3, r3
 8003618:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800361c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	461a      	mov	r2, r3
 8003624:	2300      	movs	r3, #0
 8003626:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003628:	f7fe fbe0 	bl	8001dec <HAL_GetTick>
 800362c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003630:	e00a      	b.n	8003648 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003632:	f7fe fbdb 	bl	8001dec <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d902      	bls.n	8003648 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	f000 bd45 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>
 8003648:	2302      	movs	r3, #2
 800364a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003652:	fa93 f3a3 	rbit	r3, r3
 8003656:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800365a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800365e:	fab3 f383 	clz	r3, r3
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b3f      	cmp	r3, #63	@ 0x3f
 8003666:	d802      	bhi.n	800366e <HAL_RCC_OscConfig+0x5aa>
 8003668:	4b2e      	ldr	r3, [pc, #184]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	e013      	b.n	8003696 <HAL_RCC_OscConfig+0x5d2>
 800366e:	2302      	movs	r3, #2
 8003670:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003674:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003678:	fa93 f3a3 	rbit	r3, r3
 800367c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003680:	2302      	movs	r3, #2
 8003682:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003686:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800368a:	fa93 f3a3 	rbit	r3, r3
 800368e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003692:	4b24      	ldr	r3, [pc, #144]	@ (8003724 <HAL_RCC_OscConfig+0x660>)
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	2202      	movs	r2, #2
 8003698:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800369c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80036a0:	fa92 f2a2 	rbit	r2, r2
 80036a4:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80036a8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80036ac:	fab2 f282 	clz	r2, r2
 80036b0:	b2d2      	uxtb	r2, r2
 80036b2:	f042 0220 	orr.w	r2, r2, #32
 80036b6:	b2d2      	uxtb	r2, r2
 80036b8:	f002 021f 	and.w	r2, r2, #31
 80036bc:	2101      	movs	r1, #1
 80036be:	fa01 f202 	lsl.w	r2, r1, r2
 80036c2:	4013      	ands	r3, r2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1b4      	bne.n	8003632 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0308 	and.w	r3, r3, #8
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 8115 	beq.w	8003908 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d07e      	beq.n	80037ec <HAL_RCC_OscConfig+0x728>
 80036ee:	2301      	movs	r3, #1
 80036f0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80036f8:	fa93 f3a3 	rbit	r3, r3
 80036fc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003700:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003704:	fab3 f383 	clz	r3, r3
 8003708:	b2db      	uxtb	r3, r3
 800370a:	461a      	mov	r2, r3
 800370c:	4b06      	ldr	r3, [pc, #24]	@ (8003728 <HAL_RCC_OscConfig+0x664>)
 800370e:	4413      	add	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	461a      	mov	r2, r3
 8003714:	2301      	movs	r3, #1
 8003716:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003718:	f7fe fb68 	bl	8001dec <HAL_GetTick>
 800371c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003720:	e00f      	b.n	8003742 <HAL_RCC_OscConfig+0x67e>
 8003722:	bf00      	nop
 8003724:	40021000 	.word	0x40021000
 8003728:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800372c:	f7fe fb5e 	bl	8001dec <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d902      	bls.n	8003742 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	f000 bcc8 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>
 8003742:	2302      	movs	r3, #2
 8003744:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003748:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800374c:	fa93 f3a3 	rbit	r3, r3
 8003750:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003754:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003758:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800375c:	2202      	movs	r2, #2
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003764:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	fa93 f2a3 	rbit	r2, r3
 800376e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003772:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800377c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003780:	2202      	movs	r2, #2
 8003782:	601a      	str	r2, [r3, #0]
 8003784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003788:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	fa93 f2a3 	rbit	r2, r3
 8003792:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003796:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800379a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800379c:	4bb0      	ldr	r3, [pc, #704]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 800379e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80037a8:	2102      	movs	r1, #2
 80037aa:	6019      	str	r1, [r3, #0]
 80037ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	fa93 f1a3 	rbit	r1, r3
 80037ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037be:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80037c2:	6019      	str	r1, [r3, #0]
  return result;
 80037c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	fab3 f383 	clz	r3, r3
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	f003 031f 	and.w	r3, r3, #31
 80037de:	2101      	movs	r1, #1
 80037e0:	fa01 f303 	lsl.w	r3, r1, r3
 80037e4:	4013      	ands	r3, r2
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d0a0      	beq.n	800372c <HAL_RCC_OscConfig+0x668>
 80037ea:	e08d      	b.n	8003908 <HAL_RCC_OscConfig+0x844>
 80037ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037f0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80037f4:	2201      	movs	r2, #1
 80037f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037fc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	fa93 f2a3 	rbit	r2, r3
 8003806:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800380a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800380e:	601a      	str	r2, [r3, #0]
  return result;
 8003810:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003814:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003818:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800381a:	fab3 f383 	clz	r3, r3
 800381e:	b2db      	uxtb	r3, r3
 8003820:	461a      	mov	r2, r3
 8003822:	4b90      	ldr	r3, [pc, #576]	@ (8003a64 <HAL_RCC_OscConfig+0x9a0>)
 8003824:	4413      	add	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	461a      	mov	r2, r3
 800382a:	2300      	movs	r3, #0
 800382c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800382e:	f7fe fadd 	bl	8001dec <HAL_GetTick>
 8003832:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003836:	e00a      	b.n	800384e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003838:	f7fe fad8 	bl	8001dec <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d902      	bls.n	800384e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	f000 bc42 	b.w	80040d2 <HAL_RCC_OscConfig+0x100e>
 800384e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003852:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003856:	2202      	movs	r2, #2
 8003858:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800385e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	fa93 f2a3 	rbit	r2, r3
 8003868:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800386c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003876:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800387a:	2202      	movs	r2, #2
 800387c:	601a      	str	r2, [r3, #0]
 800387e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003882:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	fa93 f2a3 	rbit	r2, r3
 800388c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003890:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003894:	601a      	str	r2, [r3, #0]
 8003896:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800389a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800389e:	2202      	movs	r2, #2
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038a6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	fa93 f2a3 	rbit	r2, r3
 80038b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80038b8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038ba:	4b69      	ldr	r3, [pc, #420]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80038bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038c2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80038c6:	2102      	movs	r1, #2
 80038c8:	6019      	str	r1, [r3, #0]
 80038ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ce:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	fa93 f1a3 	rbit	r1, r3
 80038d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038dc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80038e0:	6019      	str	r1, [r3, #0]
  return result;
 80038e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038e6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	fab3 f383 	clz	r3, r3
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	f003 031f 	and.w	r3, r3, #31
 80038fc:	2101      	movs	r1, #1
 80038fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003902:	4013      	ands	r3, r2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d197      	bne.n	8003838 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800390c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0304 	and.w	r3, r3, #4
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 819e 	beq.w	8003c5a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800391e:	2300      	movs	r3, #0
 8003920:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003924:	4b4e      	ldr	r3, [pc, #312]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003926:	69db      	ldr	r3, [r3, #28]
 8003928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d116      	bne.n	800395e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003930:	4b4b      	ldr	r3, [pc, #300]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	4a4a      	ldr	r2, [pc, #296]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800393a:	61d3      	str	r3, [r2, #28]
 800393c:	4b48      	ldr	r3, [pc, #288]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003944:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003948:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800394c:	601a      	str	r2, [r3, #0]
 800394e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003952:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003956:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003958:	2301      	movs	r3, #1
 800395a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395e:	4b42      	ldr	r3, [pc, #264]	@ (8003a68 <HAL_RCC_OscConfig+0x9a4>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003966:	2b00      	cmp	r3, #0
 8003968:	d11a      	bne.n	80039a0 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a68 <HAL_RCC_OscConfig+0x9a4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a3e      	ldr	r2, [pc, #248]	@ (8003a68 <HAL_RCC_OscConfig+0x9a4>)
 8003970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003974:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003976:	f7fe fa39 	bl	8001dec <HAL_GetTick>
 800397a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397e:	e009      	b.n	8003994 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003980:	f7fe fa34 	bl	8001dec <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b64      	cmp	r3, #100	@ 0x64
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e39e      	b.n	80040d2 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003994:	4b34      	ldr	r3, [pc, #208]	@ (8003a68 <HAL_RCC_OscConfig+0x9a4>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800399c:	2b00      	cmp	r3, #0
 800399e:	d0ef      	beq.n	8003980 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d106      	bne.n	80039be <HAL_RCC_OscConfig+0x8fa>
 80039b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	4a2a      	ldr	r2, [pc, #168]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80039b6:	f043 0301 	orr.w	r3, r3, #1
 80039ba:	6213      	str	r3, [r2, #32]
 80039bc:	e035      	b.n	8003a2a <HAL_RCC_OscConfig+0x966>
 80039be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10c      	bne.n	80039e8 <HAL_RCC_OscConfig+0x924>
 80039ce:	4b24      	ldr	r3, [pc, #144]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	4a23      	ldr	r2, [pc, #140]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80039d4:	f023 0301 	bic.w	r3, r3, #1
 80039d8:	6213      	str	r3, [r2, #32]
 80039da:	4b21      	ldr	r3, [pc, #132]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	4a20      	ldr	r2, [pc, #128]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80039e0:	f023 0304 	bic.w	r3, r3, #4
 80039e4:	6213      	str	r3, [r2, #32]
 80039e6:	e020      	b.n	8003a2a <HAL_RCC_OscConfig+0x966>
 80039e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	2b05      	cmp	r3, #5
 80039f6:	d10c      	bne.n	8003a12 <HAL_RCC_OscConfig+0x94e>
 80039f8:	4b19      	ldr	r3, [pc, #100]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	4a18      	ldr	r2, [pc, #96]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 80039fe:	f043 0304 	orr.w	r3, r3, #4
 8003a02:	6213      	str	r3, [r2, #32]
 8003a04:	4b16      	ldr	r3, [pc, #88]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	4a15      	ldr	r2, [pc, #84]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003a0a:	f043 0301 	orr.w	r3, r3, #1
 8003a0e:	6213      	str	r3, [r2, #32]
 8003a10:	e00b      	b.n	8003a2a <HAL_RCC_OscConfig+0x966>
 8003a12:	4b13      	ldr	r3, [pc, #76]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	4a12      	ldr	r2, [pc, #72]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003a18:	f023 0301 	bic.w	r3, r3, #1
 8003a1c:	6213      	str	r3, [r2, #32]
 8003a1e:	4b10      	ldr	r3, [pc, #64]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	4a0f      	ldr	r2, [pc, #60]	@ (8003a60 <HAL_RCC_OscConfig+0x99c>)
 8003a24:	f023 0304 	bic.w	r3, r3, #4
 8003a28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f000 8087 	beq.w	8003b4a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a3c:	f7fe f9d6 	bl	8001dec <HAL_GetTick>
 8003a40:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a44:	e012      	b.n	8003a6c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a46:	f7fe f9d1 	bl	8001dec <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d908      	bls.n	8003a6c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e339      	b.n	80040d2 <HAL_RCC_OscConfig+0x100e>
 8003a5e:	bf00      	nop
 8003a60:	40021000 	.word	0x40021000
 8003a64:	10908120 	.word	0x10908120
 8003a68:	40007000 	.word	0x40007000
 8003a6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a70:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003a74:	2202      	movs	r2, #2
 8003a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a7c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	fa93 f2a3 	rbit	r2, r3
 8003a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a8a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a94:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003a98:	2202      	movs	r2, #2
 8003a9a:	601a      	str	r2, [r3, #0]
 8003a9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	fa93 f2a3 	rbit	r2, r3
 8003aaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aae:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003ab2:	601a      	str	r2, [r3, #0]
  return result;
 8003ab4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003abc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003abe:	fab3 f383 	clz	r3, r3
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d102      	bne.n	8003ad4 <HAL_RCC_OscConfig+0xa10>
 8003ace:	4b98      	ldr	r3, [pc, #608]	@ (8003d30 <HAL_RCC_OscConfig+0xc6c>)
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	e013      	b.n	8003afc <HAL_RCC_OscConfig+0xa38>
 8003ad4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ad8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003adc:	2202      	movs	r2, #2
 8003ade:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	fa93 f2a3 	rbit	r2, r3
 8003aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003af2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003af6:	601a      	str	r2, [r3, #0]
 8003af8:	4b8d      	ldr	r3, [pc, #564]	@ (8003d30 <HAL_RCC_OscConfig+0xc6c>)
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b00:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003b04:	2102      	movs	r1, #2
 8003b06:	6011      	str	r1, [r2, #0]
 8003b08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b0c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003b10:	6812      	ldr	r2, [r2, #0]
 8003b12:	fa92 f1a2 	rbit	r1, r2
 8003b16:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b1a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003b1e:	6011      	str	r1, [r2, #0]
  return result;
 8003b20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b24:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003b28:	6812      	ldr	r2, [r2, #0]
 8003b2a:	fab2 f282 	clz	r2, r2
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	f002 021f 	and.w	r2, r2, #31
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b40:	4013      	ands	r3, r2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f43f af7f 	beq.w	8003a46 <HAL_RCC_OscConfig+0x982>
 8003b48:	e07d      	b.n	8003c46 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b4a:	f7fe f94f 	bl	8001dec <HAL_GetTick>
 8003b4e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b52:	e00b      	b.n	8003b6c <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b54:	f7fe f94a 	bl	8001dec <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e2b2      	b.n	80040d2 <HAL_RCC_OscConfig+0x100e>
 8003b6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b70:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003b74:	2202      	movs	r2, #2
 8003b76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b7c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	fa93 f2a3 	rbit	r2, r3
 8003b86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b8a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b94:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003b98:	2202      	movs	r2, #2
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ba0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	fa93 f2a3 	rbit	r2, r3
 8003baa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bae:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003bb2:	601a      	str	r2, [r3, #0]
  return result;
 8003bb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bb8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003bbc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bbe:	fab3 f383 	clz	r3, r3
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d102      	bne.n	8003bd4 <HAL_RCC_OscConfig+0xb10>
 8003bce:	4b58      	ldr	r3, [pc, #352]	@ (8003d30 <HAL_RCC_OscConfig+0xc6c>)
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	e013      	b.n	8003bfc <HAL_RCC_OscConfig+0xb38>
 8003bd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003bdc:	2202      	movs	r2, #2
 8003bde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003be4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	fa93 f2a3 	rbit	r2, r3
 8003bee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	4b4d      	ldr	r3, [pc, #308]	@ (8003d30 <HAL_RCC_OscConfig+0xc6c>)
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c00:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003c04:	2102      	movs	r1, #2
 8003c06:	6011      	str	r1, [r2, #0]
 8003c08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c0c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	fa92 f1a2 	rbit	r1, r2
 8003c16:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c1a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003c1e:	6011      	str	r1, [r2, #0]
  return result;
 8003c20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c24:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003c28:	6812      	ldr	r2, [r2, #0]
 8003c2a:	fab2 f282 	clz	r2, r2
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	f002 021f 	and.w	r2, r2, #31
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c40:	4013      	ands	r3, r2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d186      	bne.n	8003b54 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c46:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d105      	bne.n	8003c5a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c4e:	4b38      	ldr	r3, [pc, #224]	@ (8003d30 <HAL_RCC_OscConfig+0xc6c>)
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	4a37      	ldr	r2, [pc, #220]	@ (8003d30 <HAL_RCC_OscConfig+0xc6c>)
 8003c54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c58:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	69db      	ldr	r3, [r3, #28]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f000 8232 	beq.w	80040d0 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c6c:	4b30      	ldr	r3, [pc, #192]	@ (8003d30 <HAL_RCC_OscConfig+0xc6c>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f003 030c 	and.w	r3, r3, #12
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	f000 8201 	beq.w	800407c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	f040 8157 	bne.w	8003f3a <HAL_RCC_OscConfig+0xe76>
 8003c8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c90:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003c94:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003c98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c9e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	fa93 f2a3 	rbit	r2, r3
 8003ca8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cac:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003cb0:	601a      	str	r2, [r3, #0]
  return result;
 8003cb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cb6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003cba:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cbc:	fab3 f383 	clz	r3, r3
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003cc6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	461a      	mov	r2, r3
 8003cce:	2300      	movs	r3, #0
 8003cd0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd2:	f7fe f88b 	bl	8001dec <HAL_GetTick>
 8003cd6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cda:	e009      	b.n	8003cf0 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cdc:	f7fe f886 	bl	8001dec <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e1f0      	b.n	80040d2 <HAL_RCC_OscConfig+0x100e>
 8003cf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cf4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003cf8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003cfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d02:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	fa93 f2a3 	rbit	r2, r3
 8003d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d10:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003d14:	601a      	str	r2, [r3, #0]
  return result;
 8003d16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d1a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003d1e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d20:	fab3 f383 	clz	r3, r3
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d28:	d804      	bhi.n	8003d34 <HAL_RCC_OscConfig+0xc70>
 8003d2a:	4b01      	ldr	r3, [pc, #4]	@ (8003d30 <HAL_RCC_OscConfig+0xc6c>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	e029      	b.n	8003d84 <HAL_RCC_OscConfig+0xcc0>
 8003d30:	40021000 	.word	0x40021000
 8003d34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d38:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003d3c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d46:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	fa93 f2a3 	rbit	r2, r3
 8003d50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d54:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d5e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003d62:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d6c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	fa93 f2a3 	rbit	r2, r3
 8003d76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d7a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	4bc3      	ldr	r3, [pc, #780]	@ (8004090 <HAL_RCC_OscConfig+0xfcc>)
 8003d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d84:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d88:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003d8c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003d90:	6011      	str	r1, [r2, #0]
 8003d92:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d96:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003d9a:	6812      	ldr	r2, [r2, #0]
 8003d9c:	fa92 f1a2 	rbit	r1, r2
 8003da0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003da4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003da8:	6011      	str	r1, [r2, #0]
  return result;
 8003daa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003dae:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003db2:	6812      	ldr	r2, [r2, #0]
 8003db4:	fab2 f282 	clz	r2, r2
 8003db8:	b2d2      	uxtb	r2, r2
 8003dba:	f042 0220 	orr.w	r2, r2, #32
 8003dbe:	b2d2      	uxtb	r2, r2
 8003dc0:	f002 021f 	and.w	r2, r2, #31
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	fa01 f202 	lsl.w	r2, r1, r2
 8003dca:	4013      	ands	r3, r2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d185      	bne.n	8003cdc <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dd0:	4baf      	ldr	r3, [pc, #700]	@ (8004090 <HAL_RCC_OscConfig+0xfcc>)
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003dd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ddc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003de4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003de8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	430b      	orrs	r3, r1
 8003df2:	49a7      	ldr	r1, [pc, #668]	@ (8004090 <HAL_RCC_OscConfig+0xfcc>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	604b      	str	r3, [r1, #4]
 8003df8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dfc:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003e00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	fa93 f2a3 	rbit	r2, r3
 8003e14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e18:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003e1c:	601a      	str	r2, [r3, #0]
  return result;
 8003e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e22:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003e26:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e28:	fab3 f383 	clz	r3, r3
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003e32:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	461a      	mov	r2, r3
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e3e:	f7fd ffd5 	bl	8001dec <HAL_GetTick>
 8003e42:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e46:	e009      	b.n	8003e5c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e48:	f7fd ffd0 	bl	8001dec <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d901      	bls.n	8003e5c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e13a      	b.n	80040d2 <HAL_RCC_OscConfig+0x100e>
 8003e5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e60:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003e64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e6e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	fa93 f2a3 	rbit	r2, r3
 8003e78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e7c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003e80:	601a      	str	r2, [r3, #0]
  return result;
 8003e82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e86:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003e8a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e8c:	fab3 f383 	clz	r3, r3
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e94:	d802      	bhi.n	8003e9c <HAL_RCC_OscConfig+0xdd8>
 8003e96:	4b7e      	ldr	r3, [pc, #504]	@ (8004090 <HAL_RCC_OscConfig+0xfcc>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	e027      	b.n	8003eec <HAL_RCC_OscConfig+0xe28>
 8003e9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003ea4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ea8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eae:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	fa93 f2a3 	rbit	r2, r3
 8003eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ebc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ec6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003eca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ed4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	fa93 f2a3 	rbit	r2, r3
 8003ede:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ee2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	4b69      	ldr	r3, [pc, #420]	@ (8004090 <HAL_RCC_OscConfig+0xfcc>)
 8003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ef0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003ef4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003ef8:	6011      	str	r1, [r2, #0]
 8003efa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003efe:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003f02:	6812      	ldr	r2, [r2, #0]
 8003f04:	fa92 f1a2 	rbit	r1, r2
 8003f08:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f0c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003f10:	6011      	str	r1, [r2, #0]
  return result;
 8003f12:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f16:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003f1a:	6812      	ldr	r2, [r2, #0]
 8003f1c:	fab2 f282 	clz	r2, r2
 8003f20:	b2d2      	uxtb	r2, r2
 8003f22:	f042 0220 	orr.w	r2, r2, #32
 8003f26:	b2d2      	uxtb	r2, r2
 8003f28:	f002 021f 	and.w	r2, r2, #31
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f32:	4013      	ands	r3, r2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d087      	beq.n	8003e48 <HAL_RCC_OscConfig+0xd84>
 8003f38:	e0ca      	b.n	80040d0 <HAL_RCC_OscConfig+0x100c>
 8003f3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f3e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003f42:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003f46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f4c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	fa93 f2a3 	rbit	r2, r3
 8003f56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f5a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003f5e:	601a      	str	r2, [r3, #0]
  return result;
 8003f60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f64:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003f68:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f6a:	fab3 f383 	clz	r3, r3
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003f74:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f80:	f7fd ff34 	bl	8001dec <HAL_GetTick>
 8003f84:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f88:	e009      	b.n	8003f9e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f8a:	f7fd ff2f 	bl	8001dec <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e099      	b.n	80040d2 <HAL_RCC_OscConfig+0x100e>
 8003f9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003fa6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003faa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	fa93 f2a3 	rbit	r2, r3
 8003fba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fbe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003fc2:	601a      	str	r2, [r3, #0]
  return result;
 8003fc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003fcc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fce:	fab3 f383 	clz	r3, r3
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8003fd6:	d802      	bhi.n	8003fde <HAL_RCC_OscConfig+0xf1a>
 8003fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8004090 <HAL_RCC_OscConfig+0xfcc>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	e027      	b.n	800402e <HAL_RCC_OscConfig+0xf6a>
 8003fde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fe2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003fe6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003fea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ff0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	fa93 f2a3 	rbit	r2, r3
 8003ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffe:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004008:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800400c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004016:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	fa93 f2a3 	rbit	r2, r3
 8004020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004024:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	4b19      	ldr	r3, [pc, #100]	@ (8004090 <HAL_RCC_OscConfig+0xfcc>)
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004032:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004036:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800403a:	6011      	str	r1, [r2, #0]
 800403c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004040:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004044:	6812      	ldr	r2, [r2, #0]
 8004046:	fa92 f1a2 	rbit	r1, r2
 800404a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800404e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004052:	6011      	str	r1, [r2, #0]
  return result;
 8004054:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004058:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800405c:	6812      	ldr	r2, [r2, #0]
 800405e:	fab2 f282 	clz	r2, r2
 8004062:	b2d2      	uxtb	r2, r2
 8004064:	f042 0220 	orr.w	r2, r2, #32
 8004068:	b2d2      	uxtb	r2, r2
 800406a:	f002 021f 	and.w	r2, r2, #31
 800406e:	2101      	movs	r1, #1
 8004070:	fa01 f202 	lsl.w	r2, r1, r2
 8004074:	4013      	ands	r3, r2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d187      	bne.n	8003f8a <HAL_RCC_OscConfig+0xec6>
 800407a:	e029      	b.n	80040d0 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800407c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004080:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d103      	bne.n	8004094 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e020      	b.n	80040d2 <HAL_RCC_OscConfig+0x100e>
 8004090:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004094:	4b11      	ldr	r3, [pc, #68]	@ (80040dc <HAL_RCC_OscConfig+0x1018>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800409c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80040a0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80040a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6a1b      	ldr	r3, [r3, #32]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d10b      	bne.n	80040cc <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80040b4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80040b8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80040bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d001      	beq.n	80040d0 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e000      	b.n	80040d2 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40021000 	.word	0x40021000

080040e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b09e      	sub	sp, #120	@ 0x78
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e154      	b.n	80043a2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040f8:	4b89      	ldr	r3, [pc, #548]	@ (8004320 <HAL_RCC_ClockConfig+0x240>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0307 	and.w	r3, r3, #7
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d910      	bls.n	8004128 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004106:	4b86      	ldr	r3, [pc, #536]	@ (8004320 <HAL_RCC_ClockConfig+0x240>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f023 0207 	bic.w	r2, r3, #7
 800410e:	4984      	ldr	r1, [pc, #528]	@ (8004320 <HAL_RCC_ClockConfig+0x240>)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	4313      	orrs	r3, r2
 8004114:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004116:	4b82      	ldr	r3, [pc, #520]	@ (8004320 <HAL_RCC_ClockConfig+0x240>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e13c      	b.n	80043a2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004134:	4b7b      	ldr	r3, [pc, #492]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	4978      	ldr	r1, [pc, #480]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 8004142:	4313      	orrs	r3, r2
 8004144:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	f000 80cd 	beq.w	80042ee <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b01      	cmp	r3, #1
 800415a:	d137      	bne.n	80041cc <HAL_RCC_ClockConfig+0xec>
 800415c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004160:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004162:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004164:	fa93 f3a3 	rbit	r3, r3
 8004168:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800416a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416c:	fab3 f383 	clz	r3, r3
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b3f      	cmp	r3, #63	@ 0x3f
 8004174:	d802      	bhi.n	800417c <HAL_RCC_ClockConfig+0x9c>
 8004176:	4b6b      	ldr	r3, [pc, #428]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	e00f      	b.n	800419c <HAL_RCC_ClockConfig+0xbc>
 800417c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004180:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004182:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004184:	fa93 f3a3 	rbit	r3, r3
 8004188:	667b      	str	r3, [r7, #100]	@ 0x64
 800418a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800418e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004190:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004192:	fa93 f3a3 	rbit	r3, r3
 8004196:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004198:	4b62      	ldr	r3, [pc, #392]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80041a0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80041a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80041a4:	fa92 f2a2 	rbit	r2, r2
 80041a8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80041aa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80041ac:	fab2 f282 	clz	r2, r2
 80041b0:	b2d2      	uxtb	r2, r2
 80041b2:	f042 0220 	orr.w	r2, r2, #32
 80041b6:	b2d2      	uxtb	r2, r2
 80041b8:	f002 021f 	and.w	r2, r2, #31
 80041bc:	2101      	movs	r1, #1
 80041be:	fa01 f202 	lsl.w	r2, r1, r2
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d171      	bne.n	80042ac <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e0ea      	b.n	80043a2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d137      	bne.n	8004244 <HAL_RCC_ClockConfig+0x164>
 80041d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041d8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041dc:	fa93 f3a3 	rbit	r3, r3
 80041e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80041e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041e4:	fab3 f383 	clz	r3, r3
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80041ec:	d802      	bhi.n	80041f4 <HAL_RCC_ClockConfig+0x114>
 80041ee:	4b4d      	ldr	r3, [pc, #308]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	e00f      	b.n	8004214 <HAL_RCC_ClockConfig+0x134>
 80041f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041fc:	fa93 f3a3 	rbit	r3, r3
 8004200:	647b      	str	r3, [r7, #68]	@ 0x44
 8004202:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004206:	643b      	str	r3, [r7, #64]	@ 0x40
 8004208:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800420a:	fa93 f3a3 	rbit	r3, r3
 800420e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004210:	4b44      	ldr	r3, [pc, #272]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 8004212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004214:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004218:	63ba      	str	r2, [r7, #56]	@ 0x38
 800421a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800421c:	fa92 f2a2 	rbit	r2, r2
 8004220:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004222:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004224:	fab2 f282 	clz	r2, r2
 8004228:	b2d2      	uxtb	r2, r2
 800422a:	f042 0220 	orr.w	r2, r2, #32
 800422e:	b2d2      	uxtb	r2, r2
 8004230:	f002 021f 	and.w	r2, r2, #31
 8004234:	2101      	movs	r1, #1
 8004236:	fa01 f202 	lsl.w	r2, r1, r2
 800423a:	4013      	ands	r3, r2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d135      	bne.n	80042ac <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e0ae      	b.n	80043a2 <HAL_RCC_ClockConfig+0x2c2>
 8004244:	2302      	movs	r3, #2
 8004246:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424a:	fa93 f3a3 	rbit	r3, r3
 800424e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004252:	fab3 f383 	clz	r3, r3
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b3f      	cmp	r3, #63	@ 0x3f
 800425a:	d802      	bhi.n	8004262 <HAL_RCC_ClockConfig+0x182>
 800425c:	4b31      	ldr	r3, [pc, #196]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	e00d      	b.n	800427e <HAL_RCC_ClockConfig+0x19e>
 8004262:	2302      	movs	r3, #2
 8004264:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004268:	fa93 f3a3 	rbit	r3, r3
 800426c:	627b      	str	r3, [r7, #36]	@ 0x24
 800426e:	2302      	movs	r3, #2
 8004270:	623b      	str	r3, [r7, #32]
 8004272:	6a3b      	ldr	r3, [r7, #32]
 8004274:	fa93 f3a3 	rbit	r3, r3
 8004278:	61fb      	str	r3, [r7, #28]
 800427a:	4b2a      	ldr	r3, [pc, #168]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 800427c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427e:	2202      	movs	r2, #2
 8004280:	61ba      	str	r2, [r7, #24]
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	fa92 f2a2 	rbit	r2, r2
 8004288:	617a      	str	r2, [r7, #20]
  return result;
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	fab2 f282 	clz	r2, r2
 8004290:	b2d2      	uxtb	r2, r2
 8004292:	f042 0220 	orr.w	r2, r2, #32
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	f002 021f 	and.w	r2, r2, #31
 800429c:	2101      	movs	r1, #1
 800429e:	fa01 f202 	lsl.w	r2, r1, r2
 80042a2:	4013      	ands	r3, r2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e07a      	b.n	80043a2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f023 0203 	bic.w	r2, r3, #3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	491a      	ldr	r1, [pc, #104]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042be:	f7fd fd95 	bl	8001dec <HAL_GetTick>
 80042c2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042c4:	e00a      	b.n	80042dc <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c6:	f7fd fd91 	bl	8001dec <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e062      	b.n	80043a2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042dc:	4b11      	ldr	r3, [pc, #68]	@ (8004324 <HAL_RCC_ClockConfig+0x244>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 020c 	and.w	r2, r3, #12
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d1eb      	bne.n	80042c6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004320 <HAL_RCC_ClockConfig+0x240>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0307 	and.w	r3, r3, #7
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d215      	bcs.n	8004328 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fc:	4b08      	ldr	r3, [pc, #32]	@ (8004320 <HAL_RCC_ClockConfig+0x240>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f023 0207 	bic.w	r2, r3, #7
 8004304:	4906      	ldr	r1, [pc, #24]	@ (8004320 <HAL_RCC_ClockConfig+0x240>)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	4313      	orrs	r3, r2
 800430a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800430c:	4b04      	ldr	r3, [pc, #16]	@ (8004320 <HAL_RCC_ClockConfig+0x240>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d006      	beq.n	8004328 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e041      	b.n	80043a2 <HAL_RCC_ClockConfig+0x2c2>
 800431e:	bf00      	nop
 8004320:	40022000 	.word	0x40022000
 8004324:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d008      	beq.n	8004346 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004334:	4b1d      	ldr	r3, [pc, #116]	@ (80043ac <HAL_RCC_ClockConfig+0x2cc>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	491a      	ldr	r1, [pc, #104]	@ (80043ac <HAL_RCC_ClockConfig+0x2cc>)
 8004342:	4313      	orrs	r3, r2
 8004344:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d009      	beq.n	8004366 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004352:	4b16      	ldr	r3, [pc, #88]	@ (80043ac <HAL_RCC_ClockConfig+0x2cc>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	00db      	lsls	r3, r3, #3
 8004360:	4912      	ldr	r1, [pc, #72]	@ (80043ac <HAL_RCC_ClockConfig+0x2cc>)
 8004362:	4313      	orrs	r3, r2
 8004364:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004366:	f000 f829 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 800436a:	4601      	mov	r1, r0
 800436c:	4b0f      	ldr	r3, [pc, #60]	@ (80043ac <HAL_RCC_ClockConfig+0x2cc>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004374:	22f0      	movs	r2, #240	@ 0xf0
 8004376:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	fa92 f2a2 	rbit	r2, r2
 800437e:	60fa      	str	r2, [r7, #12]
  return result;
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	fab2 f282 	clz	r2, r2
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	40d3      	lsrs	r3, r2
 800438a:	4a09      	ldr	r2, [pc, #36]	@ (80043b0 <HAL_RCC_ClockConfig+0x2d0>)
 800438c:	5cd3      	ldrb	r3, [r2, r3]
 800438e:	fa21 f303 	lsr.w	r3, r1, r3
 8004392:	4a08      	ldr	r2, [pc, #32]	@ (80043b4 <HAL_RCC_ClockConfig+0x2d4>)
 8004394:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004396:	4b08      	ldr	r3, [pc, #32]	@ (80043b8 <HAL_RCC_ClockConfig+0x2d8>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f7fd fce2 	bl	8001d64 <HAL_InitTick>
  
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3778      	adds	r7, #120	@ 0x78
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40021000 	.word	0x40021000
 80043b0:	08007828 	.word	0x08007828
 80043b4:	20000000 	.word	0x20000000
 80043b8:	20000014 	.word	0x20000014

080043bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043bc:	b480      	push	{r7}
 80043be:	b087      	sub	sp, #28
 80043c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	2300      	movs	r3, #0
 80043c8:	60bb      	str	r3, [r7, #8]
 80043ca:	2300      	movs	r3, #0
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	2300      	movs	r3, #0
 80043d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80043d2:	2300      	movs	r3, #0
 80043d4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80043d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x94>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f003 030c 	and.w	r3, r3, #12
 80043e2:	2b04      	cmp	r3, #4
 80043e4:	d002      	beq.n	80043ec <HAL_RCC_GetSysClockFreq+0x30>
 80043e6:	2b08      	cmp	r3, #8
 80043e8:	d003      	beq.n	80043f2 <HAL_RCC_GetSysClockFreq+0x36>
 80043ea:	e026      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043ec:	4b19      	ldr	r3, [pc, #100]	@ (8004454 <HAL_RCC_GetSysClockFreq+0x98>)
 80043ee:	613b      	str	r3, [r7, #16]
      break;
 80043f0:	e026      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	0c9b      	lsrs	r3, r3, #18
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	4a17      	ldr	r2, [pc, #92]	@ (8004458 <HAL_RCC_GetSysClockFreq+0x9c>)
 80043fc:	5cd3      	ldrb	r3, [r2, r3]
 80043fe:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004400:	4b13      	ldr	r3, [pc, #76]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x94>)
 8004402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004404:	f003 030f 	and.w	r3, r3, #15
 8004408:	4a14      	ldr	r2, [pc, #80]	@ (800445c <HAL_RCC_GetSysClockFreq+0xa0>)
 800440a:	5cd3      	ldrb	r3, [r2, r3]
 800440c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d008      	beq.n	800442a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004418:	4a0e      	ldr	r2, [pc, #56]	@ (8004454 <HAL_RCC_GetSysClockFreq+0x98>)
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	fb02 f303 	mul.w	r3, r2, r3
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	e004      	b.n	8004434 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a0c      	ldr	r2, [pc, #48]	@ (8004460 <HAL_RCC_GetSysClockFreq+0xa4>)
 800442e:	fb02 f303 	mul.w	r3, r2, r3
 8004432:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	613b      	str	r3, [r7, #16]
      break;
 8004438:	e002      	b.n	8004440 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800443a:	4b06      	ldr	r3, [pc, #24]	@ (8004454 <HAL_RCC_GetSysClockFreq+0x98>)
 800443c:	613b      	str	r3, [r7, #16]
      break;
 800443e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004440:	693b      	ldr	r3, [r7, #16]
}
 8004442:	4618      	mov	r0, r3
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40021000 	.word	0x40021000
 8004454:	007a1200 	.word	0x007a1200
 8004458:	08007840 	.word	0x08007840
 800445c:	08007850 	.word	0x08007850
 8004460:	003d0900 	.word	0x003d0900

08004464 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004464:	b480      	push	{r7}
 8004466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004468:	4b03      	ldr	r3, [pc, #12]	@ (8004478 <HAL_RCC_GetHCLKFreq+0x14>)
 800446a:	681b      	ldr	r3, [r3, #0]
}
 800446c:	4618      	mov	r0, r3
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	20000000 	.word	0x20000000

0800447c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004482:	f7ff ffef 	bl	8004464 <HAL_RCC_GetHCLKFreq>
 8004486:	4601      	mov	r1, r0
 8004488:	4b0b      	ldr	r3, [pc, #44]	@ (80044b8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004490:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004494:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	fa92 f2a2 	rbit	r2, r2
 800449c:	603a      	str	r2, [r7, #0]
  return result;
 800449e:	683a      	ldr	r2, [r7, #0]
 80044a0:	fab2 f282 	clz	r2, r2
 80044a4:	b2d2      	uxtb	r2, r2
 80044a6:	40d3      	lsrs	r3, r2
 80044a8:	4a04      	ldr	r2, [pc, #16]	@ (80044bc <HAL_RCC_GetPCLK1Freq+0x40>)
 80044aa:	5cd3      	ldrb	r3, [r2, r3]
 80044ac:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80044b0:	4618      	mov	r0, r3
 80044b2:	3708      	adds	r7, #8
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40021000 	.word	0x40021000
 80044bc:	08007838 	.word	0x08007838

080044c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80044c6:	f7ff ffcd 	bl	8004464 <HAL_RCC_GetHCLKFreq>
 80044ca:	4601      	mov	r1, r0
 80044cc:	4b0b      	ldr	r3, [pc, #44]	@ (80044fc <HAL_RCC_GetPCLK2Freq+0x3c>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80044d4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80044d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	fa92 f2a2 	rbit	r2, r2
 80044e0:	603a      	str	r2, [r7, #0]
  return result;
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	fab2 f282 	clz	r2, r2
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	40d3      	lsrs	r3, r2
 80044ec:	4a04      	ldr	r2, [pc, #16]	@ (8004500 <HAL_RCC_GetPCLK2Freq+0x40>)
 80044ee:	5cd3      	ldrb	r3, [r2, r3]
 80044f0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80044f4:	4618      	mov	r0, r3
 80044f6:	3708      	adds	r7, #8
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40021000 	.word	0x40021000
 8004500:	08007838 	.word	0x08007838

08004504 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	220f      	movs	r2, #15
 8004512:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004514:	4b12      	ldr	r3, [pc, #72]	@ (8004560 <HAL_RCC_GetClockConfig+0x5c>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f003 0203 	and.w	r2, r3, #3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004520:	4b0f      	ldr	r3, [pc, #60]	@ (8004560 <HAL_RCC_GetClockConfig+0x5c>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800452c:	4b0c      	ldr	r3, [pc, #48]	@ (8004560 <HAL_RCC_GetClockConfig+0x5c>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004538:	4b09      	ldr	r3, [pc, #36]	@ (8004560 <HAL_RCC_GetClockConfig+0x5c>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	08db      	lsrs	r3, r3, #3
 800453e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004546:	4b07      	ldr	r3, [pc, #28]	@ (8004564 <HAL_RCC_GetClockConfig+0x60>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0207 	and.w	r2, r3, #7
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	601a      	str	r2, [r3, #0]
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40021000 	.word	0x40021000
 8004564:	40022000 	.word	0x40022000

08004568 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b092      	sub	sp, #72	@ 0x48
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004578:	2300      	movs	r3, #0
 800457a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004586:	2b00      	cmp	r3, #0
 8004588:	f000 80cb 	beq.w	8004722 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800458c:	4b85      	ldr	r3, [pc, #532]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d10e      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004598:	4b82      	ldr	r3, [pc, #520]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	4a81      	ldr	r2, [pc, #516]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800459e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045a2:	61d3      	str	r3, [r2, #28]
 80045a4:	4b7f      	ldr	r3, [pc, #508]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045a6:	69db      	ldr	r3, [r3, #28]
 80045a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ac:	60bb      	str	r3, [r7, #8]
 80045ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045b0:	2301      	movs	r3, #1
 80045b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045b6:	4b7c      	ldr	r3, [pc, #496]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d118      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045c2:	4b79      	ldr	r3, [pc, #484]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a78      	ldr	r2, [pc, #480]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045cc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045ce:	f7fd fc0d 	bl	8001dec <HAL_GetTick>
 80045d2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045d4:	e008      	b.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045d6:	f7fd fc09 	bl	8001dec <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	2b64      	cmp	r3, #100	@ 0x64
 80045e2:	d901      	bls.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e0d9      	b.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045e8:	4b6f      	ldr	r3, [pc, #444]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d0f0      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045f4:	4b6b      	ldr	r3, [pc, #428]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004600:	2b00      	cmp	r3, #0
 8004602:	d07b      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800460c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800460e:	429a      	cmp	r2, r3
 8004610:	d074      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004612:	4b64      	ldr	r3, [pc, #400]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800461a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800461c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004620:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004624:	fa93 f3a3 	rbit	r3, r3
 8004628:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800462a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800462c:	fab3 f383 	clz	r3, r3
 8004630:	b2db      	uxtb	r3, r3
 8004632:	461a      	mov	r2, r3
 8004634:	4b5d      	ldr	r3, [pc, #372]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004636:	4413      	add	r3, r2
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	461a      	mov	r2, r3
 800463c:	2301      	movs	r3, #1
 800463e:	6013      	str	r3, [r2, #0]
 8004640:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004644:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004648:	fa93 f3a3 	rbit	r3, r3
 800464c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800464e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004650:	fab3 f383 	clz	r3, r3
 8004654:	b2db      	uxtb	r3, r3
 8004656:	461a      	mov	r2, r3
 8004658:	4b54      	ldr	r3, [pc, #336]	@ (80047ac <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	461a      	mov	r2, r3
 8004660:	2300      	movs	r3, #0
 8004662:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004664:	4a4f      	ldr	r2, [pc, #316]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004666:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004668:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800466a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d043      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004674:	f7fd fbba 	bl	8001dec <HAL_GetTick>
 8004678:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800467a:	e00a      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467c:	f7fd fbb6 	bl	8001dec <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468a:	4293      	cmp	r3, r2
 800468c:	d901      	bls.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e084      	b.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004692:	2302      	movs	r3, #2
 8004694:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004698:	fa93 f3a3 	rbit	r3, r3
 800469c:	627b      	str	r3, [r7, #36]	@ 0x24
 800469e:	2302      	movs	r3, #2
 80046a0:	623b      	str	r3, [r7, #32]
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	fa93 f3a3 	rbit	r3, r3
 80046a8:	61fb      	str	r3, [r7, #28]
  return result;
 80046aa:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046ac:	fab3 f383 	clz	r3, r3
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d102      	bne.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80046bc:	4b39      	ldr	r3, [pc, #228]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80046be:	6a1b      	ldr	r3, [r3, #32]
 80046c0:	e007      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80046c2:	2302      	movs	r3, #2
 80046c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	fa93 f3a3 	rbit	r3, r3
 80046cc:	617b      	str	r3, [r7, #20]
 80046ce:	4b35      	ldr	r3, [pc, #212]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80046d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d2:	2202      	movs	r2, #2
 80046d4:	613a      	str	r2, [r7, #16]
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	fa92 f2a2 	rbit	r2, r2
 80046dc:	60fa      	str	r2, [r7, #12]
  return result;
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	fab2 f282 	clz	r2, r2
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046ea:	b2d2      	uxtb	r2, r2
 80046ec:	f002 021f 	and.w	r2, r2, #31
 80046f0:	2101      	movs	r1, #1
 80046f2:	fa01 f202 	lsl.w	r2, r1, r2
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d0bf      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80046fc:	4b29      	ldr	r3, [pc, #164]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80046fe:	6a1b      	ldr	r3, [r3, #32]
 8004700:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	4926      	ldr	r1, [pc, #152]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800470a:	4313      	orrs	r3, r2
 800470c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800470e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004712:	2b01      	cmp	r3, #1
 8004714:	d105      	bne.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004716:	4b23      	ldr	r3, [pc, #140]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	4a22      	ldr	r2, [pc, #136]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800471c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004720:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	d008      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800472e:	4b1d      	ldr	r3, [pc, #116]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004732:	f023 0203 	bic.w	r2, r3, #3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	491a      	ldr	r1, [pc, #104]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800473c:	4313      	orrs	r3, r2
 800473e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0320 	and.w	r3, r3, #32
 8004748:	2b00      	cmp	r3, #0
 800474a:	d008      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800474c:	4b15      	ldr	r3, [pc, #84]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800474e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004750:	f023 0210 	bic.w	r2, r3, #16
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	4912      	ldr	r1, [pc, #72]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800475a:	4313      	orrs	r3, r2
 800475c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004766:	2b00      	cmp	r3, #0
 8004768:	d008      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800476a:	4b0e      	ldr	r3, [pc, #56]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800476c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	490b      	ldr	r1, [pc, #44]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004778:	4313      	orrs	r3, r2
 800477a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d008      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004788:	4b06      	ldr	r3, [pc, #24]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800478a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	695b      	ldr	r3, [r3, #20]
 8004794:	4903      	ldr	r1, [pc, #12]	@ (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004796:	4313      	orrs	r3, r2
 8004798:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3748      	adds	r7, #72	@ 0x48
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	40021000 	.word	0x40021000
 80047a8:	40007000 	.word	0x40007000
 80047ac:	10908100 	.word	0x10908100

080047b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d101      	bne.n	80047c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e049      	b.n	8004856 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d106      	bne.n	80047dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f7fc f97e 	bl	8000ad8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	3304      	adds	r3, #4
 80047ec:	4619      	mov	r1, r3
 80047ee:	4610      	mov	r0, r2
 80047f0:	f000 fe92 	bl	8005518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800486e:	b2db      	uxtb	r3, r3
 8004870:	2b01      	cmp	r3, #1
 8004872:	d001      	beq.n	8004878 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e038      	b.n	80048ea <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2202      	movs	r2, #2
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a1c      	ldr	r2, [pc, #112]	@ (80048f8 <HAL_TIM_Base_Start+0x98>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d00e      	beq.n	80048a8 <HAL_TIM_Base_Start+0x48>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004892:	d009      	beq.n	80048a8 <HAL_TIM_Base_Start+0x48>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a18      	ldr	r2, [pc, #96]	@ (80048fc <HAL_TIM_Base_Start+0x9c>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d004      	beq.n	80048a8 <HAL_TIM_Base_Start+0x48>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a17      	ldr	r2, [pc, #92]	@ (8004900 <HAL_TIM_Base_Start+0xa0>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d115      	bne.n	80048d4 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689a      	ldr	r2, [r3, #8]
 80048ae:	4b15      	ldr	r3, [pc, #84]	@ (8004904 <HAL_TIM_Base_Start+0xa4>)
 80048b0:	4013      	ands	r3, r2
 80048b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2b06      	cmp	r3, #6
 80048b8:	d015      	beq.n	80048e6 <HAL_TIM_Base_Start+0x86>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048c0:	d011      	beq.n	80048e6 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d2:	e008      	b.n	80048e6 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0201 	orr.w	r2, r2, #1
 80048e2:	601a      	str	r2, [r3, #0]
 80048e4:	e000      	b.n	80048e8 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	40012c00 	.word	0x40012c00
 80048fc:	40000400 	.word	0x40000400
 8004900:	40014000 	.word	0x40014000
 8004904:	00010007 	.word	0x00010007

08004908 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e049      	b.n	80049ae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d106      	bne.n	8004934 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f841 	bl	80049b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	3304      	adds	r3, #4
 8004944:	4619      	mov	r1, r3
 8004946:	4610      	mov	r0, r2
 8004948:	f000 fde6 	bl	8005518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}

080049b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049b6:	b480      	push	{r7}
 80049b8:	b083      	sub	sp, #12
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049be:	bf00      	nop
 80049c0:	370c      	adds	r7, #12
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
	...

080049cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d109      	bne.n	80049f0 <HAL_TIM_PWM_Start+0x24>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	bf14      	ite	ne
 80049e8:	2301      	movne	r3, #1
 80049ea:	2300      	moveq	r3, #0
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	e03c      	b.n	8004a6a <HAL_TIM_PWM_Start+0x9e>
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d109      	bne.n	8004a0a <HAL_TIM_PWM_Start+0x3e>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	bf14      	ite	ne
 8004a02:	2301      	movne	r3, #1
 8004a04:	2300      	moveq	r3, #0
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	e02f      	b.n	8004a6a <HAL_TIM_PWM_Start+0x9e>
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	2b08      	cmp	r3, #8
 8004a0e:	d109      	bne.n	8004a24 <HAL_TIM_PWM_Start+0x58>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	bf14      	ite	ne
 8004a1c:	2301      	movne	r3, #1
 8004a1e:	2300      	moveq	r3, #0
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	e022      	b.n	8004a6a <HAL_TIM_PWM_Start+0x9e>
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	2b0c      	cmp	r3, #12
 8004a28:	d109      	bne.n	8004a3e <HAL_TIM_PWM_Start+0x72>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	bf14      	ite	ne
 8004a36:	2301      	movne	r3, #1
 8004a38:	2300      	moveq	r3, #0
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	e015      	b.n	8004a6a <HAL_TIM_PWM_Start+0x9e>
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	2b10      	cmp	r3, #16
 8004a42:	d109      	bne.n	8004a58 <HAL_TIM_PWM_Start+0x8c>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	bf14      	ite	ne
 8004a50:	2301      	movne	r3, #1
 8004a52:	2300      	moveq	r3, #0
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	e008      	b.n	8004a6a <HAL_TIM_PWM_Start+0x9e>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	bf14      	ite	ne
 8004a64:	2301      	movne	r3, #1
 8004a66:	2300      	moveq	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d001      	beq.n	8004a72 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e088      	b.n	8004b84 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d104      	bne.n	8004a82 <HAL_TIM_PWM_Start+0xb6>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a80:	e023      	b.n	8004aca <HAL_TIM_PWM_Start+0xfe>
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b04      	cmp	r3, #4
 8004a86:	d104      	bne.n	8004a92 <HAL_TIM_PWM_Start+0xc6>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a90:	e01b      	b.n	8004aca <HAL_TIM_PWM_Start+0xfe>
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	2b08      	cmp	r3, #8
 8004a96:	d104      	bne.n	8004aa2 <HAL_TIM_PWM_Start+0xd6>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004aa0:	e013      	b.n	8004aca <HAL_TIM_PWM_Start+0xfe>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	2b0c      	cmp	r3, #12
 8004aa6:	d104      	bne.n	8004ab2 <HAL_TIM_PWM_Start+0xe6>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ab0:	e00b      	b.n	8004aca <HAL_TIM_PWM_Start+0xfe>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	2b10      	cmp	r3, #16
 8004ab6:	d104      	bne.n	8004ac2 <HAL_TIM_PWM_Start+0xf6>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ac0:	e003      	b.n	8004aca <HAL_TIM_PWM_Start+0xfe>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	6839      	ldr	r1, [r7, #0]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f001 f9f6 	bl	8005ec4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a2b      	ldr	r2, [pc, #172]	@ (8004b8c <HAL_TIM_PWM_Start+0x1c0>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00e      	beq.n	8004b00 <HAL_TIM_PWM_Start+0x134>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a2a      	ldr	r2, [pc, #168]	@ (8004b90 <HAL_TIM_PWM_Start+0x1c4>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d009      	beq.n	8004b00 <HAL_TIM_PWM_Start+0x134>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a28      	ldr	r2, [pc, #160]	@ (8004b94 <HAL_TIM_PWM_Start+0x1c8>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d004      	beq.n	8004b00 <HAL_TIM_PWM_Start+0x134>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a27      	ldr	r2, [pc, #156]	@ (8004b98 <HAL_TIM_PWM_Start+0x1cc>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d101      	bne.n	8004b04 <HAL_TIM_PWM_Start+0x138>
 8004b00:	2301      	movs	r3, #1
 8004b02:	e000      	b.n	8004b06 <HAL_TIM_PWM_Start+0x13a>
 8004b04:	2300      	movs	r3, #0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d007      	beq.n	8004b1a <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a1b      	ldr	r2, [pc, #108]	@ (8004b8c <HAL_TIM_PWM_Start+0x1c0>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d00e      	beq.n	8004b42 <HAL_TIM_PWM_Start+0x176>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b2c:	d009      	beq.n	8004b42 <HAL_TIM_PWM_Start+0x176>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a1a      	ldr	r2, [pc, #104]	@ (8004b9c <HAL_TIM_PWM_Start+0x1d0>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d004      	beq.n	8004b42 <HAL_TIM_PWM_Start+0x176>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a14      	ldr	r2, [pc, #80]	@ (8004b90 <HAL_TIM_PWM_Start+0x1c4>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d115      	bne.n	8004b6e <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689a      	ldr	r2, [r3, #8]
 8004b48:	4b15      	ldr	r3, [pc, #84]	@ (8004ba0 <HAL_TIM_PWM_Start+0x1d4>)
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2b06      	cmp	r3, #6
 8004b52:	d015      	beq.n	8004b80 <HAL_TIM_PWM_Start+0x1b4>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b5a:	d011      	beq.n	8004b80 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f042 0201 	orr.w	r2, r2, #1
 8004b6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b6c:	e008      	b.n	8004b80 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f042 0201 	orr.w	r2, r2, #1
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	e000      	b.n	8004b82 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b80:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3710      	adds	r7, #16
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40012c00 	.word	0x40012c00
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40014400 	.word	0x40014400
 8004b98:	40014800 	.word	0x40014800
 8004b9c:	40000400 	.word	0x40000400
 8004ba0:	00010007 	.word	0x00010007

08004ba4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	6839      	ldr	r1, [r7, #0]
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f001 f984 	bl	8005ec4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a3b      	ldr	r2, [pc, #236]	@ (8004cb0 <HAL_TIM_PWM_Stop+0x10c>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00e      	beq.n	8004be4 <HAL_TIM_PWM_Stop+0x40>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a3a      	ldr	r2, [pc, #232]	@ (8004cb4 <HAL_TIM_PWM_Stop+0x110>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d009      	beq.n	8004be4 <HAL_TIM_PWM_Stop+0x40>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a38      	ldr	r2, [pc, #224]	@ (8004cb8 <HAL_TIM_PWM_Stop+0x114>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d004      	beq.n	8004be4 <HAL_TIM_PWM_Stop+0x40>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a37      	ldr	r2, [pc, #220]	@ (8004cbc <HAL_TIM_PWM_Stop+0x118>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d101      	bne.n	8004be8 <HAL_TIM_PWM_Stop+0x44>
 8004be4:	2301      	movs	r3, #1
 8004be6:	e000      	b.n	8004bea <HAL_TIM_PWM_Stop+0x46>
 8004be8:	2300      	movs	r3, #0
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d017      	beq.n	8004c1e <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6a1a      	ldr	r2, [r3, #32]
 8004bf4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d10f      	bne.n	8004c1e <HAL_TIM_PWM_Stop+0x7a>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	6a1a      	ldr	r2, [r3, #32]
 8004c04:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c08:	4013      	ands	r3, r2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d107      	bne.n	8004c1e <HAL_TIM_PWM_Stop+0x7a>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6a1a      	ldr	r2, [r3, #32]
 8004c24:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c28:	4013      	ands	r3, r2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10f      	bne.n	8004c4e <HAL_TIM_PWM_Stop+0xaa>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6a1a      	ldr	r2, [r3, #32]
 8004c34:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c38:	4013      	ands	r3, r2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d107      	bne.n	8004c4e <HAL_TIM_PWM_Stop+0xaa>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f022 0201 	bic.w	r2, r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d104      	bne.n	8004c5e <HAL_TIM_PWM_Stop+0xba>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c5c:	e023      	b.n	8004ca6 <HAL_TIM_PWM_Stop+0x102>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b04      	cmp	r3, #4
 8004c62:	d104      	bne.n	8004c6e <HAL_TIM_PWM_Stop+0xca>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c6c:	e01b      	b.n	8004ca6 <HAL_TIM_PWM_Stop+0x102>
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d104      	bne.n	8004c7e <HAL_TIM_PWM_Stop+0xda>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c7c:	e013      	b.n	8004ca6 <HAL_TIM_PWM_Stop+0x102>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b0c      	cmp	r3, #12
 8004c82:	d104      	bne.n	8004c8e <HAL_TIM_PWM_Stop+0xea>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c8c:	e00b      	b.n	8004ca6 <HAL_TIM_PWM_Stop+0x102>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b10      	cmp	r3, #16
 8004c92:	d104      	bne.n	8004c9e <HAL_TIM_PWM_Stop+0xfa>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c9c:	e003      	b.n	8004ca6 <HAL_TIM_PWM_Stop+0x102>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	40012c00 	.word	0x40012c00
 8004cb4:	40014000 	.word	0x40014000
 8004cb8:	40014400 	.word	0x40014400
 8004cbc:	40014800 	.word	0x40014800

08004cc0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e049      	b.n	8004d66 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d106      	bne.n	8004cec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7fb feaa 	bl	8000a40 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	3304      	adds	r3, #4
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	4610      	mov	r0, r2
 8004d00:	f000 fc0a 	bl	8005518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3708      	adds	r7, #8
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b084      	sub	sp, #16
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d020      	beq.n	8004dd2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d01b      	beq.n	8004dd2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f06f 0202 	mvn.w	r2, #2
 8004da2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	f003 0303 	and.w	r3, r3, #3
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 fb8f 	bl	80054dc <HAL_TIM_IC_CaptureCallback>
 8004dbe:	e005      	b.n	8004dcc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 fb81 	bl	80054c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 fb92 	bl	80054f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	f003 0304 	and.w	r3, r3, #4
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d020      	beq.n	8004e1e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f003 0304 	and.w	r3, r3, #4
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d01b      	beq.n	8004e1e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f06f 0204 	mvn.w	r2, #4
 8004dee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d003      	beq.n	8004e0c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f000 fb69 	bl	80054dc <HAL_TIM_IC_CaptureCallback>
 8004e0a:	e005      	b.n	8004e18 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 fb5b 	bl	80054c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 fb6c 	bl	80054f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	f003 0308 	and.w	r3, r3, #8
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d020      	beq.n	8004e6a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f003 0308 	and.w	r3, r3, #8
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d01b      	beq.n	8004e6a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f06f 0208 	mvn.w	r2, #8
 8004e3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2204      	movs	r2, #4
 8004e40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	69db      	ldr	r3, [r3, #28]
 8004e48:	f003 0303 	and.w	r3, r3, #3
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d003      	beq.n	8004e58 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 fb43 	bl	80054dc <HAL_TIM_IC_CaptureCallback>
 8004e56:	e005      	b.n	8004e64 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fb35 	bl	80054c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 fb46 	bl	80054f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f003 0310 	and.w	r3, r3, #16
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d020      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f003 0310 	and.w	r3, r3, #16
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d01b      	beq.n	8004eb6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f06f 0210 	mvn.w	r2, #16
 8004e86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2208      	movs	r2, #8
 8004e8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69db      	ldr	r3, [r3, #28]
 8004e94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 fb1d 	bl	80054dc <HAL_TIM_IC_CaptureCallback>
 8004ea2:	e005      	b.n	8004eb0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fb0f 	bl	80054c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 fb20 	bl	80054f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	f003 0301 	and.w	r3, r3, #1
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00c      	beq.n	8004eda <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d007      	beq.n	8004eda <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f06f 0201 	mvn.w	r2, #1
 8004ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f000 faed 	bl	80054b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00c      	beq.n	8004efe <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d007      	beq.n	8004efe <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f001 f881 	bl	8006000 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d00c      	beq.n	8004f22 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d007      	beq.n	8004f22 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004f1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f001 f879 	bl	8006014 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00c      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d007      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 fadf 	bl	8005504 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	f003 0320 	and.w	r3, r3, #32
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00c      	beq.n	8004f6a <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f003 0320 	and.w	r3, r3, #32
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d007      	beq.n	8004f6a <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f06f 0220 	mvn.w	r2, #32
 8004f62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f001 f841 	bl	8005fec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f6a:	bf00      	nop
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b086      	sub	sp, #24
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	60f8      	str	r0, [r7, #12]
 8004f7a:	60b9      	str	r1, [r7, #8]
 8004f7c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d101      	bne.n	8004f90 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	e088      	b.n	80050a2 <HAL_TIM_IC_ConfigChannel+0x130>
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d11b      	bne.n	8004fd6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004fae:	f000 fddd 	bl	8005b6c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	699a      	ldr	r2, [r3, #24]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f022 020c 	bic.w	r2, r2, #12
 8004fc0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6999      	ldr	r1, [r3, #24]
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	689a      	ldr	r2, [r3, #8]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	430a      	orrs	r2, r1
 8004fd2:	619a      	str	r2, [r3, #24]
 8004fd4:	e060      	b.n	8005098 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b04      	cmp	r3, #4
 8004fda:	d11c      	bne.n	8005016 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004fec:	f000 fe49 	bl	8005c82 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	699a      	ldr	r2, [r3, #24]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004ffe:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6999      	ldr	r1, [r3, #24]
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	021a      	lsls	r2, r3, #8
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	430a      	orrs	r2, r1
 8005012:	619a      	str	r2, [r3, #24]
 8005014:	e040      	b.n	8005098 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b08      	cmp	r3, #8
 800501a:	d11b      	bne.n	8005054 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800502c:	f000 fe96 	bl	8005d5c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	69da      	ldr	r2, [r3, #28]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 020c 	bic.w	r2, r2, #12
 800503e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	69d9      	ldr	r1, [r3, #28]
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	430a      	orrs	r2, r1
 8005050:	61da      	str	r2, [r3, #28]
 8005052:	e021      	b.n	8005098 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b0c      	cmp	r3, #12
 8005058:	d11c      	bne.n	8005094 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800506a:	f000 feb3 	bl	8005dd4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	69da      	ldr	r2, [r3, #28]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800507c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	69d9      	ldr	r1, [r3, #28]
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	021a      	lsls	r2, r3, #8
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	61da      	str	r2, [r3, #28]
 8005092:	e001      	b.n	8005098 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
	...

080050ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d101      	bne.n	80050ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050c6:	2302      	movs	r3, #2
 80050c8:	e0ff      	b.n	80052ca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2b14      	cmp	r3, #20
 80050d6:	f200 80f0 	bhi.w	80052ba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80050da:	a201      	add	r2, pc, #4	@ (adr r2, 80050e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80050dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050e0:	08005135 	.word	0x08005135
 80050e4:	080052bb 	.word	0x080052bb
 80050e8:	080052bb 	.word	0x080052bb
 80050ec:	080052bb 	.word	0x080052bb
 80050f0:	08005175 	.word	0x08005175
 80050f4:	080052bb 	.word	0x080052bb
 80050f8:	080052bb 	.word	0x080052bb
 80050fc:	080052bb 	.word	0x080052bb
 8005100:	080051b7 	.word	0x080051b7
 8005104:	080052bb 	.word	0x080052bb
 8005108:	080052bb 	.word	0x080052bb
 800510c:	080052bb 	.word	0x080052bb
 8005110:	080051f7 	.word	0x080051f7
 8005114:	080052bb 	.word	0x080052bb
 8005118:	080052bb 	.word	0x080052bb
 800511c:	080052bb 	.word	0x080052bb
 8005120:	08005239 	.word	0x08005239
 8005124:	080052bb 	.word	0x080052bb
 8005128:	080052bb 	.word	0x080052bb
 800512c:	080052bb 	.word	0x080052bb
 8005130:	08005279 	.word	0x08005279
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68b9      	ldr	r1, [r7, #8]
 800513a:	4618      	mov	r0, r3
 800513c:	f000 fa70 	bl	8005620 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699a      	ldr	r2, [r3, #24]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f042 0208 	orr.w	r2, r2, #8
 800514e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	699a      	ldr	r2, [r3, #24]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f022 0204 	bic.w	r2, r2, #4
 800515e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	6999      	ldr	r1, [r3, #24]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	691a      	ldr	r2, [r3, #16]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	619a      	str	r2, [r3, #24]
      break;
 8005172:	e0a5      	b.n	80052c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68b9      	ldr	r1, [r7, #8]
 800517a:	4618      	mov	r0, r3
 800517c:	f000 fad6 	bl	800572c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	699a      	ldr	r2, [r3, #24]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800518e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	699a      	ldr	r2, [r3, #24]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800519e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6999      	ldr	r1, [r3, #24]
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	021a      	lsls	r2, r3, #8
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	430a      	orrs	r2, r1
 80051b2:	619a      	str	r2, [r3, #24]
      break;
 80051b4:	e084      	b.n	80052c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68b9      	ldr	r1, [r7, #8]
 80051bc:	4618      	mov	r0, r3
 80051be:	f000 fb35 	bl	800582c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	69da      	ldr	r2, [r3, #28]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f042 0208 	orr.w	r2, r2, #8
 80051d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	69da      	ldr	r2, [r3, #28]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 0204 	bic.w	r2, r2, #4
 80051e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	69d9      	ldr	r1, [r3, #28]
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	691a      	ldr	r2, [r3, #16]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	61da      	str	r2, [r3, #28]
      break;
 80051f4:	e064      	b.n	80052c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68b9      	ldr	r1, [r7, #8]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 fb93 	bl	8005928 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	69da      	ldr	r2, [r3, #28]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005210:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	69da      	ldr	r2, [r3, #28]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005220:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	69d9      	ldr	r1, [r3, #28]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	691b      	ldr	r3, [r3, #16]
 800522c:	021a      	lsls	r2, r3, #8
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	430a      	orrs	r2, r1
 8005234:	61da      	str	r2, [r3, #28]
      break;
 8005236:	e043      	b.n	80052c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68b9      	ldr	r1, [r7, #8]
 800523e:	4618      	mov	r0, r3
 8005240:	f000 fbd6 	bl	80059f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f042 0208 	orr.w	r2, r2, #8
 8005252:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f022 0204 	bic.w	r2, r2, #4
 8005262:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	691a      	ldr	r2, [r3, #16]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005276:	e023      	b.n	80052c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68b9      	ldr	r1, [r7, #8]
 800527e:	4618      	mov	r0, r3
 8005280:	f000 fc14 	bl	8005aac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005292:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052a2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	021a      	lsls	r2, r3, #8
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80052b8:	e002      	b.n	80052c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	75fb      	strb	r3, [r7, #23]
      break;
 80052be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3718      	adds	r7, #24
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop

080052d4 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d101      	bne.n	80052ec <HAL_TIM_GenerateEvent+0x18>
 80052e8:	2302      	movs	r3, #2
 80052ea:	e014      	b.n	8005316 <HAL_TIM_GenerateEvent+0x42>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2202      	movs	r2, #2
 80052f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	370c      	adds	r7, #12
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b084      	sub	sp, #16
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
 800532a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800532c:	2300      	movs	r3, #0
 800532e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005336:	2b01      	cmp	r3, #1
 8005338:	d101      	bne.n	800533e <HAL_TIM_ConfigClockSource+0x1c>
 800533a:	2302      	movs	r3, #2
 800533c:	e0b6      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x18a>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2202      	movs	r2, #2
 800534a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800535c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005360:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005368:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800537a:	d03e      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0xd8>
 800537c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005380:	f200 8087 	bhi.w	8005492 <HAL_TIM_ConfigClockSource+0x170>
 8005384:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005388:	f000 8086 	beq.w	8005498 <HAL_TIM_ConfigClockSource+0x176>
 800538c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005390:	d87f      	bhi.n	8005492 <HAL_TIM_ConfigClockSource+0x170>
 8005392:	2b70      	cmp	r3, #112	@ 0x70
 8005394:	d01a      	beq.n	80053cc <HAL_TIM_ConfigClockSource+0xaa>
 8005396:	2b70      	cmp	r3, #112	@ 0x70
 8005398:	d87b      	bhi.n	8005492 <HAL_TIM_ConfigClockSource+0x170>
 800539a:	2b60      	cmp	r3, #96	@ 0x60
 800539c:	d050      	beq.n	8005440 <HAL_TIM_ConfigClockSource+0x11e>
 800539e:	2b60      	cmp	r3, #96	@ 0x60
 80053a0:	d877      	bhi.n	8005492 <HAL_TIM_ConfigClockSource+0x170>
 80053a2:	2b50      	cmp	r3, #80	@ 0x50
 80053a4:	d03c      	beq.n	8005420 <HAL_TIM_ConfigClockSource+0xfe>
 80053a6:	2b50      	cmp	r3, #80	@ 0x50
 80053a8:	d873      	bhi.n	8005492 <HAL_TIM_ConfigClockSource+0x170>
 80053aa:	2b40      	cmp	r3, #64	@ 0x40
 80053ac:	d058      	beq.n	8005460 <HAL_TIM_ConfigClockSource+0x13e>
 80053ae:	2b40      	cmp	r3, #64	@ 0x40
 80053b0:	d86f      	bhi.n	8005492 <HAL_TIM_ConfigClockSource+0x170>
 80053b2:	2b30      	cmp	r3, #48	@ 0x30
 80053b4:	d064      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x15e>
 80053b6:	2b30      	cmp	r3, #48	@ 0x30
 80053b8:	d86b      	bhi.n	8005492 <HAL_TIM_ConfigClockSource+0x170>
 80053ba:	2b20      	cmp	r3, #32
 80053bc:	d060      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x15e>
 80053be:	2b20      	cmp	r3, #32
 80053c0:	d867      	bhi.n	8005492 <HAL_TIM_ConfigClockSource+0x170>
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d05c      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x15e>
 80053c6:	2b10      	cmp	r3, #16
 80053c8:	d05a      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x15e>
 80053ca:	e062      	b.n	8005492 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053dc:	f000 fd52 	bl	8005e84 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68ba      	ldr	r2, [r7, #8]
 80053f6:	609a      	str	r2, [r3, #8]
      break;
 80053f8:	e04f      	b.n	800549a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800540a:	f000 fd3b 	bl	8005e84 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800541c:	609a      	str	r2, [r3, #8]
      break;
 800541e:	e03c      	b.n	800549a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800542c:	461a      	mov	r2, r3
 800542e:	f000 fbf9 	bl	8005c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2150      	movs	r1, #80	@ 0x50
 8005438:	4618      	mov	r0, r3
 800543a:	f000 fd08 	bl	8005e4e <TIM_ITRx_SetConfig>
      break;
 800543e:	e02c      	b.n	800549a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800544c:	461a      	mov	r2, r3
 800544e:	f000 fc55 	bl	8005cfc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2160      	movs	r1, #96	@ 0x60
 8005458:	4618      	mov	r0, r3
 800545a:	f000 fcf8 	bl	8005e4e <TIM_ITRx_SetConfig>
      break;
 800545e:	e01c      	b.n	800549a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800546c:	461a      	mov	r2, r3
 800546e:	f000 fbd9 	bl	8005c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2140      	movs	r1, #64	@ 0x40
 8005478:	4618      	mov	r0, r3
 800547a:	f000 fce8 	bl	8005e4e <TIM_ITRx_SetConfig>
      break;
 800547e:	e00c      	b.n	800549a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4619      	mov	r1, r3
 800548a:	4610      	mov	r0, r2
 800548c:	f000 fcdf 	bl	8005e4e <TIM_ITRx_SetConfig>
      break;
 8005490:	e003      	b.n	800549a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	73fb      	strb	r3, [r7, #15]
      break;
 8005496:	e000      	b.n	800549a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005498:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a38      	ldr	r2, [pc, #224]	@ (800560c <TIM_Base_SetConfig+0xf4>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d007      	beq.n	8005540 <TIM_Base_SetConfig+0x28>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005536:	d003      	beq.n	8005540 <TIM_Base_SetConfig+0x28>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a35      	ldr	r2, [pc, #212]	@ (8005610 <TIM_Base_SetConfig+0xf8>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d108      	bne.n	8005552 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	4313      	orrs	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a2d      	ldr	r2, [pc, #180]	@ (800560c <TIM_Base_SetConfig+0xf4>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d013      	beq.n	8005582 <TIM_Base_SetConfig+0x6a>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005560:	d00f      	beq.n	8005582 <TIM_Base_SetConfig+0x6a>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a2a      	ldr	r2, [pc, #168]	@ (8005610 <TIM_Base_SetConfig+0xf8>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d00b      	beq.n	8005582 <TIM_Base_SetConfig+0x6a>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a29      	ldr	r2, [pc, #164]	@ (8005614 <TIM_Base_SetConfig+0xfc>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d007      	beq.n	8005582 <TIM_Base_SetConfig+0x6a>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a28      	ldr	r2, [pc, #160]	@ (8005618 <TIM_Base_SetConfig+0x100>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d003      	beq.n	8005582 <TIM_Base_SetConfig+0x6a>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a27      	ldr	r2, [pc, #156]	@ (800561c <TIM_Base_SetConfig+0x104>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d108      	bne.n	8005594 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005588:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	4313      	orrs	r3, r2
 8005592:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	4313      	orrs	r3, r2
 80055a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a14      	ldr	r2, [pc, #80]	@ (800560c <TIM_Base_SetConfig+0xf4>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d00b      	beq.n	80055d8 <TIM_Base_SetConfig+0xc0>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a14      	ldr	r2, [pc, #80]	@ (8005614 <TIM_Base_SetConfig+0xfc>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d007      	beq.n	80055d8 <TIM_Base_SetConfig+0xc0>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a13      	ldr	r2, [pc, #76]	@ (8005618 <TIM_Base_SetConfig+0x100>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d003      	beq.n	80055d8 <TIM_Base_SetConfig+0xc0>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a12      	ldr	r2, [pc, #72]	@ (800561c <TIM_Base_SetConfig+0x104>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d103      	bne.n	80055e0 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	691a      	ldr	r2, [r3, #16]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d105      	bne.n	80055fe <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f023 0201 	bic.w	r2, r3, #1
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	611a      	str	r2, [r3, #16]
  }
}
 80055fe:	bf00      	nop
 8005600:	3714      	adds	r7, #20
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
 800560a:	bf00      	nop
 800560c:	40012c00 	.word	0x40012c00
 8005610:	40000400 	.word	0x40000400
 8005614:	40014000 	.word	0x40014000
 8005618:	40014400 	.word	0x40014400
 800561c:	40014800 	.word	0x40014800

08005620 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	f023 0201 	bic.w	r2, r3, #1
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800564e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005652:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0303 	bic.w	r3, r3, #3
 800565a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	4313      	orrs	r3, r2
 8005664:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f023 0302 	bic.w	r3, r3, #2
 800566c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	4313      	orrs	r3, r2
 8005676:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a28      	ldr	r2, [pc, #160]	@ (800571c <TIM_OC1_SetConfig+0xfc>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d00b      	beq.n	8005698 <TIM_OC1_SetConfig+0x78>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a27      	ldr	r2, [pc, #156]	@ (8005720 <TIM_OC1_SetConfig+0x100>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d007      	beq.n	8005698 <TIM_OC1_SetConfig+0x78>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a26      	ldr	r2, [pc, #152]	@ (8005724 <TIM_OC1_SetConfig+0x104>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d003      	beq.n	8005698 <TIM_OC1_SetConfig+0x78>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a25      	ldr	r2, [pc, #148]	@ (8005728 <TIM_OC1_SetConfig+0x108>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d10c      	bne.n	80056b2 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	f023 0308 	bic.w	r3, r3, #8
 800569e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	f023 0304 	bic.w	r3, r3, #4
 80056b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a19      	ldr	r2, [pc, #100]	@ (800571c <TIM_OC1_SetConfig+0xfc>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d00b      	beq.n	80056d2 <TIM_OC1_SetConfig+0xb2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a18      	ldr	r2, [pc, #96]	@ (8005720 <TIM_OC1_SetConfig+0x100>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d007      	beq.n	80056d2 <TIM_OC1_SetConfig+0xb2>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a17      	ldr	r2, [pc, #92]	@ (8005724 <TIM_OC1_SetConfig+0x104>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d003      	beq.n	80056d2 <TIM_OC1_SetConfig+0xb2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a16      	ldr	r2, [pc, #88]	@ (8005728 <TIM_OC1_SetConfig+0x108>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d111      	bne.n	80056f6 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	697a      	ldr	r2, [r7, #20]
 800570e:	621a      	str	r2, [r3, #32]
}
 8005710:	bf00      	nop
 8005712:	371c      	adds	r7, #28
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	40012c00 	.word	0x40012c00
 8005720:	40014000 	.word	0x40014000
 8005724:	40014400 	.word	0x40014400
 8005728:	40014800 	.word	0x40014800

0800572c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800572c:	b480      	push	{r7}
 800572e:	b087      	sub	sp, #28
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a1b      	ldr	r3, [r3, #32]
 800573a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a1b      	ldr	r3, [r3, #32]
 8005740:	f023 0210 	bic.w	r2, r3, #16
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800575a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800575e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005766:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	021b      	lsls	r3, r3, #8
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	4313      	orrs	r3, r2
 8005772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	f023 0320 	bic.w	r3, r3, #32
 800577a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	011b      	lsls	r3, r3, #4
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	4313      	orrs	r3, r2
 8005786:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a24      	ldr	r2, [pc, #144]	@ (800581c <TIM_OC2_SetConfig+0xf0>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d10d      	bne.n	80057ac <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005796:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	011b      	lsls	r3, r3, #4
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a1b      	ldr	r2, [pc, #108]	@ (800581c <TIM_OC2_SetConfig+0xf0>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d00b      	beq.n	80057cc <TIM_OC2_SetConfig+0xa0>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a1a      	ldr	r2, [pc, #104]	@ (8005820 <TIM_OC2_SetConfig+0xf4>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d007      	beq.n	80057cc <TIM_OC2_SetConfig+0xa0>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a19      	ldr	r2, [pc, #100]	@ (8005824 <TIM_OC2_SetConfig+0xf8>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d003      	beq.n	80057cc <TIM_OC2_SetConfig+0xa0>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a18      	ldr	r2, [pc, #96]	@ (8005828 <TIM_OC2_SetConfig+0xfc>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d113      	bne.n	80057f4 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057d2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057da:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	695b      	ldr	r3, [r3, #20]
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	699b      	ldr	r3, [r3, #24]
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	685a      	ldr	r2, [r3, #4]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	621a      	str	r2, [r3, #32]
}
 800580e:	bf00      	nop
 8005810:	371c      	adds	r7, #28
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	40012c00 	.word	0x40012c00
 8005820:	40014000 	.word	0x40014000
 8005824:	40014400 	.word	0x40014400
 8005828:	40014800 	.word	0x40014800

0800582c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800582c:	b480      	push	{r7}
 800582e:	b087      	sub	sp, #28
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a1b      	ldr	r3, [r3, #32]
 8005840:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	69db      	ldr	r3, [r3, #28]
 8005852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800585a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800585e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f023 0303 	bic.w	r3, r3, #3
 8005866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	4313      	orrs	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005878:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	021b      	lsls	r3, r3, #8
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	4313      	orrs	r3, r2
 8005884:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a23      	ldr	r2, [pc, #140]	@ (8005918 <TIM_OC3_SetConfig+0xec>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d10d      	bne.n	80058aa <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	021b      	lsls	r3, r3, #8
 800589c:	697a      	ldr	r2, [r7, #20]
 800589e:	4313      	orrs	r3, r2
 80058a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058a8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a1a      	ldr	r2, [pc, #104]	@ (8005918 <TIM_OC3_SetConfig+0xec>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00b      	beq.n	80058ca <TIM_OC3_SetConfig+0x9e>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a19      	ldr	r2, [pc, #100]	@ (800591c <TIM_OC3_SetConfig+0xf0>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d007      	beq.n	80058ca <TIM_OC3_SetConfig+0x9e>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a18      	ldr	r2, [pc, #96]	@ (8005920 <TIM_OC3_SetConfig+0xf4>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d003      	beq.n	80058ca <TIM_OC3_SetConfig+0x9e>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a17      	ldr	r2, [pc, #92]	@ (8005924 <TIM_OC3_SetConfig+0xf8>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d113      	bne.n	80058f2 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	011b      	lsls	r3, r3, #4
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	699b      	ldr	r3, [r3, #24]
 80058ea:	011b      	lsls	r3, r3, #4
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	685a      	ldr	r2, [r3, #4]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	621a      	str	r2, [r3, #32]
}
 800590c:	bf00      	nop
 800590e:	371c      	adds	r7, #28
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	40012c00 	.word	0x40012c00
 800591c:	40014000 	.word	0x40014000
 8005920:	40014400 	.word	0x40014400
 8005924:	40014800 	.word	0x40014800

08005928 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005928:	b480      	push	{r7}
 800592a:	b087      	sub	sp, #28
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	69db      	ldr	r3, [r3, #28]
 800594e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005956:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800595a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005962:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	021b      	lsls	r3, r3, #8
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	4313      	orrs	r3, r2
 800596e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005976:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	031b      	lsls	r3, r3, #12
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	4313      	orrs	r3, r2
 8005982:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a16      	ldr	r2, [pc, #88]	@ (80059e0 <TIM_OC4_SetConfig+0xb8>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d00b      	beq.n	80059a4 <TIM_OC4_SetConfig+0x7c>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a15      	ldr	r2, [pc, #84]	@ (80059e4 <TIM_OC4_SetConfig+0xbc>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d007      	beq.n	80059a4 <TIM_OC4_SetConfig+0x7c>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a14      	ldr	r2, [pc, #80]	@ (80059e8 <TIM_OC4_SetConfig+0xc0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <TIM_OC4_SetConfig+0x7c>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a13      	ldr	r2, [pc, #76]	@ (80059ec <TIM_OC4_SetConfig+0xc4>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d109      	bne.n	80059b8 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	019b      	lsls	r3, r3, #6
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	621a      	str	r2, [r3, #32]
}
 80059d2:	bf00      	nop
 80059d4:	371c      	adds	r7, #28
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	40012c00 	.word	0x40012c00
 80059e4:	40014000 	.word	0x40014000
 80059e8:	40014400 	.word	0x40014400
 80059ec:	40014800 	.word	0x40014800

080059f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b087      	sub	sp, #28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6a1b      	ldr	r3, [r3, #32]
 8005a04:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005a34:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	041b      	lsls	r3, r3, #16
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a15      	ldr	r2, [pc, #84]	@ (8005a9c <TIM_OC5_SetConfig+0xac>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d00b      	beq.n	8005a62 <TIM_OC5_SetConfig+0x72>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a14      	ldr	r2, [pc, #80]	@ (8005aa0 <TIM_OC5_SetConfig+0xb0>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d007      	beq.n	8005a62 <TIM_OC5_SetConfig+0x72>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a13      	ldr	r2, [pc, #76]	@ (8005aa4 <TIM_OC5_SetConfig+0xb4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d003      	beq.n	8005a62 <TIM_OC5_SetConfig+0x72>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a12      	ldr	r2, [pc, #72]	@ (8005aa8 <TIM_OC5_SetConfig+0xb8>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d109      	bne.n	8005a76 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	021b      	lsls	r3, r3, #8
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	685a      	ldr	r2, [r3, #4]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	621a      	str	r2, [r3, #32]
}
 8005a90:	bf00      	nop
 8005a92:	371c      	adds	r7, #28
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	40012c00 	.word	0x40012c00
 8005aa0:	40014000 	.word	0x40014000
 8005aa4:	40014400 	.word	0x40014400
 8005aa8:	40014800 	.word	0x40014800

08005aac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a1b      	ldr	r3, [r3, #32]
 8005ac0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ada:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	021b      	lsls	r3, r3, #8
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005af2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	051b      	lsls	r3, r3, #20
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a16      	ldr	r2, [pc, #88]	@ (8005b5c <TIM_OC6_SetConfig+0xb0>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d00b      	beq.n	8005b20 <TIM_OC6_SetConfig+0x74>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a15      	ldr	r2, [pc, #84]	@ (8005b60 <TIM_OC6_SetConfig+0xb4>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d007      	beq.n	8005b20 <TIM_OC6_SetConfig+0x74>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a14      	ldr	r2, [pc, #80]	@ (8005b64 <TIM_OC6_SetConfig+0xb8>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d003      	beq.n	8005b20 <TIM_OC6_SetConfig+0x74>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a13      	ldr	r2, [pc, #76]	@ (8005b68 <TIM_OC6_SetConfig+0xbc>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d109      	bne.n	8005b34 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	695b      	ldr	r3, [r3, #20]
 8005b2c:	029b      	lsls	r3, r3, #10
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	621a      	str	r2, [r3, #32]
}
 8005b4e:	bf00      	nop
 8005b50:	371c      	adds	r7, #28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	40012c00 	.word	0x40012c00
 8005b60:	40014000 	.word	0x40014000
 8005b64:	40014400 	.word	0x40014400
 8005b68:	40014800 	.word	0x40014800

08005b6c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
 8005b78:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6a1b      	ldr	r3, [r3, #32]
 8005b84:	f023 0201 	bic.w	r2, r3, #1
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	4a20      	ldr	r2, [pc, #128]	@ (8005c18 <TIM_TI1_SetConfig+0xac>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00b      	beq.n	8005bb2 <TIM_TI1_SetConfig+0x46>
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ba0:	d007      	beq.n	8005bb2 <TIM_TI1_SetConfig+0x46>
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8005c1c <TIM_TI1_SetConfig+0xb0>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d003      	beq.n	8005bb2 <TIM_TI1_SetConfig+0x46>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	4a1c      	ldr	r2, [pc, #112]	@ (8005c20 <TIM_TI1_SetConfig+0xb4>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d101      	bne.n	8005bb6 <TIM_TI1_SetConfig+0x4a>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e000      	b.n	8005bb8 <TIM_TI1_SetConfig+0x4c>
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d008      	beq.n	8005bce <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f023 0303 	bic.w	r3, r3, #3
 8005bc2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	617b      	str	r3, [r7, #20]
 8005bcc:	e003      	b.n	8005bd6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f043 0301 	orr.w	r3, r3, #1
 8005bd4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005bdc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f023 030a 	bic.w	r3, r3, #10
 8005bf0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	f003 030a 	and.w	r3, r3, #10
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	697a      	ldr	r2, [r7, #20]
 8005c02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	621a      	str	r2, [r3, #32]
}
 8005c0a:	bf00      	nop
 8005c0c:	371c      	adds	r7, #28
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	40012c00 	.word	0x40012c00
 8005c1c:	40000400 	.word	0x40000400
 8005c20:	40014000 	.word	0x40014000

08005c24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6a1b      	ldr	r3, [r3, #32]
 8005c34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	f023 0201 	bic.w	r2, r3, #1
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	011b      	lsls	r3, r3, #4
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f023 030a 	bic.w	r3, r3, #10
 8005c60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	621a      	str	r2, [r3, #32]
}
 8005c76:	bf00      	nop
 8005c78:	371c      	adds	r7, #28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b087      	sub	sp, #28
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	60f8      	str	r0, [r7, #12]
 8005c8a:	60b9      	str	r1, [r7, #8]
 8005c8c:	607a      	str	r2, [r7, #4]
 8005c8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	f023 0210 	bic.w	r2, r3, #16
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	021b      	lsls	r3, r3, #8
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005cc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	031b      	lsls	r3, r3, #12
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cd4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	011b      	lsls	r3, r3, #4
 8005cda:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005cde:	697a      	ldr	r2, [r7, #20]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	621a      	str	r2, [r3, #32]
}
 8005cf0:	bf00      	nop
 8005cf2:	371c      	adds	r7, #28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6a1b      	ldr	r3, [r3, #32]
 8005d0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	f023 0210 	bic.w	r2, r3, #16
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	031b      	lsls	r3, r3, #12
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	011b      	lsls	r3, r3, #4
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	621a      	str	r2, [r3, #32]
}
 8005d50:	bf00      	nop
 8005d52:	371c      	adds	r7, #28
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
 8005d68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f023 0303 	bic.w	r3, r3, #3
 8005d88:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d98:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	011b      	lsls	r3, r3, #4
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005dac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	021b      	lsls	r3, r3, #8
 8005db2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	621a      	str	r2, [r3, #32]
}
 8005dc8:	bf00      	nop
 8005dca:	371c      	adds	r7, #28
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b087      	sub	sp, #28
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
 8005de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6a1b      	ldr	r3, [r3, #32]
 8005dec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e00:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	021b      	lsls	r3, r3, #8
 8005e06:	693a      	ldr	r2, [r7, #16]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e12:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	031b      	lsls	r3, r3, #12
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005e26:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	031b      	lsls	r3, r3, #12
 8005e2c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	621a      	str	r2, [r3, #32]
}
 8005e42:	bf00      	nop
 8005e44:	371c      	adds	r7, #28
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr

08005e4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	b085      	sub	sp, #20
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
 8005e56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e66:	683a      	ldr	r2, [r7, #0]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	f043 0307 	orr.w	r3, r3, #7
 8005e70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	609a      	str	r2, [r3, #8]
}
 8005e78:	bf00      	nop
 8005e7a:	3714      	adds	r7, #20
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b087      	sub	sp, #28
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
 8005e90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	021a      	lsls	r2, r3, #8
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	609a      	str	r2, [r3, #8]
}
 8005eb8:	bf00      	nop
 8005eba:	371c      	adds	r7, #28
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	f003 031f 	and.w	r3, r3, #31
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8005edc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6a1a      	ldr	r2, [r3, #32]
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	43db      	mvns	r3, r3
 8005ee6:	401a      	ands	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6a1a      	ldr	r2, [r3, #32]
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	f003 031f 	and.w	r3, r3, #31
 8005ef6:	6879      	ldr	r1, [r7, #4]
 8005ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8005efc:	431a      	orrs	r2, r3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	621a      	str	r2, [r3, #32]
}
 8005f02:	bf00      	nop
 8005f04:	371c      	adds	r7, #28
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr
	...

08005f10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d101      	bne.n	8005f28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f24:	2302      	movs	r3, #2
 8005f26:	e054      	b.n	8005fd2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2202      	movs	r2, #2
 8005f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a24      	ldr	r2, [pc, #144]	@ (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d108      	bne.n	8005f64 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005f58:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68fa      	ldr	r2, [r7, #12]
 8005f7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a17      	ldr	r2, [pc, #92]	@ (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d00e      	beq.n	8005fa6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f90:	d009      	beq.n	8005fa6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a13      	ldr	r2, [pc, #76]	@ (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d004      	beq.n	8005fa6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a11      	ldr	r2, [pc, #68]	@ (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d10c      	bne.n	8005fc0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	68ba      	ldr	r2, [r7, #8]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68ba      	ldr	r2, [r7, #8]
 8005fbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3714      	adds	r7, #20
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	40012c00 	.word	0x40012c00
 8005fe4:	40000400 	.word	0x40000400
 8005fe8:	40014000 	.word	0x40014000

08005fec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b082      	sub	sp, #8
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e040      	b.n	80060bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800603e:	2b00      	cmp	r3, #0
 8006040:	d106      	bne.n	8006050 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f7fa fe00 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2224      	movs	r2, #36	@ 0x24
 8006054:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f022 0201 	bic.w	r2, r2, #1
 8006064:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 fd28 	bl	8006ac4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 fbef 	bl	8006858 <UART_SetConfig>
 800607a:	4603      	mov	r3, r0
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e01b      	b.n	80060bc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	685a      	ldr	r2, [r3, #4]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006092:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689a      	ldr	r2, [r3, #8]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f042 0201 	orr.w	r2, r2, #1
 80060b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 fda7 	bl	8006c08 <UART_CheckIdleState>
 80060ba:	4603      	mov	r3, r0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3708      	adds	r7, #8
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08a      	sub	sp, #40	@ 0x28
 80060c8:	af02      	add	r7, sp, #8
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	603b      	str	r3, [r7, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060d8:	2b20      	cmp	r3, #32
 80060da:	d177      	bne.n	80061cc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <HAL_UART_Transmit+0x24>
 80060e2:	88fb      	ldrh	r3, [r7, #6]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d101      	bne.n	80060ec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	e070      	b.n	80061ce <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2221      	movs	r2, #33	@ 0x21
 80060f8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060fa:	f7fb fe77 	bl	8001dec <HAL_GetTick>
 80060fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	88fa      	ldrh	r2, [r7, #6]
 8006104:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	88fa      	ldrh	r2, [r7, #6]
 800610c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006118:	d108      	bne.n	800612c <HAL_UART_Transmit+0x68>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d104      	bne.n	800612c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006122:	2300      	movs	r3, #0
 8006124:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	61bb      	str	r3, [r7, #24]
 800612a:	e003      	b.n	8006134 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006130:	2300      	movs	r3, #0
 8006132:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006134:	e02f      	b.n	8006196 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	2200      	movs	r2, #0
 800613e:	2180      	movs	r1, #128	@ 0x80
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f000 fe09 	bl	8006d58 <UART_WaitOnFlagUntilTimeout>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d004      	beq.n	8006156 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2220      	movs	r2, #32
 8006150:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006152:	2303      	movs	r3, #3
 8006154:	e03b      	b.n	80061ce <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d10b      	bne.n	8006174 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	881a      	ldrh	r2, [r3, #0]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006168:	b292      	uxth	r2, r2
 800616a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	3302      	adds	r3, #2
 8006170:	61bb      	str	r3, [r7, #24]
 8006172:	e007      	b.n	8006184 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	781a      	ldrb	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	3301      	adds	r3, #1
 8006182:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800618a:	b29b      	uxth	r3, r3
 800618c:	3b01      	subs	r3, #1
 800618e:	b29a      	uxth	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800619c:	b29b      	uxth	r3, r3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1c9      	bne.n	8006136 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	2200      	movs	r2, #0
 80061aa:	2140      	movs	r1, #64	@ 0x40
 80061ac:	68f8      	ldr	r0, [r7, #12]
 80061ae:	f000 fdd3 	bl	8006d58 <UART_WaitOnFlagUntilTimeout>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d004      	beq.n	80061c2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2220      	movs	r2, #32
 80061bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80061be:	2303      	movs	r3, #3
 80061c0:	e005      	b.n	80061ce <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2220      	movs	r2, #32
 80061c6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80061c8:	2300      	movs	r3, #0
 80061ca:	e000      	b.n	80061ce <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80061cc:	2302      	movs	r3, #2
  }
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3720      	adds	r7, #32
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}

080061d6 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061d6:	b580      	push	{r7, lr}
 80061d8:	b08a      	sub	sp, #40	@ 0x28
 80061da:	af00      	add	r7, sp, #0
 80061dc:	60f8      	str	r0, [r7, #12]
 80061de:	60b9      	str	r1, [r7, #8]
 80061e0:	4613      	mov	r3, r2
 80061e2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061ea:	2b20      	cmp	r3, #32
 80061ec:	d132      	bne.n	8006254 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d002      	beq.n	80061fa <HAL_UART_Receive_IT+0x24>
 80061f4:	88fb      	ldrh	r3, [r7, #6]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e02b      	b.n	8006256 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d018      	beq.n	8006244 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	613b      	str	r3, [r7, #16]
   return(result);
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006226:	627b      	str	r3, [r7, #36]	@ 0x24
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	461a      	mov	r2, r3
 800622e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006230:	623b      	str	r3, [r7, #32]
 8006232:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006234:	69f9      	ldr	r1, [r7, #28]
 8006236:	6a3a      	ldr	r2, [r7, #32]
 8006238:	e841 2300 	strex	r3, r2, [r1]
 800623c:	61bb      	str	r3, [r7, #24]
   return(result);
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e6      	bne.n	8006212 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006244:	88fb      	ldrh	r3, [r7, #6]
 8006246:	461a      	mov	r2, r3
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 fdf2 	bl	8006e34 <UART_Start_Receive_IT>
 8006250:	4603      	mov	r3, r0
 8006252:	e000      	b.n	8006256 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006254:	2302      	movs	r3, #2
  }
}
 8006256:	4618      	mov	r0, r3
 8006258:	3728      	adds	r7, #40	@ 0x28
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
	...

08006260 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b0ba      	sub	sp, #232	@ 0xe8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006286:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800628a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800628e:	4013      	ands	r3, r2
 8006290:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006294:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006298:	2b00      	cmp	r3, #0
 800629a:	d115      	bne.n	80062c8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800629c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062a0:	f003 0320 	and.w	r3, r3, #32
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00f      	beq.n	80062c8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80062a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062ac:	f003 0320 	and.w	r3, r3, #32
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d009      	beq.n	80062c8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 82ab 	beq.w	8006814 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	4798      	blx	r3
      }
      return;
 80062c6:	e2a5      	b.n	8006814 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80062c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 8117 	beq.w	8006500 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80062d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d106      	bne.n	80062ec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80062de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80062e2:	4b85      	ldr	r3, [pc, #532]	@ (80064f8 <HAL_UART_IRQHandler+0x298>)
 80062e4:	4013      	ands	r3, r2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f000 810a 	beq.w	8006500 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062f0:	f003 0301 	and.w	r3, r3, #1
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d011      	beq.n	800631c <HAL_UART_IRQHandler+0xbc>
 80062f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00b      	beq.n	800631c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2201      	movs	r2, #1
 800630a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006312:	f043 0201 	orr.w	r2, r3, #1
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800631c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006320:	f003 0302 	and.w	r3, r3, #2
 8006324:	2b00      	cmp	r3, #0
 8006326:	d011      	beq.n	800634c <HAL_UART_IRQHandler+0xec>
 8006328:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800632c:	f003 0301 	and.w	r3, r3, #1
 8006330:	2b00      	cmp	r3, #0
 8006332:	d00b      	beq.n	800634c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	2202      	movs	r2, #2
 800633a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006342:	f043 0204 	orr.w	r2, r3, #4
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800634c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006350:	f003 0304 	and.w	r3, r3, #4
 8006354:	2b00      	cmp	r3, #0
 8006356:	d011      	beq.n	800637c <HAL_UART_IRQHandler+0x11c>
 8006358:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800635c:	f003 0301 	and.w	r3, r3, #1
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00b      	beq.n	800637c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2204      	movs	r2, #4
 800636a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006372:	f043 0202 	orr.w	r2, r3, #2
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800637c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006380:	f003 0308 	and.w	r3, r3, #8
 8006384:	2b00      	cmp	r3, #0
 8006386:	d017      	beq.n	80063b8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800638c:	f003 0320 	and.w	r3, r3, #32
 8006390:	2b00      	cmp	r3, #0
 8006392:	d105      	bne.n	80063a0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006394:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006398:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800639c:	2b00      	cmp	r3, #0
 800639e:	d00b      	beq.n	80063b8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2208      	movs	r2, #8
 80063a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063ae:	f043 0208 	orr.w	r2, r3, #8
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80063b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d012      	beq.n	80063ea <HAL_UART_IRQHandler+0x18a>
 80063c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00c      	beq.n	80063ea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063e0:	f043 0220 	orr.w	r2, r3, #32
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f000 8211 	beq.w	8006818 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80063f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063fa:	f003 0320 	and.w	r3, r3, #32
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00d      	beq.n	800641e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006402:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006406:	f003 0320 	and.w	r3, r3, #32
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006424:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006432:	2b40      	cmp	r3, #64	@ 0x40
 8006434:	d005      	beq.n	8006442 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006436:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800643a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800643e:	2b00      	cmp	r3, #0
 8006440:	d04f      	beq.n	80064e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fdbc 	bl	8006fc0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006452:	2b40      	cmp	r3, #64	@ 0x40
 8006454:	d141      	bne.n	80064da <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	3308      	adds	r3, #8
 800645c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006460:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006464:	e853 3f00 	ldrex	r3, [r3]
 8006468:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800646c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006470:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006474:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	3308      	adds	r3, #8
 800647e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006482:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006486:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800648e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006492:	e841 2300 	strex	r3, r2, [r1]
 8006496:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800649a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d1d9      	bne.n	8006456 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d013      	beq.n	80064d2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064ae:	4a13      	ldr	r2, [pc, #76]	@ (80064fc <HAL_UART_IRQHandler+0x29c>)
 80064b0:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7fb fe17 	bl	80020ea <HAL_DMA_Abort_IT>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d017      	beq.n	80064f2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80064cc:	4610      	mov	r0, r2
 80064ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064d0:	e00f      	b.n	80064f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f7f9 ff4a 	bl	800036c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064d8:	e00b      	b.n	80064f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7f9 ff46 	bl	800036c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e0:	e007      	b.n	80064f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7f9 ff42 	bl	800036c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80064f0:	e192      	b.n	8006818 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f2:	bf00      	nop
    return;
 80064f4:	e190      	b.n	8006818 <HAL_UART_IRQHandler+0x5b8>
 80064f6:	bf00      	nop
 80064f8:	04000120 	.word	0x04000120
 80064fc:	08007089 	.word	0x08007089

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006504:	2b01      	cmp	r3, #1
 8006506:	f040 814b 	bne.w	80067a0 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800650a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800650e:	f003 0310 	and.w	r3, r3, #16
 8006512:	2b00      	cmp	r3, #0
 8006514:	f000 8144 	beq.w	80067a0 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800651c:	f003 0310 	and.w	r3, r3, #16
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 813d 	beq.w	80067a0 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2210      	movs	r2, #16
 800652c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006538:	2b40      	cmp	r3, #64	@ 0x40
 800653a:	f040 80b5 	bne.w	80066a8 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800654a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 8164 	beq.w	800681c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800655a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800655e:	429a      	cmp	r2, r3
 8006560:	f080 815c 	bcs.w	800681c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800656a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006572:	699b      	ldr	r3, [r3, #24]
 8006574:	2b20      	cmp	r3, #32
 8006576:	f000 8086 	beq.w	8006686 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006582:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006586:	e853 3f00 	ldrex	r3, [r3]
 800658a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800658e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006592:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006596:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	461a      	mov	r2, r3
 80065a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80065a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80065a8:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ac:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065b0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065b4:	e841 2300 	strex	r3, r2, [r1]
 80065b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1da      	bne.n	800657a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	3308      	adds	r3, #8
 80065ca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065ce:	e853 3f00 	ldrex	r3, [r3]
 80065d2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80065d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065d6:	f023 0301 	bic.w	r3, r3, #1
 80065da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3308      	adds	r3, #8
 80065e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80065e8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80065ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80065f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80065f4:	e841 2300 	strex	r3, r2, [r1]
 80065f8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80065fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1e1      	bne.n	80065c4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	3308      	adds	r3, #8
 8006606:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800660a:	e853 3f00 	ldrex	r3, [r3]
 800660e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006612:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006616:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	3308      	adds	r3, #8
 8006620:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006624:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006626:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006628:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800662a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800662c:	e841 2300 	strex	r3, r2, [r1]
 8006630:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006632:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006634:	2b00      	cmp	r3, #0
 8006636:	d1e3      	bne.n	8006600 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2220      	movs	r2, #32
 800663c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800664e:	e853 3f00 	ldrex	r3, [r3]
 8006652:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006654:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006656:	f023 0310 	bic.w	r3, r3, #16
 800665a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	461a      	mov	r2, r3
 8006664:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006668:	65bb      	str	r3, [r7, #88]	@ 0x58
 800666a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800666e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006670:	e841 2300 	strex	r3, r2, [r1]
 8006674:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1e4      	bne.n	8006646 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006680:	4618      	mov	r0, r3
 8006682:	f7fb fcf4 	bl	800206e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2202      	movs	r2, #2
 800668a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006698:	b29b      	uxth	r3, r3
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	b29b      	uxth	r3, r3
 800669e:	4619      	mov	r1, r3
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 f8cd 	bl	8006840 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80066a6:	e0b9      	b.n	800681c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 80ab 	beq.w	8006820 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80066ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	f000 80a6 	beq.w	8006820 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066dc:	e853 3f00 	ldrex	r3, [r3]
 80066e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	461a      	mov	r2, r3
 80066f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80066f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80066f8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066fe:	e841 2300 	strex	r3, r2, [r1]
 8006702:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1e4      	bne.n	80066d4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	3308      	adds	r3, #8
 8006710:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006714:	e853 3f00 	ldrex	r3, [r3]
 8006718:	623b      	str	r3, [r7, #32]
   return(result);
 800671a:	6a3b      	ldr	r3, [r7, #32]
 800671c:	f023 0301 	bic.w	r3, r3, #1
 8006720:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	3308      	adds	r3, #8
 800672a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800672e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006730:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006732:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006736:	e841 2300 	strex	r3, r2, [r1]
 800673a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800673c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1e3      	bne.n	800670a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2220      	movs	r2, #32
 8006746:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	e853 3f00 	ldrex	r3, [r3]
 8006762:	60fb      	str	r3, [r7, #12]
   return(result);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f023 0310 	bic.w	r3, r3, #16
 800676a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006778:	61fb      	str	r3, [r7, #28]
 800677a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677c:	69b9      	ldr	r1, [r7, #24]
 800677e:	69fa      	ldr	r2, [r7, #28]
 8006780:	e841 2300 	strex	r3, r2, [r1]
 8006784:	617b      	str	r3, [r7, #20]
   return(result);
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1e4      	bne.n	8006756 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2202      	movs	r2, #2
 8006790:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006792:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006796:	4619      	mov	r1, r3
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 f851 	bl	8006840 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800679e:	e03f      	b.n	8006820 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80067a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d00e      	beq.n	80067ca <HAL_UART_IRQHandler+0x56a>
 80067ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d008      	beq.n	80067ca <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80067c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fe48 	bl	8007458 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80067c8:	e02d      	b.n	8006826 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80067ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00e      	beq.n	80067f4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80067d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d008      	beq.n	80067f4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d01c      	beq.n	8006824 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	4798      	blx	r3
    }
    return;
 80067f2:	e017      	b.n	8006824 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80067f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d012      	beq.n	8006826 <HAL_UART_IRQHandler+0x5c6>
 8006800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00c      	beq.n	8006826 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 fc51 	bl	80070b4 <UART_EndTransmit_IT>
    return;
 8006812:	e008      	b.n	8006826 <HAL_UART_IRQHandler+0x5c6>
      return;
 8006814:	bf00      	nop
 8006816:	e006      	b.n	8006826 <HAL_UART_IRQHandler+0x5c6>
    return;
 8006818:	bf00      	nop
 800681a:	e004      	b.n	8006826 <HAL_UART_IRQHandler+0x5c6>
      return;
 800681c:	bf00      	nop
 800681e:	e002      	b.n	8006826 <HAL_UART_IRQHandler+0x5c6>
      return;
 8006820:	bf00      	nop
 8006822:	e000      	b.n	8006826 <HAL_UART_IRQHandler+0x5c6>
    return;
 8006824:	bf00      	nop
  }

}
 8006826:	37e8      	adds	r7, #232	@ 0xe8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006834:	bf00      	nop
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	460b      	mov	r3, r1
 800684a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b088      	sub	sp, #32
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006860:	2300      	movs	r3, #0
 8006862:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	689a      	ldr	r2, [r3, #8]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	431a      	orrs	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	431a      	orrs	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	4313      	orrs	r3, r2
 800687a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	4b8a      	ldr	r3, [pc, #552]	@ (8006aac <UART_SetConfig+0x254>)
 8006884:	4013      	ands	r3, r2
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	6812      	ldr	r2, [r2, #0]
 800688a:	6979      	ldr	r1, [r7, #20]
 800688c:	430b      	orrs	r3, r1
 800688e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	68da      	ldr	r2, [r3, #12]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	699b      	ldr	r3, [r3, #24]
 80068aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	697a      	ldr	r2, [r7, #20]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	697a      	ldr	r2, [r7, #20]
 80068c6:	430a      	orrs	r2, r1
 80068c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a78      	ldr	r2, [pc, #480]	@ (8006ab0 <UART_SetConfig+0x258>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d120      	bne.n	8006916 <UART_SetConfig+0xbe>
 80068d4:	4b77      	ldr	r3, [pc, #476]	@ (8006ab4 <UART_SetConfig+0x25c>)
 80068d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d8:	f003 0303 	and.w	r3, r3, #3
 80068dc:	2b03      	cmp	r3, #3
 80068de:	d817      	bhi.n	8006910 <UART_SetConfig+0xb8>
 80068e0:	a201      	add	r2, pc, #4	@ (adr r2, 80068e8 <UART_SetConfig+0x90>)
 80068e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e6:	bf00      	nop
 80068e8:	080068f9 	.word	0x080068f9
 80068ec:	08006905 	.word	0x08006905
 80068f0:	0800690b 	.word	0x0800690b
 80068f4:	080068ff 	.word	0x080068ff
 80068f8:	2300      	movs	r3, #0
 80068fa:	77fb      	strb	r3, [r7, #31]
 80068fc:	e01d      	b.n	800693a <UART_SetConfig+0xe2>
 80068fe:	2302      	movs	r3, #2
 8006900:	77fb      	strb	r3, [r7, #31]
 8006902:	e01a      	b.n	800693a <UART_SetConfig+0xe2>
 8006904:	2304      	movs	r3, #4
 8006906:	77fb      	strb	r3, [r7, #31]
 8006908:	e017      	b.n	800693a <UART_SetConfig+0xe2>
 800690a:	2308      	movs	r3, #8
 800690c:	77fb      	strb	r3, [r7, #31]
 800690e:	e014      	b.n	800693a <UART_SetConfig+0xe2>
 8006910:	2310      	movs	r3, #16
 8006912:	77fb      	strb	r3, [r7, #31]
 8006914:	e011      	b.n	800693a <UART_SetConfig+0xe2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a67      	ldr	r2, [pc, #412]	@ (8006ab8 <UART_SetConfig+0x260>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d102      	bne.n	8006926 <UART_SetConfig+0xce>
 8006920:	2300      	movs	r3, #0
 8006922:	77fb      	strb	r3, [r7, #31]
 8006924:	e009      	b.n	800693a <UART_SetConfig+0xe2>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a64      	ldr	r2, [pc, #400]	@ (8006abc <UART_SetConfig+0x264>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d102      	bne.n	8006936 <UART_SetConfig+0xde>
 8006930:	2300      	movs	r3, #0
 8006932:	77fb      	strb	r3, [r7, #31]
 8006934:	e001      	b.n	800693a <UART_SetConfig+0xe2>
 8006936:	2310      	movs	r3, #16
 8006938:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006942:	d15a      	bne.n	80069fa <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006944:	7ffb      	ldrb	r3, [r7, #31]
 8006946:	2b08      	cmp	r3, #8
 8006948:	d827      	bhi.n	800699a <UART_SetConfig+0x142>
 800694a:	a201      	add	r2, pc, #4	@ (adr r2, 8006950 <UART_SetConfig+0xf8>)
 800694c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006950:	08006975 	.word	0x08006975
 8006954:	0800697d 	.word	0x0800697d
 8006958:	08006985 	.word	0x08006985
 800695c:	0800699b 	.word	0x0800699b
 8006960:	0800698b 	.word	0x0800698b
 8006964:	0800699b 	.word	0x0800699b
 8006968:	0800699b 	.word	0x0800699b
 800696c:	0800699b 	.word	0x0800699b
 8006970:	08006993 	.word	0x08006993
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006974:	f7fd fd82 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 8006978:	61b8      	str	r0, [r7, #24]
        break;
 800697a:	e013      	b.n	80069a4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800697c:	f7fd fda0 	bl	80044c0 <HAL_RCC_GetPCLK2Freq>
 8006980:	61b8      	str	r0, [r7, #24]
        break;
 8006982:	e00f      	b.n	80069a4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006984:	4b4e      	ldr	r3, [pc, #312]	@ (8006ac0 <UART_SetConfig+0x268>)
 8006986:	61bb      	str	r3, [r7, #24]
        break;
 8006988:	e00c      	b.n	80069a4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800698a:	f7fd fd17 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 800698e:	61b8      	str	r0, [r7, #24]
        break;
 8006990:	e008      	b.n	80069a4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006992:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006996:	61bb      	str	r3, [r7, #24]
        break;
 8006998:	e004      	b.n	80069a4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800699a:	2300      	movs	r3, #0
 800699c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	77bb      	strb	r3, [r7, #30]
        break;
 80069a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d074      	beq.n	8006a94 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	005a      	lsls	r2, r3, #1
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	085b      	lsrs	r3, r3, #1
 80069b4:	441a      	add	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80069be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	2b0f      	cmp	r3, #15
 80069c4:	d916      	bls.n	80069f4 <UART_SetConfig+0x19c>
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069cc:	d212      	bcs.n	80069f4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	f023 030f 	bic.w	r3, r3, #15
 80069d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	085b      	lsrs	r3, r3, #1
 80069dc:	b29b      	uxth	r3, r3
 80069de:	f003 0307 	and.w	r3, r3, #7
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	89fb      	ldrh	r3, [r7, #14]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	89fa      	ldrh	r2, [r7, #14]
 80069f0:	60da      	str	r2, [r3, #12]
 80069f2:	e04f      	b.n	8006a94 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	77bb      	strb	r3, [r7, #30]
 80069f8:	e04c      	b.n	8006a94 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069fa:	7ffb      	ldrb	r3, [r7, #31]
 80069fc:	2b08      	cmp	r3, #8
 80069fe:	d828      	bhi.n	8006a52 <UART_SetConfig+0x1fa>
 8006a00:	a201      	add	r2, pc, #4	@ (adr r2, 8006a08 <UART_SetConfig+0x1b0>)
 8006a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a06:	bf00      	nop
 8006a08:	08006a2d 	.word	0x08006a2d
 8006a0c:	08006a35 	.word	0x08006a35
 8006a10:	08006a3d 	.word	0x08006a3d
 8006a14:	08006a53 	.word	0x08006a53
 8006a18:	08006a43 	.word	0x08006a43
 8006a1c:	08006a53 	.word	0x08006a53
 8006a20:	08006a53 	.word	0x08006a53
 8006a24:	08006a53 	.word	0x08006a53
 8006a28:	08006a4b 	.word	0x08006a4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a2c:	f7fd fd26 	bl	800447c <HAL_RCC_GetPCLK1Freq>
 8006a30:	61b8      	str	r0, [r7, #24]
        break;
 8006a32:	e013      	b.n	8006a5c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a34:	f7fd fd44 	bl	80044c0 <HAL_RCC_GetPCLK2Freq>
 8006a38:	61b8      	str	r0, [r7, #24]
        break;
 8006a3a:	e00f      	b.n	8006a5c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a3c:	4b20      	ldr	r3, [pc, #128]	@ (8006ac0 <UART_SetConfig+0x268>)
 8006a3e:	61bb      	str	r3, [r7, #24]
        break;
 8006a40:	e00c      	b.n	8006a5c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a42:	f7fd fcbb 	bl	80043bc <HAL_RCC_GetSysClockFreq>
 8006a46:	61b8      	str	r0, [r7, #24]
        break;
 8006a48:	e008      	b.n	8006a5c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a4e:	61bb      	str	r3, [r7, #24]
        break;
 8006a50:	e004      	b.n	8006a5c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006a52:	2300      	movs	r3, #0
 8006a54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	77bb      	strb	r3, [r7, #30]
        break;
 8006a5a:	bf00      	nop
    }

    if (pclk != 0U)
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d018      	beq.n	8006a94 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	085a      	lsrs	r2, r3, #1
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	441a      	add	r2, r3
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	2b0f      	cmp	r3, #15
 8006a7a:	d909      	bls.n	8006a90 <UART_SetConfig+0x238>
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a82:	d205      	bcs.n	8006a90 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	60da      	str	r2, [r3, #12]
 8006a8e:	e001      	b.n	8006a94 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006aa0:	7fbb      	ldrb	r3, [r7, #30]
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3720      	adds	r7, #32
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	efff69f3 	.word	0xefff69f3
 8006ab0:	40013800 	.word	0x40013800
 8006ab4:	40021000 	.word	0x40021000
 8006ab8:	40004400 	.word	0x40004400
 8006abc:	40004800 	.word	0x40004800
 8006ac0:	007a1200 	.word	0x007a1200

08006ac4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad0:	f003 0308 	and.w	r3, r3, #8
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00a      	beq.n	8006aee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	430a      	orrs	r2, r1
 8006aec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d00a      	beq.n	8006b10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	430a      	orrs	r2, r1
 8006b0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b14:	f003 0302 	and.w	r3, r3, #2
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d00a      	beq.n	8006b32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	430a      	orrs	r2, r1
 8006b30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b36:	f003 0304 	and.w	r3, r3, #4
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00a      	beq.n	8006b54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b58:	f003 0310 	and.w	r3, r3, #16
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00a      	beq.n	8006b76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	430a      	orrs	r2, r1
 8006b74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b7a:	f003 0320 	and.w	r3, r3, #32
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00a      	beq.n	8006b98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	430a      	orrs	r2, r1
 8006b96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d01a      	beq.n	8006bda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	430a      	orrs	r2, r1
 8006bb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bc2:	d10a      	bne.n	8006bda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00a      	beq.n	8006bfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	430a      	orrs	r2, r1
 8006bfa:	605a      	str	r2, [r3, #4]
  }
}
 8006bfc:	bf00      	nop
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b098      	sub	sp, #96	@ 0x60
 8006c0c:	af02      	add	r7, sp, #8
 8006c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c18:	f7fb f8e8 	bl	8001dec <HAL_GetTick>
 8006c1c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0308 	and.w	r3, r3, #8
 8006c28:	2b08      	cmp	r3, #8
 8006c2a:	d12e      	bne.n	8006c8a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c30:	9300      	str	r3, [sp, #0]
 8006c32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c34:	2200      	movs	r2, #0
 8006c36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f88c 	bl	8006d58 <UART_WaitOnFlagUntilTimeout>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d021      	beq.n	8006c8a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c4e:	e853 3f00 	ldrex	r3, [r3]
 8006c52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	461a      	mov	r2, r3
 8006c62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c64:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c6c:	e841 2300 	strex	r3, r2, [r1]
 8006c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1e6      	bne.n	8006c46 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2220      	movs	r2, #32
 8006c7c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e062      	b.n	8006d50 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0304 	and.w	r3, r3, #4
 8006c94:	2b04      	cmp	r3, #4
 8006c96:	d149      	bne.n	8006d2c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 f856 	bl	8006d58 <UART_WaitOnFlagUntilTimeout>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d03c      	beq.n	8006d2c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cba:	e853 3f00 	ldrex	r3, [r3]
 8006cbe:	623b      	str	r3, [r7, #32]
   return(result);
 8006cc0:	6a3b      	ldr	r3, [r7, #32]
 8006cc2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	461a      	mov	r2, r3
 8006cce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cd8:	e841 2300 	strex	r3, r2, [r1]
 8006cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1e6      	bne.n	8006cb2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	3308      	adds	r3, #8
 8006cea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	e853 3f00 	ldrex	r3, [r3]
 8006cf2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f023 0301 	bic.w	r3, r3, #1
 8006cfa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	3308      	adds	r3, #8
 8006d02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d04:	61fa      	str	r2, [r7, #28]
 8006d06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d08:	69b9      	ldr	r1, [r7, #24]
 8006d0a:	69fa      	ldr	r2, [r7, #28]
 8006d0c:	e841 2300 	strex	r3, r2, [r1]
 8006d10:	617b      	str	r3, [r7, #20]
   return(result);
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1e5      	bne.n	8006ce4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e011      	b.n	8006d50 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2220      	movs	r2, #32
 8006d30:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2220      	movs	r2, #32
 8006d36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3758      	adds	r7, #88	@ 0x58
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	603b      	str	r3, [r7, #0]
 8006d64:	4613      	mov	r3, r2
 8006d66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d68:	e04f      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d70:	d04b      	beq.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d72:	f7fb f83b 	bl	8001dec <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	69ba      	ldr	r2, [r7, #24]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d302      	bcc.n	8006d88 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d82:	69bb      	ldr	r3, [r7, #24]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d88:	2303      	movs	r3, #3
 8006d8a:	e04e      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0304 	and.w	r3, r3, #4
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d037      	beq.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	2b80      	cmp	r3, #128	@ 0x80
 8006d9e:	d034      	beq.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	2b40      	cmp	r3, #64	@ 0x40
 8006da4:	d031      	beq.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	69db      	ldr	r3, [r3, #28]
 8006dac:	f003 0308 	and.w	r3, r3, #8
 8006db0:	2b08      	cmp	r3, #8
 8006db2:	d110      	bne.n	8006dd6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2208      	movs	r2, #8
 8006dba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f000 f8ff 	bl	8006fc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2208      	movs	r2, #8
 8006dc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e029      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69db      	ldr	r3, [r3, #28]
 8006ddc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006de0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006de4:	d111      	bne.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006dee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006df0:	68f8      	ldr	r0, [r7, #12]
 8006df2:	f000 f8e5 	bl	8006fc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2220      	movs	r2, #32
 8006dfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006e06:	2303      	movs	r3, #3
 8006e08:	e00f      	b.n	8006e2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	69da      	ldr	r2, [r3, #28]
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	4013      	ands	r3, r2
 8006e14:	68ba      	ldr	r2, [r7, #8]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	bf0c      	ite	eq
 8006e1a:	2301      	moveq	r3, #1
 8006e1c:	2300      	movne	r3, #0
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	461a      	mov	r2, r3
 8006e22:	79fb      	ldrb	r3, [r7, #7]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d0a0      	beq.n	8006d6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e28:	2300      	movs	r3, #0
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b097      	sub	sp, #92	@ 0x5c
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	4613      	mov	r3, r2
 8006e40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	68ba      	ldr	r2, [r7, #8]
 8006e46:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	88fa      	ldrh	r2, [r7, #6]
 8006e4c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	88fa      	ldrh	r2, [r7, #6]
 8006e54:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e66:	d10e      	bne.n	8006e86 <UART_Start_Receive_IT+0x52>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d105      	bne.n	8006e7c <UART_Start_Receive_IT+0x48>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006e76:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e7a:	e02d      	b.n	8006ed8 <UART_Start_Receive_IT+0xa4>
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	22ff      	movs	r2, #255	@ 0xff
 8006e80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e84:	e028      	b.n	8006ed8 <UART_Start_Receive_IT+0xa4>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10d      	bne.n	8006eaa <UART_Start_Receive_IT+0x76>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d104      	bne.n	8006ea0 <UART_Start_Receive_IT+0x6c>
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	22ff      	movs	r2, #255	@ 0xff
 8006e9a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e9e:	e01b      	b.n	8006ed8 <UART_Start_Receive_IT+0xa4>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	227f      	movs	r2, #127	@ 0x7f
 8006ea4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006ea8:	e016      	b.n	8006ed8 <UART_Start_Receive_IT+0xa4>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eb2:	d10d      	bne.n	8006ed0 <UART_Start_Receive_IT+0x9c>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d104      	bne.n	8006ec6 <UART_Start_Receive_IT+0x92>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	227f      	movs	r2, #127	@ 0x7f
 8006ec0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006ec4:	e008      	b.n	8006ed8 <UART_Start_Receive_IT+0xa4>
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	223f      	movs	r2, #63	@ 0x3f
 8006eca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006ece:	e003      	b.n	8006ed8 <UART_Start_Receive_IT+0xa4>
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2222      	movs	r2, #34	@ 0x22
 8006ee4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3308      	adds	r3, #8
 8006eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ef2:	e853 3f00 	ldrex	r3, [r3]
 8006ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efa:	f043 0301 	orr.w	r3, r3, #1
 8006efe:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	3308      	adds	r3, #8
 8006f06:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006f08:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006f0a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f0c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006f0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f10:	e841 2300 	strex	r3, r2, [r1]
 8006f14:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006f16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1e5      	bne.n	8006ee8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f24:	d107      	bne.n	8006f36 <UART_Start_Receive_IT+0x102>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d103      	bne.n	8006f36 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	4a21      	ldr	r2, [pc, #132]	@ (8006fb8 <UART_Start_Receive_IT+0x184>)
 8006f32:	669a      	str	r2, [r3, #104]	@ 0x68
 8006f34:	e002      	b.n	8006f3c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	4a20      	ldr	r2, [pc, #128]	@ (8006fbc <UART_Start_Receive_IT+0x188>)
 8006f3a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d019      	beq.n	8006f78 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4c:	e853 3f00 	ldrex	r3, [r3]
 8006f50:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f54:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006f58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	461a      	mov	r2, r3
 8006f60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f64:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006f68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f6a:	e841 2300 	strex	r3, r2, [r1]
 8006f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d1e6      	bne.n	8006f44 <UART_Start_Receive_IT+0x110>
 8006f76:	e018      	b.n	8006faa <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	613b      	str	r3, [r7, #16]
   return(result);
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	f043 0320 	orr.w	r3, r3, #32
 8006f8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	461a      	mov	r2, r3
 8006f94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f96:	623b      	str	r3, [r7, #32]
 8006f98:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	69f9      	ldr	r1, [r7, #28]
 8006f9c:	6a3a      	ldr	r2, [r7, #32]
 8006f9e:	e841 2300 	strex	r3, r2, [r1]
 8006fa2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1e6      	bne.n	8006f78 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006faa:	2300      	movs	r3, #0
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	375c      	adds	r7, #92	@ 0x5c
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr
 8006fb8:	080072b1 	.word	0x080072b1
 8006fbc:	08007109 	.word	0x08007109

08006fc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b095      	sub	sp, #84	@ 0x54
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fd0:	e853 3f00 	ldrex	r3, [r3]
 8006fd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fe6:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fe8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fee:	e841 2300 	strex	r3, r2, [r1]
 8006ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1e6      	bne.n	8006fc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3308      	adds	r3, #8
 8007000:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007002:	6a3b      	ldr	r3, [r7, #32]
 8007004:	e853 3f00 	ldrex	r3, [r3]
 8007008:	61fb      	str	r3, [r7, #28]
   return(result);
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	f023 0301 	bic.w	r3, r3, #1
 8007010:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	3308      	adds	r3, #8
 8007018:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800701a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800701c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007022:	e841 2300 	strex	r3, r2, [r1]
 8007026:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1e5      	bne.n	8006ffa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007032:	2b01      	cmp	r3, #1
 8007034:	d118      	bne.n	8007068 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	e853 3f00 	ldrex	r3, [r3]
 8007042:	60bb      	str	r3, [r7, #8]
   return(result);
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f023 0310 	bic.w	r3, r3, #16
 800704a:	647b      	str	r3, [r7, #68]	@ 0x44
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	461a      	mov	r2, r3
 8007052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007054:	61bb      	str	r3, [r7, #24]
 8007056:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007058:	6979      	ldr	r1, [r7, #20]
 800705a:	69ba      	ldr	r2, [r7, #24]
 800705c:	e841 2300 	strex	r3, r2, [r1]
 8007060:	613b      	str	r3, [r7, #16]
   return(result);
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1e6      	bne.n	8007036 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2220      	movs	r2, #32
 800706c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800707c:	bf00      	nop
 800707e:	3754      	adds	r7, #84	@ 0x54
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr

08007088 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007094:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070a6:	68f8      	ldr	r0, [r7, #12]
 80070a8:	f7f9 f960 	bl	800036c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070ac:	bf00      	nop
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b088      	sub	sp, #32
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	e853 3f00 	ldrex	r3, [r3]
 80070c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070d0:	61fb      	str	r3, [r7, #28]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	461a      	mov	r2, r3
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	61bb      	str	r3, [r7, #24]
 80070dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070de:	6979      	ldr	r1, [r7, #20]
 80070e0:	69ba      	ldr	r2, [r7, #24]
 80070e2:	e841 2300 	strex	r3, r2, [r1]
 80070e6:	613b      	str	r3, [r7, #16]
   return(result);
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1e6      	bne.n	80070bc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2220      	movs	r2, #32
 80070f2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f7ff fb96 	bl	800682c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007100:	bf00      	nop
 8007102:	3720      	adds	r7, #32
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b09c      	sub	sp, #112	@ 0x70
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007116:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007120:	2b22      	cmp	r3, #34	@ 0x22
 8007122:	f040 80b9 	bne.w	8007298 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800712c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007130:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007134:	b2d9      	uxtb	r1, r3
 8007136:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800713a:	b2da      	uxtb	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007140:	400a      	ands	r2, r1
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800714a:	1c5a      	adds	r2, r3, #1
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007156:	b29b      	uxth	r3, r3
 8007158:	3b01      	subs	r3, #1
 800715a:	b29a      	uxth	r2, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007168:	b29b      	uxth	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	f040 809c 	bne.w	80072a8 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007176:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007178:	e853 3f00 	ldrex	r3, [r3]
 800717c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800717e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007180:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007184:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	461a      	mov	r2, r3
 800718c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800718e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007190:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007192:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007194:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007196:	e841 2300 	strex	r3, r2, [r1]
 800719a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800719c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d1e6      	bne.n	8007170 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	3308      	adds	r3, #8
 80071a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ac:	e853 3f00 	ldrex	r3, [r3]
 80071b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071b4:	f023 0301 	bic.w	r3, r3, #1
 80071b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	3308      	adds	r3, #8
 80071c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80071c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80071c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071ca:	e841 2300 	strex	r3, r2, [r1]
 80071ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1e5      	bne.n	80071a2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2220      	movs	r2, #32
 80071da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d018      	beq.n	800722a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007200:	e853 3f00 	ldrex	r3, [r3]
 8007204:	623b      	str	r3, [r7, #32]
   return(result);
 8007206:	6a3b      	ldr	r3, [r7, #32]
 8007208:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800720c:	663b      	str	r3, [r7, #96]	@ 0x60
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	461a      	mov	r2, r3
 8007214:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007216:	633b      	str	r3, [r7, #48]	@ 0x30
 8007218:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800721c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800721e:	e841 2300 	strex	r3, r2, [r1]
 8007222:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1e6      	bne.n	80071f8 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800722e:	2b01      	cmp	r3, #1
 8007230:	d12e      	bne.n	8007290 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	e853 3f00 	ldrex	r3, [r3]
 8007244:	60fb      	str	r3, [r7, #12]
   return(result);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f023 0310 	bic.w	r3, r3, #16
 800724c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	461a      	mov	r2, r3
 8007254:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007256:	61fb      	str	r3, [r7, #28]
 8007258:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725a:	69b9      	ldr	r1, [r7, #24]
 800725c:	69fa      	ldr	r2, [r7, #28]
 800725e:	e841 2300 	strex	r3, r2, [r1]
 8007262:	617b      	str	r3, [r7, #20]
   return(result);
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1e6      	bne.n	8007238 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	69db      	ldr	r3, [r3, #28]
 8007270:	f003 0310 	and.w	r3, r3, #16
 8007274:	2b10      	cmp	r3, #16
 8007276:	d103      	bne.n	8007280 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2210      	movs	r2, #16
 800727e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007286:	4619      	mov	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f7ff fad9 	bl	8006840 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800728e:	e00b      	b.n	80072a8 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f7f8 ffbf 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 8007296:	e007      	b.n	80072a8 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	699a      	ldr	r2, [r3, #24]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f042 0208 	orr.w	r2, r2, #8
 80072a6:	619a      	str	r2, [r3, #24]
}
 80072a8:	bf00      	nop
 80072aa:	3770      	adds	r7, #112	@ 0x70
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b09c      	sub	sp, #112	@ 0x70
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80072be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072c8:	2b22      	cmp	r3, #34	@ 0x22
 80072ca:	f040 80b9 	bne.w	8007440 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80072d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80072de:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80072e2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80072e6:	4013      	ands	r3, r2
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072f2:	1c9a      	adds	r2, r3, #2
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80072fe:	b29b      	uxth	r3, r3
 8007300:	3b01      	subs	r3, #1
 8007302:	b29a      	uxth	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007310:	b29b      	uxth	r3, r3
 8007312:	2b00      	cmp	r3, #0
 8007314:	f040 809c 	bne.w	8007450 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007328:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800732c:	667b      	str	r3, [r7, #100]	@ 0x64
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	461a      	mov	r2, r3
 8007334:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007336:	657b      	str	r3, [r7, #84]	@ 0x54
 8007338:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800733c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e6      	bne.n	8007318 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	3308      	adds	r3, #8
 8007350:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007354:	e853 3f00 	ldrex	r3, [r3]
 8007358:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	f023 0301 	bic.w	r3, r3, #1
 8007360:	663b      	str	r3, [r7, #96]	@ 0x60
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	3308      	adds	r3, #8
 8007368:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800736a:	643a      	str	r2, [r7, #64]	@ 0x40
 800736c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007370:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007372:	e841 2300 	strex	r3, r2, [r1]
 8007376:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1e5      	bne.n	800734a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2220      	movs	r2, #32
 8007382:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800739c:	2b00      	cmp	r3, #0
 800739e:	d018      	beq.n	80073d2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80073b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	461a      	mov	r2, r3
 80073bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073c0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073c6:	e841 2300 	strex	r3, r2, [r1]
 80073ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1e6      	bne.n	80073a0 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d12e      	bne.n	8007438 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	e853 3f00 	ldrex	r3, [r3]
 80073ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	f023 0310 	bic.w	r3, r3, #16
 80073f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	461a      	mov	r2, r3
 80073fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073fe:	61bb      	str	r3, [r7, #24]
 8007400:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007402:	6979      	ldr	r1, [r7, #20]
 8007404:	69ba      	ldr	r2, [r7, #24]
 8007406:	e841 2300 	strex	r3, r2, [r1]
 800740a:	613b      	str	r3, [r7, #16]
   return(result);
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1e6      	bne.n	80073e0 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69db      	ldr	r3, [r3, #28]
 8007418:	f003 0310 	and.w	r3, r3, #16
 800741c:	2b10      	cmp	r3, #16
 800741e:	d103      	bne.n	8007428 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2210      	movs	r2, #16
 8007426:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800742e:	4619      	mov	r1, r3
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f7ff fa05 	bl	8006840 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007436:	e00b      	b.n	8007450 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f7f8 feeb 	bl	8000214 <HAL_UART_RxCpltCallback>
}
 800743e:	e007      	b.n	8007450 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	699a      	ldr	r2, [r3, #24]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0208 	orr.w	r2, r2, #8
 800744e:	619a      	str	r2, [r3, #24]
}
 8007450:	bf00      	nop
 8007452:	3770      	adds	r7, #112	@ 0x70
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <memset>:
 800746c:	4402      	add	r2, r0
 800746e:	4603      	mov	r3, r0
 8007470:	4293      	cmp	r3, r2
 8007472:	d100      	bne.n	8007476 <memset+0xa>
 8007474:	4770      	bx	lr
 8007476:	f803 1b01 	strb.w	r1, [r3], #1
 800747a:	e7f9      	b.n	8007470 <memset+0x4>

0800747c <__errno>:
 800747c:	4b01      	ldr	r3, [pc, #4]	@ (8007484 <__errno+0x8>)
 800747e:	6818      	ldr	r0, [r3, #0]
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	2000001c 	.word	0x2000001c

08007488 <__libc_init_array>:
 8007488:	b570      	push	{r4, r5, r6, lr}
 800748a:	4d0d      	ldr	r5, [pc, #52]	@ (80074c0 <__libc_init_array+0x38>)
 800748c:	4c0d      	ldr	r4, [pc, #52]	@ (80074c4 <__libc_init_array+0x3c>)
 800748e:	1b64      	subs	r4, r4, r5
 8007490:	10a4      	asrs	r4, r4, #2
 8007492:	2600      	movs	r6, #0
 8007494:	42a6      	cmp	r6, r4
 8007496:	d109      	bne.n	80074ac <__libc_init_array+0x24>
 8007498:	4d0b      	ldr	r5, [pc, #44]	@ (80074c8 <__libc_init_array+0x40>)
 800749a:	4c0c      	ldr	r4, [pc, #48]	@ (80074cc <__libc_init_array+0x44>)
 800749c:	f000 f9b8 	bl	8007810 <_init>
 80074a0:	1b64      	subs	r4, r4, r5
 80074a2:	10a4      	asrs	r4, r4, #2
 80074a4:	2600      	movs	r6, #0
 80074a6:	42a6      	cmp	r6, r4
 80074a8:	d105      	bne.n	80074b6 <__libc_init_array+0x2e>
 80074aa:	bd70      	pop	{r4, r5, r6, pc}
 80074ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80074b0:	4798      	blx	r3
 80074b2:	3601      	adds	r6, #1
 80074b4:	e7ee      	b.n	8007494 <__libc_init_array+0xc>
 80074b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074ba:	4798      	blx	r3
 80074bc:	3601      	adds	r6, #1
 80074be:	e7f2      	b.n	80074a6 <__libc_init_array+0x1e>
 80074c0:	08007898 	.word	0x08007898
 80074c4:	08007898 	.word	0x08007898
 80074c8:	08007898 	.word	0x08007898
 80074cc:	0800789c 	.word	0x0800789c

080074d0 <atan2f>:
 80074d0:	f000 b822 	b.w	8007518 <__ieee754_atan2f>

080074d4 <sqrtf>:
 80074d4:	b508      	push	{r3, lr}
 80074d6:	ed2d 8b02 	vpush	{d8}
 80074da:	eeb0 8a40 	vmov.f32	s16, s0
 80074de:	f000 f817 	bl	8007510 <__ieee754_sqrtf>
 80074e2:	eeb4 8a48 	vcmp.f32	s16, s16
 80074e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074ea:	d60c      	bvs.n	8007506 <sqrtf+0x32>
 80074ec:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800750c <sqrtf+0x38>
 80074f0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80074f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074f8:	d505      	bpl.n	8007506 <sqrtf+0x32>
 80074fa:	f7ff ffbf 	bl	800747c <__errno>
 80074fe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007502:	2321      	movs	r3, #33	@ 0x21
 8007504:	6003      	str	r3, [r0, #0]
 8007506:	ecbd 8b02 	vpop	{d8}
 800750a:	bd08      	pop	{r3, pc}
 800750c:	00000000 	.word	0x00000000

08007510 <__ieee754_sqrtf>:
 8007510:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007514:	4770      	bx	lr
	...

08007518 <__ieee754_atan2f>:
 8007518:	ee10 2a90 	vmov	r2, s1
 800751c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8007520:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007524:	b510      	push	{r4, lr}
 8007526:	eef0 7a40 	vmov.f32	s15, s0
 800752a:	d806      	bhi.n	800753a <__ieee754_atan2f+0x22>
 800752c:	ee10 0a10 	vmov	r0, s0
 8007530:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8007534:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007538:	d904      	bls.n	8007544 <__ieee754_atan2f+0x2c>
 800753a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800753e:	eeb0 0a67 	vmov.f32	s0, s15
 8007542:	bd10      	pop	{r4, pc}
 8007544:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8007548:	d103      	bne.n	8007552 <__ieee754_atan2f+0x3a>
 800754a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800754e:	f000 b883 	b.w	8007658 <atanf>
 8007552:	1794      	asrs	r4, r2, #30
 8007554:	f004 0402 	and.w	r4, r4, #2
 8007558:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800755c:	b943      	cbnz	r3, 8007570 <__ieee754_atan2f+0x58>
 800755e:	2c02      	cmp	r4, #2
 8007560:	d05e      	beq.n	8007620 <__ieee754_atan2f+0x108>
 8007562:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8007634 <__ieee754_atan2f+0x11c>
 8007566:	2c03      	cmp	r4, #3
 8007568:	bf08      	it	eq
 800756a:	eef0 7a47 	vmoveq.f32	s15, s14
 800756e:	e7e6      	b.n	800753e <__ieee754_atan2f+0x26>
 8007570:	b941      	cbnz	r1, 8007584 <__ieee754_atan2f+0x6c>
 8007572:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8007638 <__ieee754_atan2f+0x120>
 8007576:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800763c <__ieee754_atan2f+0x124>
 800757a:	2800      	cmp	r0, #0
 800757c:	bfa8      	it	ge
 800757e:	eef0 7a47 	vmovge.f32	s15, s14
 8007582:	e7dc      	b.n	800753e <__ieee754_atan2f+0x26>
 8007584:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8007588:	d110      	bne.n	80075ac <__ieee754_atan2f+0x94>
 800758a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800758e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007592:	d107      	bne.n	80075a4 <__ieee754_atan2f+0x8c>
 8007594:	2c02      	cmp	r4, #2
 8007596:	d846      	bhi.n	8007626 <__ieee754_atan2f+0x10e>
 8007598:	4b29      	ldr	r3, [pc, #164]	@ (8007640 <__ieee754_atan2f+0x128>)
 800759a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800759e:	edd3 7a00 	vldr	s15, [r3]
 80075a2:	e7cc      	b.n	800753e <__ieee754_atan2f+0x26>
 80075a4:	2c02      	cmp	r4, #2
 80075a6:	d841      	bhi.n	800762c <__ieee754_atan2f+0x114>
 80075a8:	4b26      	ldr	r3, [pc, #152]	@ (8007644 <__ieee754_atan2f+0x12c>)
 80075aa:	e7f6      	b.n	800759a <__ieee754_atan2f+0x82>
 80075ac:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80075b0:	d0df      	beq.n	8007572 <__ieee754_atan2f+0x5a>
 80075b2:	1a5b      	subs	r3, r3, r1
 80075b4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80075b8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80075bc:	da1a      	bge.n	80075f4 <__ieee754_atan2f+0xdc>
 80075be:	2a00      	cmp	r2, #0
 80075c0:	da01      	bge.n	80075c6 <__ieee754_atan2f+0xae>
 80075c2:	313c      	adds	r1, #60	@ 0x3c
 80075c4:	db19      	blt.n	80075fa <__ieee754_atan2f+0xe2>
 80075c6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80075ca:	f000 f919 	bl	8007800 <fabsf>
 80075ce:	f000 f843 	bl	8007658 <atanf>
 80075d2:	eef0 7a40 	vmov.f32	s15, s0
 80075d6:	2c01      	cmp	r4, #1
 80075d8:	d012      	beq.n	8007600 <__ieee754_atan2f+0xe8>
 80075da:	2c02      	cmp	r4, #2
 80075dc:	d017      	beq.n	800760e <__ieee754_atan2f+0xf6>
 80075de:	2c00      	cmp	r4, #0
 80075e0:	d0ad      	beq.n	800753e <__ieee754_atan2f+0x26>
 80075e2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8007648 <__ieee754_atan2f+0x130>
 80075e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80075ea:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800764c <__ieee754_atan2f+0x134>
 80075ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80075f2:	e7a4      	b.n	800753e <__ieee754_atan2f+0x26>
 80075f4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800763c <__ieee754_atan2f+0x124>
 80075f8:	e7ed      	b.n	80075d6 <__ieee754_atan2f+0xbe>
 80075fa:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8007650 <__ieee754_atan2f+0x138>
 80075fe:	e7ea      	b.n	80075d6 <__ieee754_atan2f+0xbe>
 8007600:	ee17 3a90 	vmov	r3, s15
 8007604:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007608:	ee07 3a90 	vmov	s15, r3
 800760c:	e797      	b.n	800753e <__ieee754_atan2f+0x26>
 800760e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8007648 <__ieee754_atan2f+0x130>
 8007612:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007616:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800764c <__ieee754_atan2f+0x134>
 800761a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800761e:	e78e      	b.n	800753e <__ieee754_atan2f+0x26>
 8007620:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800764c <__ieee754_atan2f+0x134>
 8007624:	e78b      	b.n	800753e <__ieee754_atan2f+0x26>
 8007626:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8007654 <__ieee754_atan2f+0x13c>
 800762a:	e788      	b.n	800753e <__ieee754_atan2f+0x26>
 800762c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8007650 <__ieee754_atan2f+0x138>
 8007630:	e785      	b.n	800753e <__ieee754_atan2f+0x26>
 8007632:	bf00      	nop
 8007634:	c0490fdb 	.word	0xc0490fdb
 8007638:	bfc90fdb 	.word	0xbfc90fdb
 800763c:	3fc90fdb 	.word	0x3fc90fdb
 8007640:	0800786c 	.word	0x0800786c
 8007644:	08007860 	.word	0x08007860
 8007648:	33bbbd2e 	.word	0x33bbbd2e
 800764c:	40490fdb 	.word	0x40490fdb
 8007650:	00000000 	.word	0x00000000
 8007654:	3f490fdb 	.word	0x3f490fdb

08007658 <atanf>:
 8007658:	b538      	push	{r3, r4, r5, lr}
 800765a:	ee10 5a10 	vmov	r5, s0
 800765e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8007662:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8007666:	eef0 7a40 	vmov.f32	s15, s0
 800766a:	d310      	bcc.n	800768e <atanf+0x36>
 800766c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8007670:	d904      	bls.n	800767c <atanf+0x24>
 8007672:	ee70 7a00 	vadd.f32	s15, s0, s0
 8007676:	eeb0 0a67 	vmov.f32	s0, s15
 800767a:	bd38      	pop	{r3, r4, r5, pc}
 800767c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80077b4 <atanf+0x15c>
 8007680:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80077b8 <atanf+0x160>
 8007684:	2d00      	cmp	r5, #0
 8007686:	bfc8      	it	gt
 8007688:	eef0 7a47 	vmovgt.f32	s15, s14
 800768c:	e7f3      	b.n	8007676 <atanf+0x1e>
 800768e:	4b4b      	ldr	r3, [pc, #300]	@ (80077bc <atanf+0x164>)
 8007690:	429c      	cmp	r4, r3
 8007692:	d810      	bhi.n	80076b6 <atanf+0x5e>
 8007694:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8007698:	d20a      	bcs.n	80076b0 <atanf+0x58>
 800769a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80077c0 <atanf+0x168>
 800769e:	ee30 7a07 	vadd.f32	s14, s0, s14
 80076a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076a6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80076aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076ae:	dce2      	bgt.n	8007676 <atanf+0x1e>
 80076b0:	f04f 33ff 	mov.w	r3, #4294967295
 80076b4:	e013      	b.n	80076de <atanf+0x86>
 80076b6:	f000 f8a3 	bl	8007800 <fabsf>
 80076ba:	4b42      	ldr	r3, [pc, #264]	@ (80077c4 <atanf+0x16c>)
 80076bc:	429c      	cmp	r4, r3
 80076be:	d84f      	bhi.n	8007760 <atanf+0x108>
 80076c0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80076c4:	429c      	cmp	r4, r3
 80076c6:	d841      	bhi.n	800774c <atanf+0xf4>
 80076c8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80076cc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80076d0:	eea0 7a27 	vfma.f32	s14, s0, s15
 80076d4:	2300      	movs	r3, #0
 80076d6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80076da:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80076de:	1c5a      	adds	r2, r3, #1
 80076e0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80076e4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80077c8 <atanf+0x170>
 80076e8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80077cc <atanf+0x174>
 80076ec:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80077d0 <atanf+0x178>
 80076f0:	ee66 6a06 	vmul.f32	s13, s12, s12
 80076f4:	eee6 5a87 	vfma.f32	s11, s13, s14
 80076f8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80077d4 <atanf+0x17c>
 80076fc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007700:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80077d8 <atanf+0x180>
 8007704:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007708:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80077dc <atanf+0x184>
 800770c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007710:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80077e0 <atanf+0x188>
 8007714:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007718:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80077e4 <atanf+0x18c>
 800771c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8007720:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80077e8 <atanf+0x190>
 8007724:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007728:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 80077ec <atanf+0x194>
 800772c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8007730:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80077f0 <atanf+0x198>
 8007734:	eea5 7a26 	vfma.f32	s14, s10, s13
 8007738:	ee27 7a26 	vmul.f32	s14, s14, s13
 800773c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8007740:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007744:	d121      	bne.n	800778a <atanf+0x132>
 8007746:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800774a:	e794      	b.n	8007676 <atanf+0x1e>
 800774c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007750:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007754:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007758:	2301      	movs	r3, #1
 800775a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800775e:	e7be      	b.n	80076de <atanf+0x86>
 8007760:	4b24      	ldr	r3, [pc, #144]	@ (80077f4 <atanf+0x19c>)
 8007762:	429c      	cmp	r4, r3
 8007764:	d80b      	bhi.n	800777e <atanf+0x126>
 8007766:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800776a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800776e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007772:	2302      	movs	r3, #2
 8007774:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007778:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800777c:	e7af      	b.n	80076de <atanf+0x86>
 800777e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8007782:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007786:	2303      	movs	r3, #3
 8007788:	e7a9      	b.n	80076de <atanf+0x86>
 800778a:	4a1b      	ldr	r2, [pc, #108]	@ (80077f8 <atanf+0x1a0>)
 800778c:	491b      	ldr	r1, [pc, #108]	@ (80077fc <atanf+0x1a4>)
 800778e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007792:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007796:	edd3 6a00 	vldr	s13, [r3]
 800779a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800779e:	2d00      	cmp	r5, #0
 80077a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80077a4:	edd2 7a00 	vldr	s15, [r2]
 80077a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80077ac:	bfb8      	it	lt
 80077ae:	eef1 7a67 	vneglt.f32	s15, s15
 80077b2:	e760      	b.n	8007676 <atanf+0x1e>
 80077b4:	bfc90fdb 	.word	0xbfc90fdb
 80077b8:	3fc90fdb 	.word	0x3fc90fdb
 80077bc:	3edfffff 	.word	0x3edfffff
 80077c0:	7149f2ca 	.word	0x7149f2ca
 80077c4:	3f97ffff 	.word	0x3f97ffff
 80077c8:	3c8569d7 	.word	0x3c8569d7
 80077cc:	3d4bda59 	.word	0x3d4bda59
 80077d0:	bd6ef16b 	.word	0xbd6ef16b
 80077d4:	3d886b35 	.word	0x3d886b35
 80077d8:	3dba2e6e 	.word	0x3dba2e6e
 80077dc:	3e124925 	.word	0x3e124925
 80077e0:	3eaaaaab 	.word	0x3eaaaaab
 80077e4:	bd15a221 	.word	0xbd15a221
 80077e8:	bd9d8795 	.word	0xbd9d8795
 80077ec:	bde38e38 	.word	0xbde38e38
 80077f0:	be4ccccd 	.word	0xbe4ccccd
 80077f4:	401bffff 	.word	0x401bffff
 80077f8:	08007888 	.word	0x08007888
 80077fc:	08007878 	.word	0x08007878

08007800 <fabsf>:
 8007800:	ee10 3a10 	vmov	r3, s0
 8007804:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007808:	ee00 3a10 	vmov	s0, r3
 800780c:	4770      	bx	lr
	...

08007810 <_init>:
 8007810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007812:	bf00      	nop
 8007814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007816:	bc08      	pop	{r3}
 8007818:	469e      	mov	lr, r3
 800781a:	4770      	bx	lr

0800781c <_fini>:
 800781c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781e:	bf00      	nop
 8007820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007822:	bc08      	pop	{r3}
 8007824:	469e      	mov	lr, r3
 8007826:	4770      	bx	lr
