// Seed: 3322837072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 'b0 -  -1 : -1] id_5;
  ;
  wire id_6;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    output tri0 id_8,
    output tri1 id_9,
    input wand id_10
);
  id_12 :
  assert property (@(negedge id_6#(.id_1(-1))) id_1)
  else $clog2(21);
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
