
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bd, g++ 15.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)

-- Running command `read_verilog syn/riscv_cpu_flat.v; 	          hierarchy -check -top top; 	          proc; opt; fsm; opt; memory; opt; 	          synth -top top; 	          write_verilog syn/riscv_cpu_synth.v; 	          stat' --

1. Executing Verilog-2005 frontend: syn/riscv_cpu_flat.v
Parsing Verilog input from `syn/riscv_cpu_flat.v' to AST representation.
Generating RTLIL representation for module `\fifo'.
Warning: Replacing memory \mem with list of registers. See syn/riscv_cpu_flat.v:44
Generating RTLIL representation for module `\pc_gen'.
Generating RTLIL representation for module `\instr_mem'.
Generating RTLIL representation for module `\ifq'.
Generating RTLIL representation for module `\decoder'.
Generating RTLIL representation for module `\rat'.
Generating RTLIL representation for module `\reg_file'.
Generating RTLIL representation for module `\dispatch'.
Generating RTLIL representation for module `\reservation_station'.
Generating RTLIL representation for module `\issue_queue'.
Generating RTLIL representation for module `\alu'.
Generating RTLIL representation for module `\branch_unit'.
Generating RTLIL representation for module `\lsu'.
Generating RTLIL representation for module `\cdb'.
Generating RTLIL representation for module `\reorder_buffer'.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \cdb
Used module:     \branch_unit
Used module:     \alu
Used module:     \dispatch
Used module:     \reservation_station
Used module:     \reorder_buffer
Used module:     \reg_file
Used module:     \rat
Used module:     \decoder
Used module:     \ifq
Used module:         \fifo
Used module:     \instr_mem
Used module:     \pc_gen
Parameter \DEPTH = 8
Parameter \WIDTH = 64

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \DEPTH = 8
Parameter \WIDTH = 64
Generating RTLIL representation for module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Warning: Replacing memory \mem with list of registers. See syn/riscv_cpu_flat.v:44

2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \cdb
Used module:     \branch_unit
Used module:     \alu
Used module:     \dispatch
Used module:     \reservation_station
Used module:     \reorder_buffer
Used module:     \reg_file
Used module:     \rat
Used module:     \decoder
Used module:     \ifq
Used module:         $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo
Used module:     \instr_mem
Used module:     \pc_gen

2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \cdb
Used module:     \branch_unit
Used module:     \alu
Used module:     \dispatch
Used module:     \reservation_station
Used module:     \reorder_buffer
Used module:     \reg_file
Used module:     \rat
Used module:     \decoder
Used module:     \ifq
Used module:         $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo
Used module:     \instr_mem
Used module:     \pc_gen
Removing unused module `\lsu'.
Removing unused module `\issue_queue'.
Removing unused module `\fifo'.
Removed 3 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\cdb.$proc$syn/riscv_cpu_flat.v:675$1640'.
Found and cleaned up 1 empty switch in `\branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
Found and cleaned up 1 empty switch in `\alu.$proc$syn/riscv_cpu_flat.v:543$1605'.
Found and cleaned up 1 empty switch in `\top.$proc$syn/riscv_cpu_flat.v:839$1930'.
Found and cleaned up 1 empty switch in `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
Found and cleaned up 1 empty switch in `\decoder.$proc$syn/riscv_cpu_flat.v:193$499'.
Found and cleaned up 1 empty switch in `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:747$1716'.
Cleaned up 7 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:675$1640 in module cdb.
Removed 1 dead cases from process $proc$syn/riscv_cpu_flat.v:0$2121 in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Marked 1 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:0$2121 in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Removed 3 dead cases from process $proc$syn/riscv_cpu_flat.v:31$2040 in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Marked 13 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:31$2040 in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Marked 2 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:589$1620 in module branch_unit.
Marked 1 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:543$1605 in module alu.
Marked 1 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:1244$2014 in module top.
Marked 2 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:1229$2010 in module top.
Marked 1 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:1198$2005 in module top.
Marked 2 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:1155$1991 in module top.
Marked 4 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:1114$1980 in module top.
Marked 6 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:1066$1969 in module top.
Marked 1 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:976$1953 in module top.
Marked 1 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:862$1936 in module top.
Marked 4 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:839$1930 in module top.
Marked 28 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:469$1106 in module reservation_station.
Marked 17 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:427$1009 in module reservation_station.
Marked 2 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:299$806 in module reg_file.
Marked 35 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:254$548 in module rat.
Marked 1 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:193$499 in module decoder.
Marked 3 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:100$104 in module pc_gen.
Marked 4 switch rules as full_case in process $proc$syn/riscv_cpu_flat.v:754$1723 in module reorder_buffer.
Removed a total of 4 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 486 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~138 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cdb.$proc$syn/riscv_cpu_flat.v:0$1641'.
Creating decoders for process `\cdb.$proc$syn/riscv_cpu_flat.v:675$1640'.
     1/9: $3\cdb_value[31:0]
     2/9: $3\cdb_tag[4:0]
     3/9: $3\cdb_valid[0:0]
     4/9: $2\cdb_value[31:0]
     5/9: $2\cdb_tag[4:0]
     6/9: $2\cdb_valid[0:0]
     7/9: $1\cdb_value[31:0]
     8/9: $1\cdb_tag[4:0]
     9/9: $1\cdb_valid[0:0]
Creating decoders for process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:0$2121'.
     1/1: $1$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:30$2030_DATA[63:0]$2123
Creating decoders for process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
     1/58: $6$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_DATA[63:0]$2117
     2/58: $5$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_DATA[63:0]$2116
     3/58: $5$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_ADDR[2:0]$2115
     4/58: $4$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_ADDR[2:0]$2107
     5/58: $4$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_DATA[63:0]$2108
     6/58: $4$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_DATA[63:0]$2110
     7/58: $4$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_ADDR[2:0]$2109
     8/58: $4$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_DATA[63:0]$2103
     9/58: $3$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_DATA[63:0]$2096
    10/58: $3$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_ADDR[2:0]$2095
    11/58: $3$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:60$2033_ADDR[2:0]$2093
    12/58: $3$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:60$2033_DATA[63:0]$2094
    13/58: $3$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_DATA[63:0]$2100
    14/58: $3$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_ADDR[2:0]$2099
    15/58: $3$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_DATA[63:0]$2098
    16/58: $3$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_ADDR[2:0]$2097
    17/58: $4$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_DATA[63:0]$2086
    18/58: $3$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_DATA[63:0]$2085
    19/58: $3$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_ADDR[2:0]$2084
    20/58: $3$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:44$2031_ADDR[2:0]$2078
    21/58: $3$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:44$2031_DATA[63:0]$2079
    22/58: $2$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:44$2031_DATA[63:0]$2066
    23/58: $2$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:44$2031_ADDR[2:0]$2065
    24/58: $2$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_DATA[63:0]$2076
    25/58: $2$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_ADDR[2:0]$2075
    26/58: $2$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_DATA[63:0]$2074
    27/58: $2$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_ADDR[2:0]$2073
    28/58: $2$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_DATA[63:0]$2072
    29/58: $2$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_ADDR[2:0]$2071
    30/58: $2$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:60$2033_DATA[63:0]$2070
    31/58: $2$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:60$2033_ADDR[2:0]$2069
    32/58: $2$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_DATA[63:0]$2068
    33/58: $2$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_ADDR[2:0]$2067
    34/58: $1$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_DATA[63:0]$2064
    35/58: $1$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_ADDR[2:0]$2063
    36/58: $1$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_DATA[63:0]$2062
    37/58: $1$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_ADDR[2:0]$2061
    38/58: $1$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_DATA[63:0]$2060
    39/58: $1$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_ADDR[2:0]$2059
    40/58: $1$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:60$2033_DATA[63:0]$2058
    41/58: $1$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:60$2033_ADDR[2:0]$2057
    42/58: $1$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_DATA[63:0]$2056
    43/58: $1$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_ADDR[2:0]$2055
    44/58: $1$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:44$2031_DATA[63:0]$2054
    45/58: $1$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:44$2031_ADDR[2:0]$2053
    46/58: $0\error[0:0]
    47/58: $0\mem[7][63:0]
    48/58: $0\mem[6][63:0]
    49/58: $0\mem[5][63:0]
    50/58: $0\mem[4][63:0]
    51/58: $0\mem[3][63:0]
    52/58: $0\mem[2][63:0]
    53/58: $0\mem[1][63:0]
    54/58: $0\mem[0][63:0]
    55/58: $0\rd_data_reg[63:0]
    56/58: $0\count[3:0]
    57/58: $0\wr_ptr[2:0]
    58/58: $0\rd_ptr[2:0]
Creating decoders for process `\branch_unit.$proc$syn/riscv_cpu_flat.v:0$1634'.
Creating decoders for process `\branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
     1/4: $2\condition_met[0:0]
     2/4: $1\target[31:0]
     3/4: $1\taken[0:0]
     4/4: $1\condition_met[0:0]
Creating decoders for process `\alu.$proc$syn/riscv_cpu_flat.v:0$1619'.
Creating decoders for process `\alu.$proc$syn/riscv_cpu_flat.v:543$1605'.
     1/1: $1\result[31:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:0$2029'.
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:1244$2014'.
     1/2: $0\state_reg[31:0]
     2/2: $0\cycle_counter[31:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:1229$2010'.
     1/3: $0\write_data[31:0]
     2/3: $0\write_addr[4:0]
     3/3: $0\reg_write[0:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
     1/6: $0\branch_wb_value[31:0]
     2/6: $0\branch_wb_tag[4:0]
     3/6: $0\branch_wb_valid[0:0]
     4/6: $0\wb_value[31:0]
     5/6: $0\wb_tag[4:0]
     6/6: $0\wb_valid[0:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
     1/8: $0\branch_execute_valid[0:0]
     2/8: $0\branch_rob_tag_execute[4:0]
     3/8: $0\branch_rs2_val_execute[31:0]
     4/8: $0\branch_rs1_val_execute[31:0]
     5/8: $0\branch_imm_execute[31:0]
     6/8: $0\branch_pc_execute[31:0]
     7/8: $0\branch_funct3_execute[2:0]
     8/8: $0\rs_execute_clear_branch[0:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
     1/6: $0\rs_execute_clear_alu[0:0]
     2/6: $0\execute_valid[0:0]
     3/6: $0\rob_tag_execute[4:0]
     4/6: $0\alu_b_execute[31:0]
     5/6: $0\alu_a_execute[31:0]
     6/6: $0\alu_op_execute[3:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
     1/16: $6\issue_alu_op[3:0]
     2/16: $5\issue_alu_op[3:0]
     3/16: $4\issue_alu_op[3:0]
     4/16: $3\issue_alu_op[3:0]
     5/16: $2\issue_alu_op[3:0]
     6/16: $1\issue_alu_op[3:0]
     7/16: $0\issue_valid[0:0]
     8/16: $0\issue_vk[31:0]
     9/16: $0\issue_vj[31:0]
    10/16: $0\issue_rob_tag[4:0]
    11/16: $0\issue_opcode[6:0]
    12/16: $0\issue_funct7[6:0]
    13/16: $0\issue_funct3[2:0]
    14/16: $0\issue_imm[31:0]
    15/16: $0\issue_rd[4:0]
    16/16: $0\issue_instruction[31:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:976$1953'.
     1/1: $0\rob_tail_ptr[4:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:862$1936'.
     1/1: $0\program_started[0:0]
Creating decoders for process `\top.$proc$syn/riscv_cpu_flat.v:839$1930'.
     1/4: $4\alu_op[3:0]
     2/4: $3\alu_op[3:0]
     3/4: $2\alu_op[3:0]
     4/4: $1\alu_op[3:0]
Creating decoders for process `\reservation_station.$proc$syn/riscv_cpu_flat.v:0$1604'.
Creating decoders for process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
     1/314: $2$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_EN[31:0]$1595
     2/314: $2$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1594
     3/314: $2$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_ADDR[2:0]$1593
     4/314: $2$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_EN[4:0]$1592
     5/314: $2$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1591
     6/314: $2$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_ADDR[2:0]$1590
     7/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_EN[4:0]$1589
     8/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1588
     9/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_ADDR[2:0]$1587
    10/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_EN[4:0]$1586
    11/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1585
    12/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_ADDR[2:0]$1584
    13/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_EN[31:0]$1583
    14/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_DATA[31:0]$1582
    15/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_ADDR[2:0]$1581
    16/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_EN[31:0]$1580
    17/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_DATA[31:0]$1579
    18/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_ADDR[2:0]$1578
    19/314: $2$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_EN[6:0]$1577
    20/314: $2$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1576
    21/314: $2$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_ADDR[2:0]$1575
    22/314: $2$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_EN[3:0]$1574
    23/314: $2$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1573
    24/314: $2$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_ADDR[2:0]$1572
    25/314: $3$lookahead\busy$1105[7:0]$1596
    26/314: $2$bitselwrite$pos$syn/riscv_cpu_flat.v:505$904[2:0]$1571
    27/314: $2$lookahead\busy$1105[7:0]$1563
    28/314: $2$bitselwrite$pos$syn/riscv_cpu_flat.v:503$903[2:0]$1562
    29/314: $4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$1000_EN[4:0]$1561
    30/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_EN[31:0]$1560
    31/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_DATA[31:0]$1559
    32/314: $4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$998_EN[4:0]$1556
    33/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_EN[31:0]$1555
    34/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_DATA[31:0]$1554
    35/314: $3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$1000_EN[4:0]$1551
    36/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_EN[31:0]$1550
    37/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_DATA[31:0]$1549
    38/314: $3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$998_EN[4:0]$1548
    39/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_EN[31:0]$1547
    40/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_DATA[31:0]$1546
    41/314: $4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$996_EN[4:0]$1545
    42/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_EN[31:0]$1544
    43/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_DATA[31:0]$1543
    44/314: $4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$994_EN[4:0]$1540
    45/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_EN[31:0]$1539
    46/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_DATA[31:0]$1538
    47/314: $3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$996_EN[4:0]$1535
    48/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_EN[31:0]$1534
    49/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_DATA[31:0]$1533
    50/314: $3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$994_EN[4:0]$1532
    51/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_EN[31:0]$1531
    52/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_DATA[31:0]$1530
    53/314: $4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$992_EN[4:0]$1529
    54/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_EN[31:0]$1528
    55/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_DATA[31:0]$1527
    56/314: $4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$990_EN[4:0]$1524
    57/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_EN[31:0]$1523
    58/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_DATA[31:0]$1522
    59/314: $3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$992_EN[4:0]$1519
    60/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_EN[31:0]$1518
    61/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_DATA[31:0]$1517
    62/314: $3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$990_EN[4:0]$1516
    63/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_EN[31:0]$1515
    64/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_DATA[31:0]$1514
    65/314: $4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$988_EN[4:0]$1513
    66/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_EN[31:0]$1512
    67/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_DATA[31:0]$1511
    68/314: $4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$986_EN[4:0]$1508
    69/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_EN[31:0]$1507
    70/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_DATA[31:0]$1506
    71/314: $3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$988_EN[4:0]$1503
    72/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_EN[31:0]$1502
    73/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_DATA[31:0]$1501
    74/314: $3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$986_EN[4:0]$1500
    75/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_EN[31:0]$1499
    76/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_DATA[31:0]$1498
    77/314: $4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$984_EN[4:0]$1497
    78/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_EN[31:0]$1496
    79/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_DATA[31:0]$1495
    80/314: $4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$982_EN[4:0]$1492
    81/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_EN[31:0]$1491
    82/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_DATA[31:0]$1490
    83/314: $3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$984_EN[4:0]$1487
    84/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_EN[31:0]$1486
    85/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_DATA[31:0]$1485
    86/314: $3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$982_EN[4:0]$1484
    87/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_EN[31:0]$1483
    88/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_DATA[31:0]$1482
    89/314: $4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$980_EN[4:0]$1481
    90/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_EN[31:0]$1480
    91/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_DATA[31:0]$1479
    92/314: $4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$978_EN[4:0]$1476
    93/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_EN[31:0]$1475
    94/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_DATA[31:0]$1474
    95/314: $3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$980_EN[4:0]$1471
    96/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_EN[31:0]$1470
    97/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_DATA[31:0]$1469
    98/314: $3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$978_EN[4:0]$1468
    99/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_EN[31:0]$1467
   100/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_DATA[31:0]$1466
   101/314: $4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$976_EN[4:0]$1465
   102/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_EN[31:0]$1464
   103/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_DATA[31:0]$1463
   104/314: $4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$974_EN[4:0]$1460
   105/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_EN[31:0]$1459
   106/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_DATA[31:0]$1458
   107/314: $3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$976_EN[4:0]$1455
   108/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_EN[31:0]$1454
   109/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_DATA[31:0]$1453
   110/314: $3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$974_EN[4:0]$1452
   111/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_EN[31:0]$1451
   112/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_DATA[31:0]$1450
   113/314: $4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$972_EN[4:0]$1449
   114/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_EN[31:0]$1448
   115/314: $4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_DATA[31:0]$1447
   116/314: $4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$970_EN[4:0]$1444
   117/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_EN[31:0]$1443
   118/314: $4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_DATA[31:0]$1442
   119/314: $3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$972_EN[4:0]$1439
   120/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_EN[31:0]$1438
   121/314: $3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_DATA[31:0]$1437
   122/314: $3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$970_EN[4:0]$1436
   123/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_EN[31:0]$1435
   124/314: $3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_DATA[31:0]$1434
   125/314: $2\sv2v_autoblock_4.i[31:0]
   126/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$1000_EN[4:0]$1433
   127/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_EN[31:0]$1432
   128/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_DATA[31:0]$1431
   129/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$998_EN[4:0]$1430
   130/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_EN[31:0]$1429
   131/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_DATA[31:0]$1428
   132/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$996_EN[4:0]$1427
   133/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_EN[31:0]$1426
   134/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_DATA[31:0]$1425
   135/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$994_EN[4:0]$1424
   136/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_EN[31:0]$1423
   137/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_DATA[31:0]$1422
   138/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$992_EN[4:0]$1421
   139/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_EN[31:0]$1420
   140/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_DATA[31:0]$1419
   141/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$990_EN[4:0]$1418
   142/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_EN[31:0]$1417
   143/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_DATA[31:0]$1416
   144/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$988_EN[4:0]$1415
   145/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_EN[31:0]$1414
   146/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_DATA[31:0]$1413
   147/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$986_EN[4:0]$1412
   148/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_EN[31:0]$1411
   149/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_DATA[31:0]$1410
   150/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$984_EN[4:0]$1409
   151/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_EN[31:0]$1408
   152/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_DATA[31:0]$1407
   153/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$982_EN[4:0]$1406
   154/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_EN[31:0]$1405
   155/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_DATA[31:0]$1404
   156/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$980_EN[4:0]$1403
   157/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_EN[31:0]$1402
   158/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_DATA[31:0]$1401
   159/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$978_EN[4:0]$1400
   160/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_EN[31:0]$1399
   161/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_DATA[31:0]$1398
   162/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$976_EN[4:0]$1397
   163/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_EN[31:0]$1396
   164/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_DATA[31:0]$1395
   165/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$974_EN[4:0]$1394
   166/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_EN[31:0]$1393
   167/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_DATA[31:0]$1392
   168/314: $2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$972_EN[4:0]$1391
   169/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_EN[31:0]$1390
   170/314: $2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_DATA[31:0]$1389
   171/314: $2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$970_EN[4:0]$1388
   172/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_EN[31:0]$1387
   173/314: $2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_DATA[31:0]$1386
   174/314: $1\sv2v_autoblock_3.i[31:0]
   175/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$968_EN[31:0]$1312
   176/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$967_EN[4:0]$1311
   177/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$966_EN[4:0]$1310
   178/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$965_EN[4:0]$1309
   179/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$964_EN[31:0]$1308
   180/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$963_EN[31:0]$1307
   181/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$962_EN[6:0]$1306
   182/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:476$961_EN[3:0]$1305
   183/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$960_EN[31:0]$1304
   184/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$959_EN[4:0]$1303
   185/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$958_EN[4:0]$1302
   186/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$957_EN[4:0]$1301
   187/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$956_EN[31:0]$1300
   188/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$955_EN[31:0]$1299
   189/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$954_EN[6:0]$1298
   190/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:476$953_EN[3:0]$1297
   191/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$952_EN[31:0]$1296
   192/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$951_EN[4:0]$1295
   193/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$950_EN[4:0]$1294
   194/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$949_EN[4:0]$1293
   195/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$948_EN[31:0]$1292
   196/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$947_EN[31:0]$1291
   197/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$946_EN[6:0]$1290
   198/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:476$945_EN[3:0]$1289
   199/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$944_EN[31:0]$1288
   200/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$943_EN[4:0]$1287
   201/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$942_EN[4:0]$1286
   202/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$941_EN[4:0]$1285
   203/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$940_EN[31:0]$1284
   204/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$939_EN[31:0]$1283
   205/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$938_EN[6:0]$1282
   206/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:476$937_EN[3:0]$1281
   207/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$936_EN[31:0]$1280
   208/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$935_EN[4:0]$1279
   209/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$934_EN[4:0]$1278
   210/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$933_EN[4:0]$1277
   211/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$932_EN[31:0]$1276
   212/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$931_EN[31:0]$1275
   213/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$930_EN[6:0]$1274
   214/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:476$929_EN[3:0]$1273
   215/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$928_EN[31:0]$1272
   216/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$927_EN[4:0]$1271
   217/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$926_EN[4:0]$1270
   218/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$925_EN[4:0]$1269
   219/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$924_EN[31:0]$1268
   220/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$923_EN[31:0]$1267
   221/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$922_EN[6:0]$1266
   222/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:476$921_EN[3:0]$1265
   223/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$920_EN[31:0]$1264
   224/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$919_EN[4:0]$1263
   225/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$918_EN[4:0]$1262
   226/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$917_EN[4:0]$1261
   227/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$916_EN[31:0]$1260
   228/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$915_EN[31:0]$1259
   229/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$914_EN[6:0]$1258
   230/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:476$913_EN[3:0]$1257
   231/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$912_EN[31:0]$1256
   232/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$911_EN[4:0]$1255
   233/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$910_EN[4:0]$1254
   234/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$909_EN[4:0]$1253
   235/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$908_EN[31:0]$1252
   236/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$907_EN[31:0]$1251
   237/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$906_EN[6:0]$1250
   238/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:476$905_EN[3:0]$1249
   239/314: $1$lookahead\busy$1105[7:0]$1385
   240/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_EN[31:0]$1384
   241/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1383
   242/314: $1$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_ADDR[2:0]$1382
   243/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_EN[4:0]$1381
   244/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1380
   245/314: $1$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_ADDR[2:0]$1379
   246/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_EN[4:0]$1378
   247/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1377
   248/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_ADDR[2:0]$1376
   249/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_EN[4:0]$1375
   250/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1374
   251/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_ADDR[2:0]$1373
   252/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_EN[31:0]$1372
   253/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_DATA[31:0]$1371
   254/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_ADDR[2:0]$1370
   255/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_EN[31:0]$1369
   256/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_DATA[31:0]$1368
   257/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_ADDR[2:0]$1367
   258/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_EN[6:0]$1366
   259/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1365
   260/314: $1$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_ADDR[2:0]$1364
   261/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_EN[3:0]$1363
   262/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1362
   263/314: $1$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_ADDR[2:0]$1361
   264/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$1000_EN[4:0]$1360
   265/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_EN[31:0]$1359
   266/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_DATA[31:0]$1358
   267/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$998_EN[4:0]$1357
   268/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_EN[31:0]$1356
   269/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_DATA[31:0]$1355
   270/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$996_EN[4:0]$1354
   271/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_EN[31:0]$1353
   272/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_DATA[31:0]$1352
   273/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$994_EN[4:0]$1351
   274/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_EN[31:0]$1350
   275/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_DATA[31:0]$1349
   276/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$992_EN[4:0]$1348
   277/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_EN[31:0]$1347
   278/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_DATA[31:0]$1346
   279/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$990_EN[4:0]$1345
   280/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_EN[31:0]$1344
   281/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_DATA[31:0]$1343
   282/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$988_EN[4:0]$1342
   283/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_EN[31:0]$1341
   284/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_DATA[31:0]$1340
   285/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$986_EN[4:0]$1339
   286/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_EN[31:0]$1338
   287/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_DATA[31:0]$1337
   288/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$984_EN[4:0]$1336
   289/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_EN[31:0]$1335
   290/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_DATA[31:0]$1334
   291/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$982_EN[4:0]$1333
   292/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_EN[31:0]$1332
   293/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_DATA[31:0]$1331
   294/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$980_EN[4:0]$1330
   295/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_EN[31:0]$1329
   296/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_DATA[31:0]$1328
   297/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$978_EN[4:0]$1327
   298/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_EN[31:0]$1326
   299/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_DATA[31:0]$1325
   300/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$976_EN[4:0]$1324
   301/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_EN[31:0]$1323
   302/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_DATA[31:0]$1322
   303/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$974_EN[4:0]$1321
   304/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_EN[31:0]$1320
   305/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_DATA[31:0]$1319
   306/314: $1$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$972_EN[4:0]$1318
   307/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_EN[31:0]$1317
   308/314: $1$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_DATA[31:0]$1316
   309/314: $1$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$970_EN[4:0]$1315
   310/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_EN[31:0]$1314
   311/314: $1$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_DATA[31:0]$1313
   312/314: $1$bitselwrite$pos$syn/riscv_cpu_flat.v:505$904[2:0]$1248
   313/314: $1$bitselwrite$pos$syn/riscv_cpu_flat.v:503$903[2:0]$1247
   314/314: $1\sv2v_autoblock_4.i[31:0]
Creating decoders for process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
     1/30: $1\ready_rob_tag[4:0]
     2/30: $1\ready_imm[31:0]
     3/30: $1\ready_vk[31:0]
     4/30: $1\ready_vj[31:0]
     5/30: $1\ready_opcode[6:0]
     6/30: $1\ready_op[3:0]
     7/30: $8\free_slot[2:0]
     8/30: $7\free_slot[2:0]
     9/30: $6\free_slot[2:0]
    10/30: $5\free_slot[2:0]
    11/30: $4\free_slot[2:0]
    12/30: $3\free_slot[2:0]
    13/30: $2\free_slot[2:0]
    14/30: $1\free_slot[2:0]
    15/30: $8\ready_slot[2:0]
    16/30: $8\ready[0:0]
    17/30: $7\ready_slot[2:0]
    18/30: $7\ready[0:0]
    19/30: $6\ready_slot[2:0]
    20/30: $6\ready[0:0]
    21/30: $5\ready_slot[2:0]
    22/30: $5\ready[0:0]
    23/30: $4\ready_slot[2:0]
    24/30: $4\ready[0:0]
    25/30: $3\ready_slot[2:0]
    26/30: $3\ready[0:0]
    27/30: $2\ready_slot[2:0]
    28/30: $2\ready[0:0]
    29/30: $1\ready_slot[2:0]
    30/30: $1\ready[0:0]
Creating decoders for process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
     1/39: $2$memwr$\registers$syn/riscv_cpu_flat.v:306$799_EN[31:0]$881
     2/39: $2$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$880
     3/39: $2$memwr$\registers$syn/riscv_cpu_flat.v:306$799_ADDR[4:0]$879
     4/39: $1\sv2v_autoblock_1.i[31:0]
     5/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$798_EN[31:0]$873
     6/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$797_EN[31:0]$872
     7/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$796_EN[31:0]$871
     8/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$795_EN[31:0]$870
     9/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$794_EN[31:0]$869
    10/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$793_EN[31:0]$868
    11/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$792_EN[31:0]$867
    12/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$791_EN[31:0]$866
    13/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$790_EN[31:0]$865
    14/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$789_EN[31:0]$864
    15/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$788_EN[31:0]$863
    16/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$787_EN[31:0]$862
    17/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$786_EN[31:0]$861
    18/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$785_EN[31:0]$860
    19/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$784_EN[31:0]$859
    20/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$783_EN[31:0]$858
    21/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$782_EN[31:0]$857
    22/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$781_EN[31:0]$856
    23/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$780_EN[31:0]$855
    24/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$779_EN[31:0]$854
    25/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$778_EN[31:0]$853
    26/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$777_EN[31:0]$852
    27/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$776_EN[31:0]$851
    28/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$775_EN[31:0]$850
    29/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$774_EN[31:0]$849
    30/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$773_EN[31:0]$848
    31/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$772_EN[31:0]$847
    32/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$771_EN[31:0]$846
    33/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$770_EN[31:0]$845
    34/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$769_EN[31:0]$844
    35/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$768_EN[31:0]$843
    36/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:303$767_EN[31:0]$842
    37/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:306$799_EN[31:0]$876
    38/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$875
    39/39: $1$memwr$\registers$syn/riscv_cpu_flat.v:306$799_ADDR[4:0]$874
Creating decoders for process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
     1/109: $2$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_EN[4:0]$758
     2/109: $2$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$757
     3/109: $2$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_ADDR[4:0]$756
     4/109: $35$lookahead\rat_valid$547[31:0]$759
     5/109: $2$bitselwrite$pos$syn/riscv_cpu_flat.v:271$501[4:0]$755
     6/109: $2$lookahead\rat_valid$547[31:0]$624 [31]
     7/109: $33$lookahead\rat_valid$547[30:30]$748
     8/109: $32$lookahead\rat_valid$547[29:29]$744
     9/109: $31$lookahead\rat_valid$547[28:28]$740
    10/109: $30$lookahead\rat_valid$547[27:27]$736
    11/109: $29$lookahead\rat_valid$547[26:26]$732
    12/109: $28$lookahead\rat_valid$547[25:25]$728
    13/109: $27$lookahead\rat_valid$547[24:24]$724
    14/109: $26$lookahead\rat_valid$547[23:23]$720
    15/109: $25$lookahead\rat_valid$547[22:22]$716
    16/109: $24$lookahead\rat_valid$547[21:21]$712
    17/109: $23$lookahead\rat_valid$547[20:20]$708
    18/109: $22$lookahead\rat_valid$547[19:19]$704
    19/109: $21$lookahead\rat_valid$547[18:18]$700
    20/109: $20$lookahead\rat_valid$547[17:17]$696
    21/109: $19$lookahead\rat_valid$547[16:16]$692
    22/109: $18$lookahead\rat_valid$547[15:15]$688
    23/109: $17$lookahead\rat_valid$547[14:14]$684
    24/109: $16$lookahead\rat_valid$547[13:13]$680
    25/109: $15$lookahead\rat_valid$547[12:12]$676
    26/109: $14$lookahead\rat_valid$547[11:11]$672
    27/109: $13$lookahead\rat_valid$547[10:10]$668
    28/109: $12$lookahead\rat_valid$547[9:9]$664
    29/109: $11$lookahead\rat_valid$547[8:8]$660
    30/109: $10$lookahead\rat_valid$547[7:7]$656
    31/109: $9$lookahead\rat_valid$547[6:6]$652
    32/109: $8$lookahead\rat_valid$547[5:5]$648
    33/109: $7$lookahead\rat_valid$547[4:4]$644
    34/109: $6$lookahead\rat_valid$547[3:3]$640
    35/109: $5$lookahead\rat_valid$547[2:2]$636
    36/109: $4$lookahead\rat_valid$547[1:1]$632
    37/109: $3$lookahead\rat_valid$547[0:0]$628
    38/109: $2\sv2v_autoblock_2.i[31:0]
    39/109: $2$lookahead\rat_valid$547[31:0]$624 [30]
    40/109: $2$lookahead\rat_valid$547[31:0]$624 [29]
    41/109: $2$lookahead\rat_valid$547[31:0]$624 [28]
    42/109: $2$lookahead\rat_valid$547[31:0]$624 [27]
    43/109: $2$lookahead\rat_valid$547[31:0]$624 [26]
    44/109: $2$lookahead\rat_valid$547[31:0]$624 [25]
    45/109: $2$lookahead\rat_valid$547[31:0]$624 [24]
    46/109: $2$lookahead\rat_valid$547[31:0]$624 [23]
    47/109: $2$lookahead\rat_valid$547[31:0]$624 [22]
    48/109: $2$lookahead\rat_valid$547[31:0]$624 [21]
    49/109: $2$lookahead\rat_valid$547[31:0]$624 [20]
    50/109: $2$lookahead\rat_valid$547[31:0]$624 [19]
    51/109: $2$lookahead\rat_valid$547[31:0]$624 [18]
    52/109: $2$lookahead\rat_valid$547[31:0]$624 [17]
    53/109: $2$lookahead\rat_valid$547[31:0]$624 [16]
    54/109: $2$lookahead\rat_valid$547[31:0]$624 [15]
    55/109: $2$lookahead\rat_valid$547[31:0]$624 [14]
    56/109: $2$lookahead\rat_valid$547[31:0]$624 [13]
    57/109: $2$lookahead\rat_valid$547[31:0]$624 [12]
    58/109: $2$lookahead\rat_valid$547[31:0]$624 [11]
    59/109: $2$lookahead\rat_valid$547[31:0]$624 [10]
    60/109: $2$lookahead\rat_valid$547[31:0]$624 [9]
    61/109: $2$lookahead\rat_valid$547[31:0]$624 [8]
    62/109: $2$lookahead\rat_valid$547[31:0]$624 [7]
    63/109: $2$lookahead\rat_valid$547[31:0]$624 [6]
    64/109: $2$lookahead\rat_valid$547[31:0]$624 [5]
    65/109: $2$lookahead\rat_valid$547[31:0]$624 [4]
    66/109: $2$lookahead\rat_valid$547[31:0]$624 [3]
    67/109: $2$lookahead\rat_valid$547[31:0]$624 [2]
    68/109: $2$lookahead\rat_valid$547[31:0]$624 [1]
    69/109: $2$lookahead\rat_valid$547[31:0]$624 [0]
    70/109: $34$lookahead\rat_valid$547[31:31]$752
    71/109: $1\sv2v_autoblock_1.i[31:0]
    72/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$533_EN[4:0]$619
    73/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$532_EN[4:0]$618
    74/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$531_EN[4:0]$617
    75/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$530_EN[4:0]$616
    76/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$529_EN[4:0]$615
    77/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$528_EN[4:0]$614
    78/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$527_EN[4:0]$613
    79/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$526_EN[4:0]$612
    80/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$525_EN[4:0]$611
    81/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$524_EN[4:0]$610
    82/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$523_EN[4:0]$609
    83/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$522_EN[4:0]$608
    84/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$521_EN[4:0]$607
    85/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$520_EN[4:0]$606
    86/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$519_EN[4:0]$605
    87/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$518_EN[4:0]$604
    88/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$517_EN[4:0]$603
    89/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$516_EN[4:0]$602
    90/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$515_EN[4:0]$601
    91/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$514_EN[4:0]$600
    92/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$513_EN[4:0]$599
    93/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$512_EN[4:0]$598
    94/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$511_EN[4:0]$597
    95/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$510_EN[4:0]$596
    96/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$509_EN[4:0]$595
    97/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$508_EN[4:0]$594
    98/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$507_EN[4:0]$593
    99/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$506_EN[4:0]$592
   100/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$505_EN[4:0]$591
   101/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$504_EN[4:0]$590
   102/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$503_EN[4:0]$589
   103/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$502_EN[4:0]$588
   104/109: $1$lookahead\rat_valid$547[31:0]$623
   105/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_EN[4:0]$622
   106/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$621
   107/109: $1$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_ADDR[4:0]$620
   108/109: $1$bitselwrite$pos$syn/riscv_cpu_flat.v:271$501[4:0]$587
   109/109: $1\sv2v_autoblock_2.i[31:0]
Creating decoders for process `\decoder.$proc$syn/riscv_cpu_flat.v:0$500'.
Creating decoders for process `\decoder.$proc$syn/riscv_cpu_flat.v:193$499'.
     1/2: $1\imm[31:0]
     2/2: $1\imm_type[1:0]
Creating decoders for process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
Creating decoders for process `\pc_gen.$proc$syn/riscv_cpu_flat.v:100$104'.
     1/1: $0\pc[31:0]
Creating decoders for process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:0$1928'.
Creating decoders for process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
     1/101: $4$lookahead\valid$1722[15:0]$1918
     2/101: $2$bitselwrite$pos$syn/riscv_cpu_flat.v:783$1644[4:0]$1917
     3/101: $3$lookahead\valid$1722[15:0]$1907
     4/101: $2$bitselwrite$pos$syn/riscv_cpu_flat.v:779$1643[4:0]$1897
     5/101: $2$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_EN[2:0]$1906
     6/101: $2$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_DATA[2:0]$1905
     7/101: $2$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_ADDR[4:0]$1904
     8/101: $2$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_EN[31:0]$1903
     9/101: $2$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_DATA[31:0]$1902
    10/101: $2$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_ADDR[4:0]$1901
    11/101: $2$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_EN[4:0]$1900
    12/101: $2$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1899
    13/101: $2$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_ADDR[4:0]$1898
    14/101: $2$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_EN[31:0]$1888
    15/101: $2$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1887
    16/101: $2$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_ADDR[4:0]$1886
    17/101: $2$lookahead\valid$1722[15:0]$1889
    18/101: $2$bitselwrite$pos$syn/riscv_cpu_flat.v:772$1642[4:0]$1885
    19/101: $1\sv2v_autoblock_1.i[31:0]
    20/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1708_EN[2:0]$1871
    21/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1707_EN[31:0]$1870
    22/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1706_EN[31:0]$1869
    23/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1705_EN[4:0]$1868
    24/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1704_EN[2:0]$1867
    25/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1703_EN[31:0]$1866
    26/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1702_EN[31:0]$1865
    27/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1701_EN[4:0]$1864
    28/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1700_EN[2:0]$1863
    29/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1699_EN[31:0]$1862
    30/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1698_EN[31:0]$1861
    31/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1697_EN[4:0]$1860
    32/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1696_EN[2:0]$1859
    33/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1695_EN[31:0]$1858
    34/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1694_EN[31:0]$1857
    35/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1693_EN[4:0]$1856
    36/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1692_EN[2:0]$1855
    37/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1691_EN[31:0]$1854
    38/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1690_EN[31:0]$1853
    39/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1689_EN[4:0]$1852
    40/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1688_EN[2:0]$1851
    41/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1687_EN[31:0]$1850
    42/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1686_EN[31:0]$1849
    43/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1685_EN[4:0]$1848
    44/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1684_EN[2:0]$1847
    45/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1683_EN[31:0]$1846
    46/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1682_EN[31:0]$1845
    47/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1681_EN[4:0]$1844
    48/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1680_EN[2:0]$1843
    49/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1679_EN[31:0]$1842
    50/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1678_EN[31:0]$1841
    51/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1677_EN[4:0]$1840
    52/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1676_EN[2:0]$1839
    53/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1675_EN[31:0]$1838
    54/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1674_EN[31:0]$1837
    55/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1673_EN[4:0]$1836
    56/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1672_EN[2:0]$1835
    57/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1671_EN[31:0]$1834
    58/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1670_EN[31:0]$1833
    59/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1669_EN[4:0]$1832
    60/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1668_EN[2:0]$1831
    61/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1667_EN[31:0]$1830
    62/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1666_EN[31:0]$1829
    63/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1665_EN[4:0]$1828
    64/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1664_EN[2:0]$1827
    65/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1663_EN[31:0]$1826
    66/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1662_EN[31:0]$1825
    67/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1661_EN[4:0]$1824
    68/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1660_EN[2:0]$1823
    69/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1659_EN[31:0]$1822
    70/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1658_EN[31:0]$1821
    71/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1657_EN[4:0]$1820
    72/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1656_EN[2:0]$1819
    73/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1655_EN[31:0]$1818
    74/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1654_EN[31:0]$1817
    75/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1653_EN[4:0]$1816
    76/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1652_EN[2:0]$1815
    77/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1651_EN[31:0]$1814
    78/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1650_EN[31:0]$1813
    79/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1649_EN[4:0]$1812
    80/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1648_EN[2:0]$1811
    81/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1647_EN[31:0]$1810
    82/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1646_EN[31:0]$1809
    83/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1645_EN[4:0]$1808
    84/101: $1$lookahead\valid$1722[15:0]$1884
    85/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_EN[2:0]$1883
    86/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_DATA[2:0]$1882
    87/101: $1$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_ADDR[4:0]$1881
    88/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_EN[31:0]$1880
    89/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_DATA[31:0]$1879
    90/101: $1$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_ADDR[4:0]$1878
    91/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_EN[4:0]$1877
    92/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1876
    93/101: $1$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_ADDR[4:0]$1875
    94/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_EN[31:0]$1874
    95/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1873
    96/101: $1$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_ADDR[4:0]$1872
    97/101: $1$bitselwrite$pos$syn/riscv_cpu_flat.v:783$1644[4:0]$1807
    98/101: $1$bitselwrite$pos$syn/riscv_cpu_flat.v:779$1643[4:0]$1806
    99/101: $1$bitselwrite$pos$syn/riscv_cpu_flat.v:772$1642[4:0]$1805
   100/101: $0\tail_ptr[4:0]
   101/101: $0\head_ptr[4:0]
Creating decoders for process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:747$1716'.

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cdb.\_sv2v_0' from process `\cdb.$proc$syn/riscv_cpu_flat.v:0$1641'.
No latch inferred for signal `\cdb.\cdb_tag' from process `\cdb.$proc$syn/riscv_cpu_flat.v:675$1640'.
No latch inferred for signal `\cdb.\cdb_valid' from process `\cdb.$proc$syn/riscv_cpu_flat.v:675$1640'.
No latch inferred for signal `\cdb.\cdb_value' from process `\cdb.$proc$syn/riscv_cpu_flat.v:675$1640'.
No latch inferred for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:30$2030_DATA' from process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:0$2121'.
No latch inferred for signal `\branch_unit.\_sv2v_0' from process `\branch_unit.$proc$syn/riscv_cpu_flat.v:0$1634'.
No latch inferred for signal `\branch_unit.\correct_pc' from process `\branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
No latch inferred for signal `\branch_unit.\taken' from process `\branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
No latch inferred for signal `\branch_unit.\target' from process `\branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
No latch inferred for signal `\branch_unit.\mispredict' from process `\branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
No latch inferred for signal `\branch_unit.\condition_met' from process `\branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
No latch inferred for signal `\alu.\_sv2v_0' from process `\alu.$proc$syn/riscv_cpu_flat.v:0$1619'.
No latch inferred for signal `\alu.\result' from process `\alu.$proc$syn/riscv_cpu_flat.v:543$1605'.
No latch inferred for signal `\alu.\zero' from process `\alu.$proc$syn/riscv_cpu_flat.v:543$1605'.
No latch inferred for signal `\top.\_sv2v_0' from process `\top.$proc$syn/riscv_cpu_flat.v:0$2029'.
No latch inferred for signal `\top.\alu_op' from process `\top.$proc$syn/riscv_cpu_flat.v:839$1930'.
No latch inferred for signal `\reservation_station.\_sv2v_0' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:0$1604'.
No latch inferred for signal `\reservation_station.\full' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\sv2v_autoblock_1.i' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\sv2v_autoblock_2.i' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready_slot' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready_op' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready_opcode' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready_vj' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready_vk' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready_imm' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready_rob_tag' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\free_slot' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\reservation_station.\ready_vec' from process `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
No latch inferred for signal `\decoder.\_sv2v_0' from process `\decoder.$proc$syn/riscv_cpu_flat.v:0$500'.
No latch inferred for signal `\decoder.\imm' from process `\decoder.$proc$syn/riscv_cpu_flat.v:193$499'.
No latch inferred for signal `\decoder.\imm_type' from process `\decoder.$proc$syn/riscv_cpu_flat.v:193$499'.
No latch inferred for signal `\instr_mem.\i' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$109_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$110_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$111_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$112_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$113_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$114_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$115_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$116_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$117_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$118_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$119_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$120_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$121_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$122_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$123_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$124_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$125_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$126_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$127_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$128_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$129_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$130_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$131_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$132_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$133_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$134_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$135_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$136_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$137_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$138_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$139_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$140_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$141_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$142_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$143_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$144_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$145_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$146_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$147_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$148_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$149_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$150_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$151_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$152_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$153_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$154_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$155_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$156_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$157_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$158_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$159_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$160_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$161_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$162_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$163_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$164_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$165_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$166_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$167_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$168_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$169_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$170_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$171_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$172_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$173_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$174_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$175_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$176_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$177_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$178_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$179_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$180_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$181_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$182_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$183_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$184_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$185_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$186_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$187_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$188_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$189_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$190_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$191_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$192_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$193_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$194_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$195_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$196_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$197_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$198_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$199_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$200_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$201_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$202_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$203_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$204_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$205_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$206_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$207_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$208_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$209_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$210_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$211_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$212_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$213_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$214_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$215_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$216_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$217_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$218_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$219_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$220_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$221_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$222_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$223_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$224_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$225_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$226_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$227_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$228_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$229_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$230_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$231_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$232_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$233_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$234_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$235_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\instr_mem.$memwr$\mem$syn/riscv_cpu_flat.v:122$236_EN' from process `\instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
No latch inferred for signal `\reorder_buffer.\_sv2v_0' from process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:0$1928'.
No latch inferred for signal `\reorder_buffer.\commit_rd' from process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:747$1716'.
No latch inferred for signal `\reorder_buffer.\commit_value' from process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:747$1716'.
No latch inferred for signal `\reorder_buffer.\commit_valid' from process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:747$1716'.

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\error' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6201' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\rd_ptr' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6204' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\wr_ptr' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6207' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\count' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6210' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\rd_data_reg' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6213' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\mem[0]' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $dff cell `$procdff$6218' with positive edge clock.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\mem[1]' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $dff cell `$procdff$6223' with positive edge clock.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\mem[2]' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $dff cell `$procdff$6228' with positive edge clock.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\mem[3]' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $dff cell `$procdff$6233' with positive edge clock.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\mem[4]' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $dff cell `$procdff$6238' with positive edge clock.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\mem[5]' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $dff cell `$procdff$6243' with positive edge clock.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\mem[6]' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $dff cell `$procdff$6248' with positive edge clock.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.\mem[7]' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $dff cell `$procdff$6253' with positive edge clock.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:44$2031_ADDR' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6256' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:44$2031_DATA' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6259' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_ADDR' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6262' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:52$2032_DATA' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6265' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:60$2033_ADDR' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6268' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:60$2033_DATA' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6271' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_ADDR' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6274' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:62$2034_DATA' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6277' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_ADDR' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6280' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_wr$\mem$syn/riscv_cpu_flat.v:66$2035_DATA' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6283' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_ADDR' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6286' with positive edge clock and positive level reset.
Creating register for signal `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$mem2reg_rd$\mem$syn/riscv_cpu_flat.v:71$2036_DATA' using process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
  created $adff cell `$procdff$6289' with positive edge clock and positive level reset.
Creating register for signal `\top.\cycle_counter' using process `\top.$proc$syn/riscv_cpu_flat.v:1244$2014'.
  created $dff cell `$procdff$6290' with positive edge clock.
Creating register for signal `\top.\state_reg' using process `\top.$proc$syn/riscv_cpu_flat.v:1244$2014'.
  created $dff cell `$procdff$6291' with positive edge clock.
Creating register for signal `\top.\reg_write' using process `\top.$proc$syn/riscv_cpu_flat.v:1229$2010'.
  created $dff cell `$procdff$6292' with positive edge clock.
Creating register for signal `\top.\write_addr' using process `\top.$proc$syn/riscv_cpu_flat.v:1229$2010'.
  created $dff cell `$procdff$6293' with positive edge clock.
Creating register for signal `\top.\write_data' using process `\top.$proc$syn/riscv_cpu_flat.v:1229$2010'.
  created $dff cell `$procdff$6294' with positive edge clock.
Creating register for signal `\top.\wb_valid' using process `\top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
  created $dff cell `$procdff$6295' with positive edge clock.
Creating register for signal `\top.\wb_tag' using process `\top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
  created $dff cell `$procdff$6296' with positive edge clock.
Creating register for signal `\top.\wb_value' using process `\top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
  created $dff cell `$procdff$6297' with positive edge clock.
Creating register for signal `\top.\branch_wb_valid' using process `\top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
  created $dff cell `$procdff$6298' with positive edge clock.
Creating register for signal `\top.\branch_wb_tag' using process `\top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
  created $dff cell `$procdff$6299' with positive edge clock.
Creating register for signal `\top.\branch_wb_value' using process `\top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
  created $dff cell `$procdff$6300' with positive edge clock.
Creating register for signal `\top.\branch_execute_valid' using process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
  created $dff cell `$procdff$6301' with positive edge clock.
Creating register for signal `\top.\rs_execute_clear_branch' using process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
  created $dff cell `$procdff$6302' with positive edge clock.
Creating register for signal `\top.\branch_funct3_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
  created $dff cell `$procdff$6303' with positive edge clock.
Creating register for signal `\top.\branch_pc_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
  created $dff cell `$procdff$6304' with positive edge clock.
Creating register for signal `\top.\branch_imm_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
  created $dff cell `$procdff$6305' with positive edge clock.
Creating register for signal `\top.\branch_rs1_val_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
  created $dff cell `$procdff$6306' with positive edge clock.
Creating register for signal `\top.\branch_rs2_val_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
  created $dff cell `$procdff$6307' with positive edge clock.
Creating register for signal `\top.\branch_rob_tag_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
  created $dff cell `$procdff$6308' with positive edge clock.
Creating register for signal `\top.\rs_execute_clear_alu' using process `\top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
  created $dff cell `$procdff$6309' with positive edge clock.
Creating register for signal `\top.\execute_valid' using process `\top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
  created $dff cell `$procdff$6310' with positive edge clock.
Creating register for signal `\top.\alu_op_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
  created $dff cell `$procdff$6311' with positive edge clock.
Creating register for signal `\top.\alu_a_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
  created $dff cell `$procdff$6312' with positive edge clock.
Creating register for signal `\top.\alu_b_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
  created $dff cell `$procdff$6313' with positive edge clock.
Creating register for signal `\top.\rob_tag_execute' using process `\top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
  created $dff cell `$procdff$6314' with positive edge clock.
Creating register for signal `\top.\issue_valid' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6315' with positive edge clock.
Creating register for signal `\top.\issue_instruction' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6316' with positive edge clock.
Creating register for signal `\top.\issue_rd' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6317' with positive edge clock.
Creating register for signal `\top.\issue_imm' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6318' with positive edge clock.
Creating register for signal `\top.\issue_funct3' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6319' with positive edge clock.
Creating register for signal `\top.\issue_funct7' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6320' with positive edge clock.
Creating register for signal `\top.\issue_opcode' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6321' with positive edge clock.
Creating register for signal `\top.\issue_rob_tag' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6322' with positive edge clock.
Creating register for signal `\top.\issue_vj' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6323' with positive edge clock.
Creating register for signal `\top.\issue_vk' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6324' with positive edge clock.
Creating register for signal `\top.\issue_alu_op' using process `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
  created $dff cell `$procdff$6325' with positive edge clock.
Creating register for signal `\top.\rob_tail_ptr' using process `\top.$proc$syn/riscv_cpu_flat.v:976$1953'.
  created $dff cell `$procdff$6326' with positive edge clock.
Creating register for signal `\top.\program_started' using process `\top.$proc$syn/riscv_cpu_flat.v:862$1936'.
  created $dff cell `$procdff$6327' with positive edge clock.
Creating register for signal `\reservation_station.\busy' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6328' with positive edge clock.
Creating register for signal `\reservation_station.\sv2v_autoblock_3.i' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6329' with positive edge clock.
Creating register for signal `\reservation_station.\sv2v_autoblock_4.i' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6330' with positive edge clock.
Creating register for signal `\reservation_station.$bitselwrite$pos$syn/riscv_cpu_flat.v:503$903' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6331' with positive edge clock.
Creating register for signal `\reservation_station.$bitselwrite$pos$syn/riscv_cpu_flat.v:505$904' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6332' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:476$905_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6333' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$906_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6334' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$907_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6335' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$908_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6336' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$909_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6337' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$910_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6338' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$911_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6339' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$912_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6340' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:476$913_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6341' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$914_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6342' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$915_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6343' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$916_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6344' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$917_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6345' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$918_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6346' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$919_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6347' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$920_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6348' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:476$921_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6349' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$922_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6350' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$923_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6351' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$924_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6352' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$925_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6353' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$926_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6354' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$927_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6355' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$928_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6356' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:476$929_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6357' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$930_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6358' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$931_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6359' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$932_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6360' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$933_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6361' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$934_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6362' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$935_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6363' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$936_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6364' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:476$937_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6365' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$938_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6366' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$939_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6367' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$940_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6368' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$941_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6369' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$942_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6370' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$943_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6371' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$944_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6372' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:476$945_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6373' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$946_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6374' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$947_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6375' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$948_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6376' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$949_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6377' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$950_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6378' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$951_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6379' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$952_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6380' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:476$953_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6381' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$954_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6382' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$955_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6383' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$956_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6384' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$957_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6385' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$958_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6386' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$959_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6387' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$960_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6388' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:476$961_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6389' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:477$962_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6390' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:478$963_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6391' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:479$964_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6392' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:480$965_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6393' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:481$966_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6394' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:482$967_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6395' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:483$968_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6396' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6397' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6398' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$970_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6399' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6400' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6401' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$972_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6402' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6403' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6404' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$974_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6405' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6406' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6407' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$976_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6408' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6409' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6410' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$978_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6411' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6412' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6413' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$980_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6414' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6415' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6416' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$982_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6417' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6418' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6419' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$984_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6420' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6421' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6422' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$986_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6423' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6424' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6425' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$988_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6426' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6427' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6428' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$990_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6429' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6430' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6431' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$992_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6432' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6433' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6434' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$994_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6435' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6436' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6437' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$996_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6438' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6439' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6440' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$998_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6441' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6442' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6443' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$1000_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6444' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_ADDR' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6445' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6446' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6447' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_ADDR' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6448' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6449' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6450' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_ADDR' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6451' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6452' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6453' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_ADDR' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6454' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6455' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6456' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_ADDR' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6457' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6458' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6459' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_ADDR' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6460' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6461' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6462' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_ADDR' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6463' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6464' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6465' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_ADDR' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6466' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6467' with positive edge clock.
Creating register for signal `\reservation_station.$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_EN' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6468' with positive edge clock.
Creating register for signal `\reservation_station.$lookahead\busy$1105' using process `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
  created $dff cell `$procdff$6469' with positive edge clock.
Creating register for signal `\reg_file.\sv2v_autoblock_1.i' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6470' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$767_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6471' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$768_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6472' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$769_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6473' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$770_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6474' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$771_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6475' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$772_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6476' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$773_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6477' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$774_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6478' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$775_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6479' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$776_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6480' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$777_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6481' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$778_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6482' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$779_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6483' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$780_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6484' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$781_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6485' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$782_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6486' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$783_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6487' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$784_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6488' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$785_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6489' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$786_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6490' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$787_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6491' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$788_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6492' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$789_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6493' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$790_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6494' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$791_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6495' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$792_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6496' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$793_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6497' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$794_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6498' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$795_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6499' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$796_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6500' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$797_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6501' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:303$798_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6502' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:306$799_ADDR' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6503' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6504' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\registers$syn/riscv_cpu_flat.v:306$799_EN' using process `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
  created $dff cell `$procdff$6505' with positive edge clock.
Creating register for signal `\rat.\rat_valid' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6506' with positive edge clock.
Creating register for signal `\rat.\sv2v_autoblock_1.i' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6507' with positive edge clock.
Creating register for signal `\rat.\sv2v_autoblock_2.i' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6508' with positive edge clock.
Creating register for signal `\rat.$bitselwrite$pos$syn/riscv_cpu_flat.v:271$501' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6509' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$502_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6510' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$503_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6511' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$504_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6512' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$505_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6513' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$506_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6514' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$507_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6515' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$508_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6516' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$509_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6517' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$510_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6518' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$511_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6519' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$512_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6520' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$513_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6521' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$514_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6522' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$515_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6523' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$516_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6524' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$517_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6525' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$518_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6526' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$519_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6527' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$520_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6528' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$521_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6529' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$522_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6530' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$523_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6531' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$524_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6532' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$525_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6533' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$526_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6534' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$527_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6535' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$528_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6536' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$529_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6537' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$530_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6538' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$531_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6539' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$532_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6540' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:260$533_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6541' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_ADDR' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6542' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6543' with positive edge clock.
Creating register for signal `\rat.$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_EN' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6544' with positive edge clock.
Creating register for signal `\rat.$lookahead\rat_valid$547' using process `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
  created $dff cell `$procdff$6545' with positive edge clock.
Creating register for signal `\pc_gen.\pc' using process `\pc_gen.$proc$syn/riscv_cpu_flat.v:100$104'.
  created $dff cell `$procdff$6546' with positive edge clock.
Creating register for signal `\reorder_buffer.\sv2v_autoblock_1.i' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6547' with positive edge clock.
Creating register for signal `\reorder_buffer.\valid' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6548' with positive edge clock.
Creating register for signal `\reorder_buffer.\head_ptr' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6549' with positive edge clock.
Creating register for signal `\reorder_buffer.\tail_ptr' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6550' with positive edge clock.
Creating register for signal `\reorder_buffer.$bitselwrite$pos$syn/riscv_cpu_flat.v:772$1642' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6551' with positive edge clock.
Creating register for signal `\reorder_buffer.$bitselwrite$pos$syn/riscv_cpu_flat.v:779$1643' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6552' with positive edge clock.
Creating register for signal `\reorder_buffer.$bitselwrite$pos$syn/riscv_cpu_flat.v:783$1644' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6553' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1645_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6554' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1646_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6555' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1647_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6556' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1648_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6557' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1649_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6558' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1650_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6559' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1651_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6560' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1652_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6561' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1653_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6562' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1654_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6563' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1655_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6564' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1656_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6565' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1657_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6566' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1658_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6567' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1659_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6568' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1660_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6569' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1661_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6570' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1662_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6571' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1663_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6572' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1664_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6573' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1665_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6574' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1666_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6575' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1667_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6576' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1668_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6577' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1669_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6578' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1670_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6579' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1671_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6580' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1672_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6581' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1673_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6582' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1674_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6583' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1675_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6584' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1676_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6585' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1677_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6586' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1678_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6587' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1679_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6588' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1680_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6589' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1681_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6590' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1682_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6591' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1683_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6592' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1684_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6593' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1685_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6594' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1686_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6595' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1687_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6596' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1688_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6597' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1689_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6598' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1690_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6599' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1691_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6600' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1692_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6601' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1693_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6602' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1694_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6603' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1695_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6604' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1696_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6605' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1697_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6606' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1698_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6607' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1699_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6608' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1700_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6609' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1701_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6610' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1702_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6611' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1703_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6612' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1704_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6613' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:763$1705_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6614' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:764$1706_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6615' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:765$1707_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6616' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:766$1708_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6617' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_ADDR' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6618' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6619' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6620' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_ADDR' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6621' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6622' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6623' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_ADDR' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6624' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_DATA' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6625' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6626' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_ADDR' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6627' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_DATA' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6628' with positive edge clock.
Creating register for signal `\reorder_buffer.$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_EN' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6629' with positive edge clock.
Creating register for signal `\reorder_buffer.$lookahead\valid$1722' using process `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
  created $dff cell `$procdff$6630' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cdb.$proc$syn/riscv_cpu_flat.v:0$1641'.
Found and cleaned up 3 empty switches in `\cdb.$proc$syn/riscv_cpu_flat.v:675$1640'.
Removing empty process `cdb.$proc$syn/riscv_cpu_flat.v:675$1640'.
Found and cleaned up 1 empty switch in `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:0$2121'.
Removing empty process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:0$2121'.
Found and cleaned up 12 empty switches in `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
Removing empty process `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$proc$syn/riscv_cpu_flat.v:31$2040'.
Removing empty process `branch_unit.$proc$syn/riscv_cpu_flat.v:0$1634'.
Found and cleaned up 2 empty switches in `\branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
Removing empty process `branch_unit.$proc$syn/riscv_cpu_flat.v:589$1620'.
Removing empty process `alu.$proc$syn/riscv_cpu_flat.v:0$1619'.
Found and cleaned up 1 empty switch in `\alu.$proc$syn/riscv_cpu_flat.v:543$1605'.
Removing empty process `alu.$proc$syn/riscv_cpu_flat.v:543$1605'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:0$2029'.
Found and cleaned up 1 empty switch in `\top.$proc$syn/riscv_cpu_flat.v:1244$2014'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:1244$2014'.
Found and cleaned up 3 empty switches in `\top.$proc$syn/riscv_cpu_flat.v:1229$2010'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:1229$2010'.
Found and cleaned up 2 empty switches in `\top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:1198$2005'.
Found and cleaned up 2 empty switches in `\top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:1155$1991'.
Found and cleaned up 4 empty switches in `\top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:1114$1980'.
Found and cleaned up 6 empty switches in `\top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:1066$1969'.
Found and cleaned up 3 empty switches in `\top.$proc$syn/riscv_cpu_flat.v:976$1953'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:976$1953'.
Found and cleaned up 3 empty switches in `\top.$proc$syn/riscv_cpu_flat.v:862$1936'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:862$1936'.
Found and cleaned up 4 empty switches in `\top.$proc$syn/riscv_cpu_flat.v:839$1930'.
Removing empty process `top.$proc$syn/riscv_cpu_flat.v:839$1930'.
Removing empty process `reservation_station.$proc$syn/riscv_cpu_flat.v:0$1604'.
Found and cleaned up 28 empty switches in `\reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
Removing empty process `reservation_station.$proc$syn/riscv_cpu_flat.v:469$1106'.
Found and cleaned up 17 empty switches in `\reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
Removing empty process `reservation_station.$proc$syn/riscv_cpu_flat.v:427$1009'.
Found and cleaned up 2 empty switches in `\reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
Removing empty process `reg_file.$proc$syn/riscv_cpu_flat.v:299$806'.
Found and cleaned up 35 empty switches in `\rat.$proc$syn/riscv_cpu_flat.v:254$548'.
Removing empty process `rat.$proc$syn/riscv_cpu_flat.v:254$548'.
Removing empty process `decoder.$proc$syn/riscv_cpu_flat.v:0$500'.
Found and cleaned up 1 empty switch in `\decoder.$proc$syn/riscv_cpu_flat.v:193$499'.
Removing empty process `decoder.$proc$syn/riscv_cpu_flat.v:193$499'.
Removing empty process `instr_mem.$proc$syn/riscv_cpu_flat.v:0$368'.
Found and cleaned up 4 empty switches in `\pc_gen.$proc$syn/riscv_cpu_flat.v:100$104'.
Removing empty process `pc_gen.$proc$syn/riscv_cpu_flat.v:100$104'.
Removing empty process `reorder_buffer.$proc$syn/riscv_cpu_flat.v:0$1928'.
Found and cleaned up 4 empty switches in `\reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
Removing empty process `reorder_buffer.$proc$syn/riscv_cpu_flat.v:754$1723'.
Removing empty process `reorder_buffer.$proc$syn/riscv_cpu_flat.v:747$1716'.
Cleaned up 138 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cdb.
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
<suppressed ~78 debug messages>
Optimizing module branch_unit.
<suppressed ~1 debug messages>
Optimizing module alu.
<suppressed ~2 debug messages>
Optimizing module top.
<suppressed ~18 debug messages>
Optimizing module reservation_station.
<suppressed ~30 debug messages>
Optimizing module dispatch.
<suppressed ~1 debug messages>
Optimizing module reg_file.
<suppressed ~3 debug messages>
Optimizing module rat.
<suppressed ~5 debug messages>
Optimizing module decoder.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module reorder_buffer.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cdb.
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
<suppressed ~12 debug messages>
Optimizing module branch_unit.
Optimizing module alu.
Optimizing module top.
<suppressed ~4 debug messages>
Optimizing module reservation_station.
Optimizing module dispatch.
Optimizing module reg_file.
Optimizing module rat.
Optimizing module decoder.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module reorder_buffer.
<suppressed ~6 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cdb'.
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
<suppressed ~351 debug messages>
Finding identical cells in module `\branch_unit'.
<suppressed ~3 debug messages>
Finding identical cells in module `\alu'.
Finding identical cells in module `\top'.
<suppressed ~63 debug messages>
Finding identical cells in module `\reservation_station'.
<suppressed ~60 debug messages>
Finding identical cells in module `\dispatch'.
<suppressed ~36 debug messages>
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\rat'.
<suppressed ~12 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~18 debug messages>
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\reorder_buffer'.
<suppressed ~18 debug messages>
Removed a total of 187 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2167.
    dead port 1/2 on $mux $procmux$2161.
    dead port 1/2 on $mux $procmux$2155.
    dead port 1/2 on $mux $procmux$2149.
    dead port 1/2 on $mux $procmux$2146.
    dead port 1/2 on $mux $procmux$2140.
    dead port 1/2 on $mux $procmux$2137.
    dead port 1/2 on $mux $procmux$2131.
    dead port 1/2 on $mux $procmux$2128.
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2417.
    dead port 2/2 on $mux $procmux$2417.
    dead port 1/2 on $mux $procmux$2413.
    dead port 2/2 on $mux $procmux$2413.
    dead port 1/2 on $mux $procmux$2409.
    dead port 2/2 on $mux $procmux$2409.
    dead port 1/2 on $mux $procmux$2406.
    dead port 2/2 on $mux $procmux$2406.
    dead port 1/2 on $mux $procmux$2403.
    dead port 2/2 on $mux $procmux$2403.
    dead port 1/2 on $mux $procmux$2400.
    dead port 2/2 on $mux $procmux$2400.
    dead port 1/2 on $mux $procmux$2397.
    dead port 2/2 on $mux $procmux$2397.
    dead port 1/2 on $mux $procmux$2394.
    dead port 2/2 on $mux $procmux$2394.
    dead port 1/2 on $mux $procmux$2391.
    dead port 2/2 on $mux $procmux$2391.
    dead port 1/2 on $mux $procmux$2388.
    dead port 2/2 on $mux $procmux$2388.
    dead port 1/2 on $mux $procmux$2385.
    dead port 2/2 on $mux $procmux$2385.
    dead port 1/2 on $mux $procmux$2380.
    dead port 2/2 on $mux $procmux$2380.
    dead port 1/2 on $mux $procmux$2375.
    dead port 2/2 on $mux $procmux$2375.
    dead port 1/2 on $mux $procmux$2373.
    dead port 2/2 on $mux $procmux$2373.
    dead port 1/2 on $mux $procmux$2367.
    dead port 2/2 on $mux $procmux$2367.
    dead port 1/2 on $mux $procmux$2365.
    dead port 2/2 on $mux $procmux$2365.
    dead port 1/2 on $mux $procmux$2359.
    dead port 2/2 on $mux $procmux$2359.
    dead port 1/2 on $mux $procmux$2357.
    dead port 2/2 on $mux $procmux$2357.
    dead port 1/2 on $mux $procmux$2352.
    dead port 2/2 on $mux $procmux$2352.
    dead port 1/2 on $mux $procmux$2350.
    dead port 2/2 on $mux $procmux$2350.
    dead port 2/2 on $mux $procmux$2345.
    dead port 1/2 on $mux $procmux$2343.
    dead port 1/2 on $mux $procmux$2329.
    dead port 2/2 on $mux $procmux$2329.
    dead port 1/2 on $mux $procmux$2327.
    dead port 2/2 on $mux $procmux$2327.
    dead port 1/2 on $mux $procmux$2323.
    dead port 2/2 on $mux $procmux$2323.
    dead port 1/2 on $mux $procmux$2321.
    dead port 2/2 on $mux $procmux$2321.
    dead port 1/2 on $mux $procmux$2317.
    dead port 2/2 on $mux $procmux$2317.
    dead port 1/2 on $mux $procmux$2315.
    dead port 2/2 on $mux $procmux$2315.
    dead port 1/2 on $mux $procmux$2311.
    dead port 2/2 on $mux $procmux$2311.
    dead port 1/2 on $mux $procmux$2309.
    dead port 2/2 on $mux $procmux$2309.
    dead port 1/2 on $mux $procmux$2305.
    dead port 2/2 on $mux $procmux$2305.
    dead port 1/2 on $mux $procmux$2303.
    dead port 2/2 on $mux $procmux$2303.
    dead port 1/2 on $mux $procmux$2299.
    dead port 2/2 on $mux $procmux$2299.
    dead port 1/2 on $mux $procmux$2297.
    dead port 2/2 on $mux $procmux$2297.
    dead port 1/2 on $mux $procmux$2293.
    dead port 2/2 on $mux $procmux$2293.
    dead port 1/2 on $mux $procmux$2291.
    dead port 2/2 on $mux $procmux$2291.
    dead port 1/2 on $mux $procmux$2287.
    dead port 2/2 on $mux $procmux$2287.
    dead port 1/2 on $mux $procmux$2285.
    dead port 2/2 on $mux $procmux$2285.
    dead port 2/2 on $mux $procmux$2281.
    dead port 2/2 on $mux $procmux$2279.
    dead port 1/2 on $mux $procmux$2266.
    dead port 2/2 on $mux $procmux$2266.
    dead port 1/2 on $mux $procmux$2264.
    dead port 2/2 on $mux $procmux$2264.
    dead port 1/2 on $mux $procmux$2261.
    dead port 2/2 on $mux $procmux$2261.
    dead port 1/2 on $mux $procmux$2257.
    dead port 2/2 on $mux $procmux$2257.
    dead port 1/2 on $mux $procmux$2255.
    dead port 2/2 on $mux $procmux$2255.
    dead port 1/2 on $mux $procmux$2252.
    dead port 2/2 on $mux $procmux$2252.
    dead port 1/2 on $mux $procmux$2248.
    dead port 2/2 on $mux $procmux$2248.
    dead port 1/2 on $mux $procmux$2246.
    dead port 2/2 on $mux $procmux$2246.
    dead port 1/2 on $mux $procmux$2243.
    dead port 2/2 on $mux $procmux$2243.
    dead port 1/2 on $mux $procmux$2239.
    dead port 2/2 on $mux $procmux$2239.
    dead port 1/2 on $mux $procmux$2237.
    dead port 2/2 on $mux $procmux$2237.
    dead port 1/2 on $mux $procmux$2234.
    dead port 2/2 on $mux $procmux$2234.
    dead port 1/2 on $mux $procmux$2230.
    dead port 2/2 on $mux $procmux$2230.
    dead port 1/2 on $mux $procmux$2228.
    dead port 2/2 on $mux $procmux$2228.
    dead port 1/2 on $mux $procmux$2225.
    dead port 2/2 on $mux $procmux$2225.
    dead port 1/2 on $mux $procmux$2222.
    dead port 2/2 on $mux $procmux$2222.
    dead port 1/2 on $mux $procmux$2218.
    dead port 2/2 on $mux $procmux$2218.
    dead port 1/2 on $mux $procmux$2216.
    dead port 2/2 on $mux $procmux$2216.
    dead port 1/2 on $mux $procmux$2213.
    dead port 2/2 on $mux $procmux$2213.
    dead port 1/2 on $mux $procmux$2210.
    dead port 2/2 on $mux $procmux$2210.
    dead port 2/2 on $mux $procmux$2206.
    dead port 1/2 on $mux $procmux$2204.
    dead port 2/2 on $mux $procmux$2201.
    dead port 1/2 on $mux $procmux$2198.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2748.
    dead port 2/2 on $mux $procmux$2748.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3066.
    dead port 1/2 on $mux $procmux$3057.
    dead port 1/2 on $mux $procmux$3051.
    dead port 2/2 on $mux $procmux$3048.
    dead port 1/2 on $mux $procmux$2966.
    dead port 1/2 on $mux $procmux$2960.
    dead port 2/2 on $mux $procmux$2957.
    dead port 1/2 on $mux $procmux$2951.
    dead port 2/2 on $mux $procmux$2948.
    dead port 2/2 on $mux $procmux$2946.
    dead port 1/2 on $mux $procmux$2936.
    dead port 2/2 on $mux $procmux$2933.
    dead port 1/2 on $mux $procmux$2931.
    dead port 1/2 on $mux $procmux$2924.
    dead port 2/2 on $mux $procmux$2921.
    dead port 1/2 on $mux $procmux$2919.
    dead port 2/2 on $mux $procmux$2916.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4959.
    dead port 2/2 on $mux $procmux$4959.
    dead port 1/2 on $mux $procmux$4956.
    dead port 2/2 on $mux $procmux$4956.
    dead port 1/2 on $mux $procmux$4539.
    dead port 1/2 on $mux $procmux$4533.
    dead port 1/2 on $mux $procmux$4527.
    dead port 1/2 on $mux $procmux$4521.
    dead port 1/2 on $mux $procmux$4515.
    dead port 1/2 on $mux $procmux$4509.
    dead port 1/2 on $mux $procmux$4503.
    dead port 1/2 on $mux $procmux$4497.
    dead port 1/2 on $mux $procmux$4491.
    dead port 1/2 on $mux $procmux$4485.
    dead port 1/2 on $mux $procmux$4479.
    dead port 1/2 on $mux $procmux$4473.
    dead port 1/2 on $mux $procmux$4467.
    dead port 1/2 on $mux $procmux$4461.
    dead port 1/2 on $mux $procmux$4455.
    dead port 1/2 on $mux $procmux$4449.
    dead port 1/2 on $mux $procmux$4443.
    dead port 1/2 on $mux $procmux$4437.
    dead port 1/2 on $mux $procmux$4431.
    dead port 1/2 on $mux $procmux$4425.
    dead port 1/2 on $mux $procmux$4419.
    dead port 1/2 on $mux $procmux$4413.
    dead port 1/2 on $mux $procmux$4407.
    dead port 1/2 on $mux $procmux$4401.
    dead port 1/2 on $mux $procmux$4395.
    dead port 1/2 on $mux $procmux$4389.
    dead port 1/2 on $mux $procmux$4383.
    dead port 1/2 on $mux $procmux$4377.
    dead port 1/2 on $mux $procmux$4371.
    dead port 1/2 on $mux $procmux$4365.
    dead port 1/2 on $mux $procmux$4359.
    dead port 1/2 on $mux $procmux$4353.
    dead port 1/2 on $mux $procmux$4347.
    dead port 1/2 on $mux $procmux$4341.
    dead port 1/2 on $mux $procmux$4335.
    dead port 1/2 on $mux $procmux$4329.
    dead port 1/2 on $mux $procmux$4323.
    dead port 1/2 on $mux $procmux$4317.
    dead port 1/2 on $mux $procmux$4311.
    dead port 1/2 on $mux $procmux$4305.
    dead port 1/2 on $mux $procmux$4299.
    dead port 1/2 on $mux $procmux$4293.
    dead port 1/2 on $mux $procmux$4287.
    dead port 1/2 on $mux $procmux$4281.
    dead port 1/2 on $mux $procmux$4275.
    dead port 1/2 on $mux $procmux$4269.
    dead port 1/2 on $mux $procmux$4263.
    dead port 1/2 on $mux $procmux$4257.
    dead port 1/2 on $mux $procmux$4251.
    dead port 1/2 on $mux $procmux$4245.
    dead port 2/2 on $mux $procmux$4242.
    dead port 1/2 on $mux $procmux$4236.
    dead port 2/2 on $mux $procmux$4233.
    dead port 1/2 on $mux $procmux$4227.
    dead port 2/2 on $mux $procmux$4224.
    dead port 1/2 on $mux $procmux$4218.
    dead port 2/2 on $mux $procmux$4215.
    dead port 1/2 on $mux $procmux$4209.
    dead port 2/2 on $mux $procmux$4206.
    dead port 1/2 on $mux $procmux$4200.
    dead port 2/2 on $mux $procmux$4197.
    dead port 1/2 on $mux $procmux$4191.
    dead port 2/2 on $mux $procmux$4188.
    dead port 2/2 on $mux $procmux$4186.
    dead port 1/2 on $mux $procmux$4179.
    dead port 2/2 on $mux $procmux$4176.
    dead port 2/2 on $mux $procmux$4174.
    dead port 1/2 on $mux $procmux$4167.
    dead port 2/2 on $mux $procmux$4164.
    dead port 2/2 on $mux $procmux$4162.
    dead port 1/2 on $mux $procmux$4155.
    dead port 2/2 on $mux $procmux$4152.
    dead port 2/2 on $mux $procmux$4150.
    dead port 1/2 on $mux $procmux$4143.
    dead port 2/2 on $mux $procmux$4140.
    dead port 2/2 on $mux $procmux$4138.
    dead port 1/2 on $mux $procmux$4131.
    dead port 2/2 on $mux $procmux$4128.
    dead port 2/2 on $mux $procmux$4126.
    dead port 1/2 on $mux $procmux$4119.
    dead port 2/2 on $mux $procmux$4116.
    dead port 1/2 on $mux $procmux$4110.
    dead port 2/2 on $mux $procmux$4107.
    dead port 1/2 on $mux $procmux$4101.
    dead port 2/2 on $mux $procmux$4098.
    dead port 1/2 on $mux $procmux$4092.
    dead port 2/2 on $mux $procmux$4089.
    dead port 1/2 on $mux $procmux$4083.
    dead port 2/2 on $mux $procmux$4080.
    dead port 1/2 on $mux $procmux$4074.
    dead port 2/2 on $mux $procmux$4071.
    dead port 1/2 on $mux $procmux$4065.
    dead port 2/2 on $mux $procmux$4062.
    dead port 2/2 on $mux $procmux$4060.
    dead port 1/2 on $mux $procmux$4053.
    dead port 2/2 on $mux $procmux$4050.
    dead port 2/2 on $mux $procmux$4048.
    dead port 1/2 on $mux $procmux$4041.
    dead port 2/2 on $mux $procmux$4038.
    dead port 2/2 on $mux $procmux$4036.
    dead port 1/2 on $mux $procmux$4029.
    dead port 2/2 on $mux $procmux$4026.
    dead port 2/2 on $mux $procmux$4024.
    dead port 1/2 on $mux $procmux$4017.
    dead port 2/2 on $mux $procmux$4014.
    dead port 2/2 on $mux $procmux$4012.
    dead port 1/2 on $mux $procmux$4005.
    dead port 2/2 on $mux $procmux$4002.
    dead port 2/2 on $mux $procmux$4000.
    dead port 1/2 on $mux $procmux$3993.
    dead port 2/2 on $mux $procmux$3990.
    dead port 1/2 on $mux $procmux$3984.
    dead port 2/2 on $mux $procmux$3981.
    dead port 1/2 on $mux $procmux$3975.
    dead port 2/2 on $mux $procmux$3972.
    dead port 1/2 on $mux $procmux$3966.
    dead port 2/2 on $mux $procmux$3963.
    dead port 1/2 on $mux $procmux$3957.
    dead port 2/2 on $mux $procmux$3954.
    dead port 1/2 on $mux $procmux$3948.
    dead port 2/2 on $mux $procmux$3945.
    dead port 1/2 on $mux $procmux$3939.
    dead port 2/2 on $mux $procmux$3936.
    dead port 2/2 on $mux $procmux$3934.
    dead port 1/2 on $mux $procmux$3927.
    dead port 2/2 on $mux $procmux$3924.
    dead port 2/2 on $mux $procmux$3922.
    dead port 1/2 on $mux $procmux$3915.
    dead port 2/2 on $mux $procmux$3912.
    dead port 2/2 on $mux $procmux$3910.
    dead port 1/2 on $mux $procmux$3903.
    dead port 2/2 on $mux $procmux$3900.
    dead port 2/2 on $mux $procmux$3898.
    dead port 1/2 on $mux $procmux$3891.
    dead port 2/2 on $mux $procmux$3888.
    dead port 2/2 on $mux $procmux$3886.
    dead port 1/2 on $mux $procmux$3879.
    dead port 2/2 on $mux $procmux$3876.
    dead port 2/2 on $mux $procmux$3874.
    dead port 1/2 on $mux $procmux$3867.
    dead port 2/2 on $mux $procmux$3864.
    dead port 1/2 on $mux $procmux$3858.
    dead port 2/2 on $mux $procmux$3855.
    dead port 1/2 on $mux $procmux$3849.
    dead port 2/2 on $mux $procmux$3846.
    dead port 1/2 on $mux $procmux$3840.
    dead port 2/2 on $mux $procmux$3837.
    dead port 1/2 on $mux $procmux$3831.
    dead port 2/2 on $mux $procmux$3828.
    dead port 1/2 on $mux $procmux$3822.
    dead port 2/2 on $mux $procmux$3819.
    dead port 1/2 on $mux $procmux$3813.
    dead port 2/2 on $mux $procmux$3810.
    dead port 2/2 on $mux $procmux$3808.
    dead port 1/2 on $mux $procmux$3801.
    dead port 2/2 on $mux $procmux$3798.
    dead port 2/2 on $mux $procmux$3796.
    dead port 1/2 on $mux $procmux$3789.
    dead port 2/2 on $mux $procmux$3786.
    dead port 2/2 on $mux $procmux$3784.
    dead port 1/2 on $mux $procmux$3777.
    dead port 2/2 on $mux $procmux$3774.
    dead port 2/2 on $mux $procmux$3772.
    dead port 1/2 on $mux $procmux$3765.
    dead port 2/2 on $mux $procmux$3762.
    dead port 2/2 on $mux $procmux$3760.
    dead port 1/2 on $mux $procmux$3753.
    dead port 2/2 on $mux $procmux$3750.
    dead port 2/2 on $mux $procmux$3748.
    dead port 1/2 on $mux $procmux$3741.
    dead port 2/2 on $mux $procmux$3738.
    dead port 1/2 on $mux $procmux$3732.
    dead port 2/2 on $mux $procmux$3729.
    dead port 1/2 on $mux $procmux$3723.
    dead port 2/2 on $mux $procmux$3720.
    dead port 1/2 on $mux $procmux$3714.
    dead port 2/2 on $mux $procmux$3711.
    dead port 1/2 on $mux $procmux$3705.
    dead port 2/2 on $mux $procmux$3702.
    dead port 1/2 on $mux $procmux$3696.
    dead port 2/2 on $mux $procmux$3693.
    dead port 1/2 on $mux $procmux$3687.
    dead port 2/2 on $mux $procmux$3684.
    dead port 2/2 on $mux $procmux$3682.
    dead port 1/2 on $mux $procmux$3675.
    dead port 2/2 on $mux $procmux$3672.
    dead port 2/2 on $mux $procmux$3670.
    dead port 1/2 on $mux $procmux$3663.
    dead port 2/2 on $mux $procmux$3660.
    dead port 2/2 on $mux $procmux$3658.
    dead port 1/2 on $mux $procmux$3651.
    dead port 2/2 on $mux $procmux$3648.
    dead port 2/2 on $mux $procmux$3646.
    dead port 1/2 on $mux $procmux$3639.
    dead port 2/2 on $mux $procmux$3636.
    dead port 2/2 on $mux $procmux$3634.
    dead port 1/2 on $mux $procmux$3627.
    dead port 2/2 on $mux $procmux$3624.
    dead port 2/2 on $mux $procmux$3622.
    dead port 1/2 on $mux $procmux$3615.
    dead port 2/2 on $mux $procmux$3612.
    dead port 1/2 on $mux $procmux$3606.
    dead port 2/2 on $mux $procmux$3603.
    dead port 1/2 on $mux $procmux$3597.
    dead port 2/2 on $mux $procmux$3594.
    dead port 1/2 on $mux $procmux$3588.
    dead port 2/2 on $mux $procmux$3585.
    dead port 1/2 on $mux $procmux$3579.
    dead port 2/2 on $mux $procmux$3576.
    dead port 1/2 on $mux $procmux$3570.
    dead port 2/2 on $mux $procmux$3567.
    dead port 1/2 on $mux $procmux$3561.
    dead port 2/2 on $mux $procmux$3558.
    dead port 2/2 on $mux $procmux$3556.
    dead port 1/2 on $mux $procmux$3549.
    dead port 2/2 on $mux $procmux$3546.
    dead port 2/2 on $mux $procmux$3544.
    dead port 1/2 on $mux $procmux$3537.
    dead port 2/2 on $mux $procmux$3534.
    dead port 2/2 on $mux $procmux$3532.
    dead port 1/2 on $mux $procmux$3525.
    dead port 2/2 on $mux $procmux$3522.
    dead port 2/2 on $mux $procmux$3520.
    dead port 1/2 on $mux $procmux$3513.
    dead port 2/2 on $mux $procmux$3510.
    dead port 2/2 on $mux $procmux$3508.
    dead port 1/2 on $mux $procmux$3501.
    dead port 2/2 on $mux $procmux$3498.
    dead port 2/2 on $mux $procmux$3496.
    dead port 1/2 on $mux $procmux$3489.
    dead port 2/2 on $mux $procmux$3486.
    dead port 1/2 on $mux $procmux$3480.
    dead port 2/2 on $mux $procmux$3477.
    dead port 1/2 on $mux $procmux$3471.
    dead port 2/2 on $mux $procmux$3468.
    dead port 1/2 on $mux $procmux$3462.
    dead port 2/2 on $mux $procmux$3459.
    dead port 1/2 on $mux $procmux$3453.
    dead port 2/2 on $mux $procmux$3450.
    dead port 1/2 on $mux $procmux$3444.
    dead port 2/2 on $mux $procmux$3441.
    dead port 1/2 on $mux $procmux$3435.
    dead port 2/2 on $mux $procmux$3432.
    dead port 2/2 on $mux $procmux$3430.
    dead port 1/2 on $mux $procmux$3423.
    dead port 2/2 on $mux $procmux$3420.
    dead port 2/2 on $mux $procmux$3418.
    dead port 1/2 on $mux $procmux$3411.
    dead port 2/2 on $mux $procmux$3408.
    dead port 2/2 on $mux $procmux$3406.
    dead port 1/2 on $mux $procmux$3399.
    dead port 2/2 on $mux $procmux$3396.
    dead port 2/2 on $mux $procmux$3394.
    dead port 1/2 on $mux $procmux$3387.
    dead port 2/2 on $mux $procmux$3384.
    dead port 2/2 on $mux $procmux$3382.
    dead port 1/2 on $mux $procmux$3375.
    dead port 2/2 on $mux $procmux$3372.
    dead port 2/2 on $mux $procmux$3370.
    dead port 1/2 on $mux $procmux$3363.
    dead port 2/2 on $mux $procmux$3360.
    dead port 1/2 on $mux $procmux$3354.
    dead port 2/2 on $mux $procmux$3351.
    dead port 1/2 on $mux $procmux$3345.
    dead port 2/2 on $mux $procmux$3342.
    dead port 1/2 on $mux $procmux$3336.
    dead port 2/2 on $mux $procmux$3333.
    dead port 1/2 on $mux $procmux$3327.
    dead port 2/2 on $mux $procmux$3324.
    dead port 1/2 on $mux $procmux$3318.
    dead port 2/2 on $mux $procmux$3315.
    dead port 1/2 on $mux $procmux$3309.
    dead port 2/2 on $mux $procmux$3306.
    dead port 2/2 on $mux $procmux$3304.
    dead port 1/2 on $mux $procmux$3297.
    dead port 2/2 on $mux $procmux$3294.
    dead port 2/2 on $mux $procmux$3292.
    dead port 1/2 on $mux $procmux$3285.
    dead port 2/2 on $mux $procmux$3282.
    dead port 2/2 on $mux $procmux$3280.
    dead port 1/2 on $mux $procmux$3273.
    dead port 2/2 on $mux $procmux$3270.
    dead port 2/2 on $mux $procmux$3268.
    dead port 1/2 on $mux $procmux$3261.
    dead port 2/2 on $mux $procmux$3258.
    dead port 2/2 on $mux $procmux$3256.
    dead port 1/2 on $mux $procmux$3249.
    dead port 2/2 on $mux $procmux$3246.
    dead port 2/2 on $mux $procmux$3244.
    dead port 1/2 on $mux $procmux$3237.
    dead port 2/2 on $mux $procmux$3237.
    dead port 1/2 on $mux $procmux$3234.
    dead port 2/2 on $mux $procmux$3234.
    dead port 1/2 on $mux $procmux$3225.
    dead port 2/2 on $mux $procmux$3225.
    dead port 1/2 on $mux $procmux$3222.
    dead port 2/2 on $mux $procmux$3222.
    dead port 1/2 on $mux $procmux$3219.
    dead port 1/2 on $mux $procmux$3213.
    dead port 1/2 on $mux $procmux$3207.
    dead port 1/2 on $mux $procmux$3201.
    dead port 1/2 on $mux $procmux$3195.
    dead port 1/2 on $mux $procmux$3189.
    dead port 1/2 on $mux $procmux$3183.
    dead port 1/2 on $mux $procmux$3177.
    dead port 1/2 on $mux $procmux$3171.
    dead port 1/2 on $mux $procmux$3165.
    dead port 1/2 on $mux $procmux$3159.
    dead port 1/2 on $mux $procmux$3153.
    dead port 1/2 on $mux $procmux$3147.
    dead port 1/2 on $mux $procmux$3141.
    dead port 1/2 on $mux $procmux$3135.
    dead port 1/2 on $mux $procmux$3129.
    dead port 1/2 on $mux $procmux$3123.
    dead port 1/2 on $mux $procmux$3117.
    dead port 1/2 on $mux $procmux$3111.
    dead port 1/2 on $mux $procmux$3105.
    dead port 1/2 on $mux $procmux$3099.
    dead port 1/2 on $mux $procmux$3093.
    dead port 1/2 on $mux $procmux$3087.
    dead port 1/2 on $mux $procmux$3081.
    dead port 1/2 on $mux $procmux$3075.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5068.
    dead port 1/2 on $mux $procmux$5062.
    dead port 1/2 on $mux $procmux$5056.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5806.
    dead port 2/2 on $mux $procmux$5806.
    dead port 1/2 on $mux $procmux$5692.
    dead port 2/2 on $mux $procmux$5689.
    dead port 1/2 on $mux $procmux$5497.
    dead port 1/2 on $mux $procmux$5491.
    dead port 2/2 on $mux $procmux$5488.
    dead port 1/2 on $mux $procmux$5482.
    dead port 2/2 on $mux $procmux$5479.
    dead port 1/2 on $mux $procmux$5473.
    dead port 2/2 on $mux $procmux$5470.
    dead port 1/2 on $mux $procmux$5464.
    dead port 2/2 on $mux $procmux$5461.
    dead port 1/2 on $mux $procmux$5455.
    dead port 2/2 on $mux $procmux$5452.
    dead port 1/2 on $mux $procmux$5446.
    dead port 2/2 on $mux $procmux$5443.
    dead port 1/2 on $mux $procmux$5437.
    dead port 2/2 on $mux $procmux$5434.
    dead port 1/2 on $mux $procmux$5428.
    dead port 2/2 on $mux $procmux$5425.
    dead port 1/2 on $mux $procmux$5419.
    dead port 2/2 on $mux $procmux$5416.
    dead port 1/2 on $mux $procmux$5410.
    dead port 2/2 on $mux $procmux$5407.
    dead port 1/2 on $mux $procmux$5401.
    dead port 2/2 on $mux $procmux$5398.
    dead port 1/2 on $mux $procmux$5392.
    dead port 2/2 on $mux $procmux$5389.
    dead port 1/2 on $mux $procmux$5383.
    dead port 2/2 on $mux $procmux$5380.
    dead port 1/2 on $mux $procmux$5374.
    dead port 2/2 on $mux $procmux$5371.
    dead port 1/2 on $mux $procmux$5365.
    dead port 2/2 on $mux $procmux$5362.
    dead port 1/2 on $mux $procmux$5356.
    dead port 2/2 on $mux $procmux$5353.
    dead port 1/2 on $mux $procmux$5347.
    dead port 2/2 on $mux $procmux$5344.
    dead port 1/2 on $mux $procmux$5338.
    dead port 2/2 on $mux $procmux$5335.
    dead port 1/2 on $mux $procmux$5329.
    dead port 2/2 on $mux $procmux$5326.
    dead port 1/2 on $mux $procmux$5320.
    dead port 2/2 on $mux $procmux$5317.
    dead port 1/2 on $mux $procmux$5311.
    dead port 2/2 on $mux $procmux$5308.
    dead port 1/2 on $mux $procmux$5302.
    dead port 2/2 on $mux $procmux$5299.
    dead port 1/2 on $mux $procmux$5293.
    dead port 2/2 on $mux $procmux$5290.
    dead port 1/2 on $mux $procmux$5284.
    dead port 2/2 on $mux $procmux$5281.
    dead port 1/2 on $mux $procmux$5275.
    dead port 2/2 on $mux $procmux$5272.
    dead port 1/2 on $mux $procmux$5266.
    dead port 2/2 on $mux $procmux$5263.
    dead port 1/2 on $mux $procmux$5257.
    dead port 2/2 on $mux $procmux$5254.
    dead port 1/2 on $mux $procmux$5248.
    dead port 2/2 on $mux $procmux$5245.
    dead port 1/2 on $mux $procmux$5239.
    dead port 2/2 on $mux $procmux$5236.
    dead port 1/2 on $mux $procmux$5230.
    dead port 2/2 on $mux $procmux$5227.
    dead port 1/2 on $mux $procmux$5221.
    dead port 2/2 on $mux $procmux$5218.
    dead port 1/2 on $mux $procmux$5206.
    dead port 2/2 on $mux $procmux$5206.
    dead port 1/2 on $mux $procmux$5203.
    dead port 2/2 on $mux $procmux$5203.
    dead port 1/2 on $mux $procmux$5200.
    dead port 1/2 on $mux $procmux$5194.
    dead port 1/2 on $mux $procmux$5188.
    dead port 1/2 on $mux $procmux$5182.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$6185.
    dead port 2/2 on $mux $procmux$6185.
    dead port 1/2 on $mux $procmux$6182.
    dead port 2/2 on $mux $procmux$6182.
    dead port 1/2 on $mux $procmux$6179.
    dead port 2/2 on $mux $procmux$6179.
    dead port 1/2 on $mux $procmux$5942.
    dead port 2/2 on $mux $procmux$5942.
    dead port 1/2 on $mux $procmux$5939.
    dead port 2/2 on $mux $procmux$5939.
    dead port 1/2 on $mux $procmux$5930.
    dead port 1/2 on $mux $procmux$5924.
    dead port 1/2 on $mux $procmux$5918.
    dead port 1/2 on $mux $procmux$5912.
    dead port 1/2 on $mux $procmux$5906.
    dead port 1/2 on $mux $procmux$5900.
    dead port 1/2 on $mux $procmux$5894.
    dead port 1/2 on $mux $procmux$5888.
    dead port 1/2 on $mux $procmux$5882.
    dead port 1/2 on $mux $procmux$5876.
    dead port 1/2 on $mux $procmux$5870.
    dead port 1/2 on $mux $procmux$5864.
    dead port 1/2 on $mux $procmux$5858.
    dead port 2/2 on $mux $procmux$5858.
    dead port 1/2 on $mux $procmux$5855.
    dead port 2/2 on $mux $procmux$5855.
    dead port 1/2 on $mux $procmux$5846.
    dead port 2/2 on $mux $procmux$5846.
    dead port 1/2 on $mux $procmux$5843.
    dead port 2/2 on $mux $procmux$5843.
    dead port 1/2 on $mux $procmux$5840.
Removed 583 multiplexer ports.
<suppressed ~429 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cdb.
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \alu.
  Optimizing cells in module \top.
  Optimizing cells in module \top.
  Optimizing cells in module \reservation_station.
    Consolidated identical input bits for $mux cell $procmux$4734:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$4734_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4734_Y [0]
      New connections: $procmux$4734_Y [3:1] = { $procmux$4734_Y [0] $procmux$4734_Y [0] $procmux$4734_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4731:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$4731_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4731_Y [0]
      New connections: $procmux$4731_Y [6:1] = { $procmux$4731_Y [0] $procmux$4731_Y [0] $procmux$4731_Y [0] $procmux$4731_Y [0] $procmux$4731_Y [0] $procmux$4731_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4728:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4728_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4728_Y [0]
      New connections: $procmux$4728_Y [31:1] = { $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] $procmux$4728_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4725:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4725_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4725_Y [0]
      New connections: $procmux$4725_Y [31:1] = { $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] $procmux$4725_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4722:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4722_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4722_Y [0]
      New connections: $procmux$4722_Y [4:1] = { $procmux$4722_Y [0] $procmux$4722_Y [0] $procmux$4722_Y [0] $procmux$4722_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4719:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4719_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4719_Y [0]
      New connections: $procmux$4719_Y [4:1] = { $procmux$4719_Y [0] $procmux$4719_Y [0] $procmux$4719_Y [0] $procmux$4719_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4716:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4716_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4716_Y [0]
      New connections: $procmux$4716_Y [4:1] = { $procmux$4716_Y [0] $procmux$4716_Y [0] $procmux$4716_Y [0] $procmux$4716_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4713:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4713_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4713_Y [0]
      New connections: $procmux$4713_Y [31:1] = { $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] $procmux$4713_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4710:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$4710_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4710_Y [0]
      New connections: $procmux$4710_Y [3:1] = { $procmux$4710_Y [0] $procmux$4710_Y [0] $procmux$4710_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4707:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$4707_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4707_Y [0]
      New connections: $procmux$4707_Y [6:1] = { $procmux$4707_Y [0] $procmux$4707_Y [0] $procmux$4707_Y [0] $procmux$4707_Y [0] $procmux$4707_Y [0] $procmux$4707_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4704:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4704_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4704_Y [0]
      New connections: $procmux$4704_Y [31:1] = { $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] $procmux$4704_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4701:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4701_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4701_Y [0]
      New connections: $procmux$4701_Y [31:1] = { $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] $procmux$4701_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4698:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4698_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4698_Y [0]
      New connections: $procmux$4698_Y [4:1] = { $procmux$4698_Y [0] $procmux$4698_Y [0] $procmux$4698_Y [0] $procmux$4698_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4695:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4695_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4695_Y [0]
      New connections: $procmux$4695_Y [4:1] = { $procmux$4695_Y [0] $procmux$4695_Y [0] $procmux$4695_Y [0] $procmux$4695_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4692:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4692_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4692_Y [0]
      New connections: $procmux$4692_Y [4:1] = { $procmux$4692_Y [0] $procmux$4692_Y [0] $procmux$4692_Y [0] $procmux$4692_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4689:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4689_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4689_Y [0]
      New connections: $procmux$4689_Y [31:1] = { $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] $procmux$4689_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4686:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$4686_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4686_Y [0]
      New connections: $procmux$4686_Y [3:1] = { $procmux$4686_Y [0] $procmux$4686_Y [0] $procmux$4686_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4683:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$4683_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4683_Y [0]
      New connections: $procmux$4683_Y [6:1] = { $procmux$4683_Y [0] $procmux$4683_Y [0] $procmux$4683_Y [0] $procmux$4683_Y [0] $procmux$4683_Y [0] $procmux$4683_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4680:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4680_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4680_Y [0]
      New connections: $procmux$4680_Y [31:1] = { $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4677:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4677_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4677_Y [0]
      New connections: $procmux$4677_Y [31:1] = { $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] $procmux$4677_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4674:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4674_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4674_Y [0]
      New connections: $procmux$4674_Y [4:1] = { $procmux$4674_Y [0] $procmux$4674_Y [0] $procmux$4674_Y [0] $procmux$4674_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4671:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4671_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4671_Y [0]
      New connections: $procmux$4671_Y [4:1] = { $procmux$4671_Y [0] $procmux$4671_Y [0] $procmux$4671_Y [0] $procmux$4671_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4668:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4668_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4668_Y [0]
      New connections: $procmux$4668_Y [4:1] = { $procmux$4668_Y [0] $procmux$4668_Y [0] $procmux$4668_Y [0] $procmux$4668_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4665:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4665_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4665_Y [0]
      New connections: $procmux$4665_Y [31:1] = { $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] $procmux$4665_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4662:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$4662_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4662_Y [0]
      New connections: $procmux$4662_Y [3:1] = { $procmux$4662_Y [0] $procmux$4662_Y [0] $procmux$4662_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4659:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$4659_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4659_Y [0]
      New connections: $procmux$4659_Y [6:1] = { $procmux$4659_Y [0] $procmux$4659_Y [0] $procmux$4659_Y [0] $procmux$4659_Y [0] $procmux$4659_Y [0] $procmux$4659_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4656:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4656_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4656_Y [0]
      New connections: $procmux$4656_Y [31:1] = { $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] $procmux$4656_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4653:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4653_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4653_Y [0]
      New connections: $procmux$4653_Y [31:1] = { $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] $procmux$4653_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4650:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4650_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4650_Y [0]
      New connections: $procmux$4650_Y [4:1] = { $procmux$4650_Y [0] $procmux$4650_Y [0] $procmux$4650_Y [0] $procmux$4650_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4647:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4647_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4647_Y [0]
      New connections: $procmux$4647_Y [4:1] = { $procmux$4647_Y [0] $procmux$4647_Y [0] $procmux$4647_Y [0] $procmux$4647_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4644:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4644_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4644_Y [0]
      New connections: $procmux$4644_Y [4:1] = { $procmux$4644_Y [0] $procmux$4644_Y [0] $procmux$4644_Y [0] $procmux$4644_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4641:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4641_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4641_Y [0]
      New connections: $procmux$4641_Y [31:1] = { $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] $procmux$4641_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4638:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$4638_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4638_Y [0]
      New connections: $procmux$4638_Y [3:1] = { $procmux$4638_Y [0] $procmux$4638_Y [0] $procmux$4638_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4635:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$4635_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4635_Y [0]
      New connections: $procmux$4635_Y [6:1] = { $procmux$4635_Y [0] $procmux$4635_Y [0] $procmux$4635_Y [0] $procmux$4635_Y [0] $procmux$4635_Y [0] $procmux$4635_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4632:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4632_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4632_Y [0]
      New connections: $procmux$4632_Y [31:1] = { $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] $procmux$4632_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4629:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4629_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4629_Y [0]
      New connections: $procmux$4629_Y [31:1] = { $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] $procmux$4629_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4626:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4626_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4626_Y [0]
      New connections: $procmux$4626_Y [4:1] = { $procmux$4626_Y [0] $procmux$4626_Y [0] $procmux$4626_Y [0] $procmux$4626_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4623:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4623_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4623_Y [0]
      New connections: $procmux$4623_Y [4:1] = { $procmux$4623_Y [0] $procmux$4623_Y [0] $procmux$4623_Y [0] $procmux$4623_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4620:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4620_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4620_Y [0]
      New connections: $procmux$4620_Y [4:1] = { $procmux$4620_Y [0] $procmux$4620_Y [0] $procmux$4620_Y [0] $procmux$4620_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4617:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4617_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4617_Y [0]
      New connections: $procmux$4617_Y [31:1] = { $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] $procmux$4617_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4614:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$4614_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4614_Y [0]
      New connections: $procmux$4614_Y [3:1] = { $procmux$4614_Y [0] $procmux$4614_Y [0] $procmux$4614_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4611:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$4611_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4611_Y [0]
      New connections: $procmux$4611_Y [6:1] = { $procmux$4611_Y [0] $procmux$4611_Y [0] $procmux$4611_Y [0] $procmux$4611_Y [0] $procmux$4611_Y [0] $procmux$4611_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4608:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4608_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4608_Y [0]
      New connections: $procmux$4608_Y [31:1] = { $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] $procmux$4608_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4605:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4605_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4605_Y [0]
      New connections: $procmux$4605_Y [31:1] = { $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] $procmux$4605_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4602:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4602_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4602_Y [0]
      New connections: $procmux$4602_Y [4:1] = { $procmux$4602_Y [0] $procmux$4602_Y [0] $procmux$4602_Y [0] $procmux$4602_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4599:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4599_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4599_Y [0]
      New connections: $procmux$4599_Y [4:1] = { $procmux$4599_Y [0] $procmux$4599_Y [0] $procmux$4599_Y [0] $procmux$4599_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4596:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4596_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4596_Y [0]
      New connections: $procmux$4596_Y [4:1] = { $procmux$4596_Y [0] $procmux$4596_Y [0] $procmux$4596_Y [0] $procmux$4596_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4593:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4593_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4593_Y [0]
      New connections: $procmux$4593_Y [31:1] = { $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] $procmux$4593_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4590:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$4590_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4590_Y [0]
      New connections: $procmux$4590_Y [3:1] = { $procmux$4590_Y [0] $procmux$4590_Y [0] $procmux$4590_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4587:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$4587_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4587_Y [0]
      New connections: $procmux$4587_Y [6:1] = { $procmux$4587_Y [0] $procmux$4587_Y [0] $procmux$4587_Y [0] $procmux$4587_Y [0] $procmux$4587_Y [0] $procmux$4587_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4584:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4584_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4584_Y [0]
      New connections: $procmux$4584_Y [31:1] = { $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] $procmux$4584_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4581:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4581_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4581_Y [0]
      New connections: $procmux$4581_Y [31:1] = { $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] $procmux$4581_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4578:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4578_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4578_Y [0]
      New connections: $procmux$4578_Y [4:1] = { $procmux$4578_Y [0] $procmux$4578_Y [0] $procmux$4578_Y [0] $procmux$4578_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4575:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4575_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4575_Y [0]
      New connections: $procmux$4575_Y [4:1] = { $procmux$4575_Y [0] $procmux$4575_Y [0] $procmux$4575_Y [0] $procmux$4575_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4572:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4572_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4572_Y [0]
      New connections: $procmux$4572_Y [4:1] = { $procmux$4572_Y [0] $procmux$4572_Y [0] $procmux$4572_Y [0] $procmux$4572_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4569:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4569_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4569_Y [0]
      New connections: $procmux$4569_Y [31:1] = { $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] $procmux$4569_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4566:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$4566_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4566_Y [0]
      New connections: $procmux$4566_Y [3:1] = { $procmux$4566_Y [0] $procmux$4566_Y [0] $procmux$4566_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4563:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$4563_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4563_Y [0]
      New connections: $procmux$4563_Y [6:1] = { $procmux$4563_Y [0] $procmux$4563_Y [0] $procmux$4563_Y [0] $procmux$4563_Y [0] $procmux$4563_Y [0] $procmux$4563_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4560:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4560_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4560_Y [0]
      New connections: $procmux$4560_Y [31:1] = { $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] $procmux$4560_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4557:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4557_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4557_Y [0]
      New connections: $procmux$4557_Y [31:1] = { $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] $procmux$4557_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4554:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4554_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4554_Y [0]
      New connections: $procmux$4554_Y [4:1] = { $procmux$4554_Y [0] $procmux$4554_Y [0] $procmux$4554_Y [0] $procmux$4554_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4551:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4551_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4551_Y [0]
      New connections: $procmux$4551_Y [4:1] = { $procmux$4551_Y [0] $procmux$4551_Y [0] $procmux$4551_Y [0] $procmux$4551_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4548:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4548_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4548_Y [0]
      New connections: $procmux$4548_Y [4:1] = { $procmux$4548_Y [0] $procmux$4548_Y [0] $procmux$4548_Y [0] $procmux$4548_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4545:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4545_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4545_Y [0]
      New connections: $procmux$4545_Y [31:1] = { $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] $procmux$4545_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4172:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4172_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4172_Y [0]
      New connections: $procmux$4172_Y [31:1] = { $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] $procmux$4172_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4160:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4160_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4160_Y [0]
      New connections: $procmux$4160_Y [4:1] = { $procmux$4160_Y [0] $procmux$4160_Y [0] $procmux$4160_Y [0] $procmux$4160_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4136:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4136_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4136_Y [0]
      New connections: $procmux$4136_Y [31:1] = { $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] $procmux$4136_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4124:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4124_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4124_Y [0]
      New connections: $procmux$4124_Y [4:1] = { $procmux$4124_Y [0] $procmux$4124_Y [0] $procmux$4124_Y [0] $procmux$4124_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4046:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4046_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4046_Y [0]
      New connections: $procmux$4046_Y [31:1] = { $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] $procmux$4046_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4034:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$4034_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4034_Y [0]
      New connections: $procmux$4034_Y [4:1] = { $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] $procmux$4034_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4010:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$4010_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4010_Y [0]
      New connections: $procmux$4010_Y [31:1] = { $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] $procmux$4010_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3998:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3998_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3998_Y [0]
      New connections: $procmux$3998_Y [4:1] = { $procmux$3998_Y [0] $procmux$3998_Y [0] $procmux$3998_Y [0] $procmux$3998_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3920:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3920_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3920_Y [0]
      New connections: $procmux$3920_Y [31:1] = { $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] $procmux$3920_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3908:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3908_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3908_Y [0]
      New connections: $procmux$3908_Y [4:1] = { $procmux$3908_Y [0] $procmux$3908_Y [0] $procmux$3908_Y [0] $procmux$3908_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3884:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3884_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3884_Y [0]
      New connections: $procmux$3884_Y [31:1] = { $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] $procmux$3884_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3872:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3872_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3872_Y [0]
      New connections: $procmux$3872_Y [4:1] = { $procmux$3872_Y [0] $procmux$3872_Y [0] $procmux$3872_Y [0] $procmux$3872_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3794:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3794_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3794_Y [0]
      New connections: $procmux$3794_Y [31:1] = { $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] $procmux$3794_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3782:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3782_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3782_Y [0]
      New connections: $procmux$3782_Y [4:1] = { $procmux$3782_Y [0] $procmux$3782_Y [0] $procmux$3782_Y [0] $procmux$3782_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3758:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3758_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3758_Y [0]
      New connections: $procmux$3758_Y [31:1] = { $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] $procmux$3758_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3746:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3746_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3746_Y [0]
      New connections: $procmux$3746_Y [4:1] = { $procmux$3746_Y [0] $procmux$3746_Y [0] $procmux$3746_Y [0] $procmux$3746_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3668:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3668_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3668_Y [0]
      New connections: $procmux$3668_Y [31:1] = { $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] $procmux$3668_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3656:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3656_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3656_Y [0]
      New connections: $procmux$3656_Y [4:1] = { $procmux$3656_Y [0] $procmux$3656_Y [0] $procmux$3656_Y [0] $procmux$3656_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3632:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3632_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3632_Y [0]
      New connections: $procmux$3632_Y [31:1] = { $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] $procmux$3632_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3620:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3620_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3620_Y [0]
      New connections: $procmux$3620_Y [4:1] = { $procmux$3620_Y [0] $procmux$3620_Y [0] $procmux$3620_Y [0] $procmux$3620_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3542:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3542_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3542_Y [0]
      New connections: $procmux$3542_Y [31:1] = { $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] $procmux$3542_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3530:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3530_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3530_Y [0]
      New connections: $procmux$3530_Y [4:1] = { $procmux$3530_Y [0] $procmux$3530_Y [0] $procmux$3530_Y [0] $procmux$3530_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3506:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3506_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3506_Y [0]
      New connections: $procmux$3506_Y [31:1] = { $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] $procmux$3506_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3494:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3494_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3494_Y [0]
      New connections: $procmux$3494_Y [4:1] = { $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3416:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3416_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3416_Y [0]
      New connections: $procmux$3416_Y [31:1] = { $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] $procmux$3416_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3404:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3404_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3404_Y [0]
      New connections: $procmux$3404_Y [4:1] = { $procmux$3404_Y [0] $procmux$3404_Y [0] $procmux$3404_Y [0] $procmux$3404_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3380:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3380_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3380_Y [0]
      New connections: $procmux$3380_Y [31:1] = { $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] $procmux$3380_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3368:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3368_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3368_Y [0]
      New connections: $procmux$3368_Y [4:1] = { $procmux$3368_Y [0] $procmux$3368_Y [0] $procmux$3368_Y [0] $procmux$3368_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3290:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3290_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3290_Y [0]
      New connections: $procmux$3290_Y [31:1] = { $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] $procmux$3290_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3278:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3278_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3278_Y [0]
      New connections: $procmux$3278_Y [4:1] = { $procmux$3278_Y [0] $procmux$3278_Y [0] $procmux$3278_Y [0] $procmux$3278_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3254:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3254_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3254_Y [0]
      New connections: $procmux$3254_Y [31:1] = { $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] $procmux$3254_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3242:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3242_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3242_Y [0]
      New connections: $procmux$3242_Y [4:1] = { $procmux$3242_Y [0] $procmux$3242_Y [0] $procmux$3242_Y [0] $procmux$3242_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3198:
      Old ports: A=4'0000, B=4'1111, Y=$procmux$3198_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3198_Y [0]
      New connections: $procmux$3198_Y [3:1] = { $procmux$3198_Y [0] $procmux$3198_Y [0] $procmux$3198_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3180:
      Old ports: A=7'0000000, B=7'1111111, Y=$procmux$3180_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3180_Y [0]
      New connections: $procmux$3180_Y [6:1] = { $procmux$3180_Y [0] $procmux$3180_Y [0] $procmux$3180_Y [0] $procmux$3180_Y [0] $procmux$3180_Y [0] $procmux$3180_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3162:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3162_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3162_Y [0]
      New connections: $procmux$3162_Y [31:1] = { $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] $procmux$3162_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3144:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3144_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3144_Y [0]
      New connections: $procmux$3144_Y [31:1] = { $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] $procmux$3144_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3126:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3126_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3126_Y [0]
      New connections: $procmux$3126_Y [4:1] = { $procmux$3126_Y [0] $procmux$3126_Y [0] $procmux$3126_Y [0] $procmux$3126_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3108:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3108_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3108_Y [0]
      New connections: $procmux$3108_Y [4:1] = { $procmux$3108_Y [0] $procmux$3108_Y [0] $procmux$3108_Y [0] $procmux$3108_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3090:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$3090_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3090_Y [0]
      New connections: $procmux$3090_Y [4:1] = { $procmux$3090_Y [0] $procmux$3090_Y [0] $procmux$3090_Y [0] $procmux$3090_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3072:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$3072_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3072_Y [0]
      New connections: $procmux$3072_Y [31:1] = { $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] $procmux$3072_Y [0] }
  Optimizing cells in module \reservation_station.
    Consolidated identical input bits for $mux cell $procmux$4740:
      Old ports: A=$2$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_EN[31:0]$1595, B=0, Y=$procmux$4740_Y
      New ports: A=$procmux$3072_Y [0], B=1'0, Y=$procmux$4740_Y [0]
      New connections: $procmux$4740_Y [31:1] = { $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] $procmux$4740_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4231:
      Old ports: A=0, B=$4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_EN[31:0]$1443, Y=$procmux$4231_Y
      New ports: A=1'0, B=$procmux$4172_Y [0], Y=$procmux$4231_Y [0]
      New connections: $procmux$4231_Y [31:1] = { $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] $procmux$4231_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4222:
      Old ports: A=5'00000, B=$4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$970_EN[4:0]$1444, Y=$procmux$4222_Y
      New ports: A=1'0, B=$procmux$4160_Y [0], Y=$procmux$4222_Y [0]
      New connections: $procmux$4222_Y [4:1] = { $procmux$4222_Y [0] $procmux$4222_Y [0] $procmux$4222_Y [0] $procmux$4222_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4204:
      Old ports: A=0, B=$4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_EN[31:0]$1448, Y=$procmux$4204_Y
      New ports: A=1'0, B=$procmux$4136_Y [0], Y=$procmux$4204_Y [0]
      New connections: $procmux$4204_Y [31:1] = { $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] $procmux$4204_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4195:
      Old ports: A=5'00000, B=$4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$972_EN[4:0]$1449, Y=$procmux$4195_Y
      New ports: A=1'0, B=$procmux$4124_Y [0], Y=$procmux$4195_Y [0]
      New connections: $procmux$4195_Y [4:1] = { $procmux$4195_Y [0] $procmux$4195_Y [0] $procmux$4195_Y [0] $procmux$4195_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4105:
      Old ports: A=0, B=$4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_EN[31:0]$1459, Y=$procmux$4105_Y
      New ports: A=1'0, B=$procmux$4046_Y [0], Y=$procmux$4105_Y [0]
      New connections: $procmux$4105_Y [31:1] = { $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] $procmux$4105_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4096:
      Old ports: A=5'00000, B=$4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$974_EN[4:0]$1460, Y=$procmux$4096_Y
      New ports: A=1'0, B=$procmux$4034_Y [0], Y=$procmux$4096_Y [0]
      New connections: $procmux$4096_Y [4:1] = { $procmux$4096_Y [0] $procmux$4096_Y [0] $procmux$4096_Y [0] $procmux$4096_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4078:
      Old ports: A=0, B=$4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_EN[31:0]$1464, Y=$procmux$4078_Y
      New ports: A=1'0, B=$procmux$4010_Y [0], Y=$procmux$4078_Y [0]
      New connections: $procmux$4078_Y [31:1] = { $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] $procmux$4078_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4069:
      Old ports: A=5'00000, B=$4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$976_EN[4:0]$1465, Y=$procmux$4069_Y
      New ports: A=1'0, B=$procmux$3998_Y [0], Y=$procmux$4069_Y [0]
      New connections: $procmux$4069_Y [4:1] = { $procmux$4069_Y [0] $procmux$4069_Y [0] $procmux$4069_Y [0] $procmux$4069_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3979:
      Old ports: A=0, B=$4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_EN[31:0]$1475, Y=$procmux$3979_Y
      New ports: A=1'0, B=$procmux$3920_Y [0], Y=$procmux$3979_Y [0]
      New connections: $procmux$3979_Y [31:1] = { $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] $procmux$3979_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3970:
      Old ports: A=5'00000, B=$4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$978_EN[4:0]$1476, Y=$procmux$3970_Y
      New ports: A=1'0, B=$procmux$3908_Y [0], Y=$procmux$3970_Y [0]
      New connections: $procmux$3970_Y [4:1] = { $procmux$3970_Y [0] $procmux$3970_Y [0] $procmux$3970_Y [0] $procmux$3970_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3952:
      Old ports: A=0, B=$4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_EN[31:0]$1480, Y=$procmux$3952_Y
      New ports: A=1'0, B=$procmux$3884_Y [0], Y=$procmux$3952_Y [0]
      New connections: $procmux$3952_Y [31:1] = { $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] $procmux$3952_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3943:
      Old ports: A=5'00000, B=$4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$980_EN[4:0]$1481, Y=$procmux$3943_Y
      New ports: A=1'0, B=$procmux$3872_Y [0], Y=$procmux$3943_Y [0]
      New connections: $procmux$3943_Y [4:1] = { $procmux$3943_Y [0] $procmux$3943_Y [0] $procmux$3943_Y [0] $procmux$3943_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3853:
      Old ports: A=0, B=$4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_EN[31:0]$1491, Y=$procmux$3853_Y
      New ports: A=1'0, B=$procmux$3794_Y [0], Y=$procmux$3853_Y [0]
      New connections: $procmux$3853_Y [31:1] = { $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] $procmux$3853_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3844:
      Old ports: A=5'00000, B=$4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$982_EN[4:0]$1492, Y=$procmux$3844_Y
      New ports: A=1'0, B=$procmux$3782_Y [0], Y=$procmux$3844_Y [0]
      New connections: $procmux$3844_Y [4:1] = { $procmux$3844_Y [0] $procmux$3844_Y [0] $procmux$3844_Y [0] $procmux$3844_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3826:
      Old ports: A=0, B=$4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_EN[31:0]$1496, Y=$procmux$3826_Y
      New ports: A=1'0, B=$procmux$3758_Y [0], Y=$procmux$3826_Y [0]
      New connections: $procmux$3826_Y [31:1] = { $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] $procmux$3826_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3817:
      Old ports: A=5'00000, B=$4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$984_EN[4:0]$1497, Y=$procmux$3817_Y
      New ports: A=1'0, B=$procmux$3746_Y [0], Y=$procmux$3817_Y [0]
      New connections: $procmux$3817_Y [4:1] = { $procmux$3817_Y [0] $procmux$3817_Y [0] $procmux$3817_Y [0] $procmux$3817_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3727:
      Old ports: A=0, B=$4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_EN[31:0]$1507, Y=$procmux$3727_Y
      New ports: A=1'0, B=$procmux$3668_Y [0], Y=$procmux$3727_Y [0]
      New connections: $procmux$3727_Y [31:1] = { $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] $procmux$3727_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3718:
      Old ports: A=5'00000, B=$4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$986_EN[4:0]$1508, Y=$procmux$3718_Y
      New ports: A=1'0, B=$procmux$3656_Y [0], Y=$procmux$3718_Y [0]
      New connections: $procmux$3718_Y [4:1] = { $procmux$3718_Y [0] $procmux$3718_Y [0] $procmux$3718_Y [0] $procmux$3718_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3700:
      Old ports: A=0, B=$4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_EN[31:0]$1512, Y=$procmux$3700_Y
      New ports: A=1'0, B=$procmux$3632_Y [0], Y=$procmux$3700_Y [0]
      New connections: $procmux$3700_Y [31:1] = { $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] $procmux$3700_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3691:
      Old ports: A=5'00000, B=$4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$988_EN[4:0]$1513, Y=$procmux$3691_Y
      New ports: A=1'0, B=$procmux$3620_Y [0], Y=$procmux$3691_Y [0]
      New connections: $procmux$3691_Y [4:1] = { $procmux$3691_Y [0] $procmux$3691_Y [0] $procmux$3691_Y [0] $procmux$3691_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3601:
      Old ports: A=0, B=$4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_EN[31:0]$1523, Y=$procmux$3601_Y
      New ports: A=1'0, B=$procmux$3542_Y [0], Y=$procmux$3601_Y [0]
      New connections: $procmux$3601_Y [31:1] = { $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] $procmux$3601_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3592:
      Old ports: A=5'00000, B=$4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$990_EN[4:0]$1524, Y=$procmux$3592_Y
      New ports: A=1'0, B=$procmux$3530_Y [0], Y=$procmux$3592_Y [0]
      New connections: $procmux$3592_Y [4:1] = { $procmux$3592_Y [0] $procmux$3592_Y [0] $procmux$3592_Y [0] $procmux$3592_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3574:
      Old ports: A=0, B=$4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_EN[31:0]$1528, Y=$procmux$3574_Y
      New ports: A=1'0, B=$procmux$3506_Y [0], Y=$procmux$3574_Y [0]
      New connections: $procmux$3574_Y [31:1] = { $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] $procmux$3574_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3565:
      Old ports: A=5'00000, B=$4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$992_EN[4:0]$1529, Y=$procmux$3565_Y
      New ports: A=1'0, B=$procmux$3494_Y [0], Y=$procmux$3565_Y [0]
      New connections: $procmux$3565_Y [4:1] = { $procmux$3565_Y [0] $procmux$3565_Y [0] $procmux$3565_Y [0] $procmux$3565_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3475:
      Old ports: A=0, B=$4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_EN[31:0]$1539, Y=$procmux$3475_Y
      New ports: A=1'0, B=$procmux$3416_Y [0], Y=$procmux$3475_Y [0]
      New connections: $procmux$3475_Y [31:1] = { $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] $procmux$3475_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3466:
      Old ports: A=5'00000, B=$4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$994_EN[4:0]$1540, Y=$procmux$3466_Y
      New ports: A=1'0, B=$procmux$3404_Y [0], Y=$procmux$3466_Y [0]
      New connections: $procmux$3466_Y [4:1] = { $procmux$3466_Y [0] $procmux$3466_Y [0] $procmux$3466_Y [0] $procmux$3466_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3448:
      Old ports: A=0, B=$4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_EN[31:0]$1544, Y=$procmux$3448_Y
      New ports: A=1'0, B=$procmux$3380_Y [0], Y=$procmux$3448_Y [0]
      New connections: $procmux$3448_Y [31:1] = { $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] $procmux$3448_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3439:
      Old ports: A=5'00000, B=$4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$996_EN[4:0]$1545, Y=$procmux$3439_Y
      New ports: A=1'0, B=$procmux$3368_Y [0], Y=$procmux$3439_Y [0]
      New connections: $procmux$3439_Y [4:1] = { $procmux$3439_Y [0] $procmux$3439_Y [0] $procmux$3439_Y [0] $procmux$3439_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3349:
      Old ports: A=0, B=$4$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_EN[31:0]$1555, Y=$procmux$3349_Y
      New ports: A=1'0, B=$procmux$3290_Y [0], Y=$procmux$3349_Y [0]
      New connections: $procmux$3349_Y [31:1] = { $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] $procmux$3349_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3340:
      Old ports: A=5'00000, B=$4$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$998_EN[4:0]$1556, Y=$procmux$3340_Y
      New ports: A=1'0, B=$procmux$3278_Y [0], Y=$procmux$3340_Y [0]
      New connections: $procmux$3340_Y [4:1] = { $procmux$3340_Y [0] $procmux$3340_Y [0] $procmux$3340_Y [0] $procmux$3340_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3322:
      Old ports: A=0, B=$4$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_EN[31:0]$1560, Y=$procmux$3322_Y
      New ports: A=1'0, B=$procmux$3254_Y [0], Y=$procmux$3322_Y [0]
      New connections: $procmux$3322_Y [31:1] = { $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] $procmux$3322_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3313:
      Old ports: A=5'00000, B=$4$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$1000_EN[4:0]$1561, Y=$procmux$3313_Y
      New ports: A=1'0, B=$procmux$3242_Y [0], Y=$procmux$3313_Y [0]
      New connections: $procmux$3313_Y [4:1] = { $procmux$3313_Y [0] $procmux$3313_Y [0] $procmux$3313_Y [0] $procmux$3313_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4803:
      Old ports: A=$2$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_EN[3:0]$1574, B=4'0000, Y=$procmux$4803_Y
      New ports: A=$procmux$3198_Y [0], B=1'0, Y=$procmux$4803_Y [0]
      New connections: $procmux$4803_Y [3:1] = { $procmux$4803_Y [0] $procmux$4803_Y [0] $procmux$4803_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4794:
      Old ports: A=$2$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_EN[6:0]$1577, B=7'0000000, Y=$procmux$4794_Y
      New ports: A=$procmux$3180_Y [0], B=1'0, Y=$procmux$4794_Y [0]
      New connections: $procmux$4794_Y [6:1] = { $procmux$4794_Y [0] $procmux$4794_Y [0] $procmux$4794_Y [0] $procmux$4794_Y [0] $procmux$4794_Y [0] $procmux$4794_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4785:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:508$1003_EN[31:0]$1580, B=0, Y=$procmux$4785_Y
      New ports: A=$procmux$3162_Y [0], B=1'0, Y=$procmux$4785_Y [0]
      New connections: $procmux$4785_Y [31:1] = { $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] $procmux$4785_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4776:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:509$1004_EN[31:0]$1583, B=0, Y=$procmux$4776_Y
      New ports: A=$procmux$3144_Y [0], B=1'0, Y=$procmux$4776_Y [0]
      New connections: $procmux$4776_Y [31:1] = { $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] $procmux$4776_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4767:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_EN[4:0]$1586, B=5'00000, Y=$procmux$4767_Y
      New ports: A=$procmux$3126_Y [0], B=1'0, Y=$procmux$4767_Y [0]
      New connections: $procmux$4767_Y [4:1] = { $procmux$4767_Y [0] $procmux$4767_Y [0] $procmux$4767_Y [0] $procmux$4767_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4758:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_EN[4:0]$1589, B=5'00000, Y=$procmux$4758_Y
      New ports: A=$procmux$3108_Y [0], B=1'0, Y=$procmux$4758_Y [0]
      New connections: $procmux$4758_Y [4:1] = { $procmux$4758_Y [0] $procmux$4758_Y [0] $procmux$4758_Y [0] $procmux$4758_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4749:
      Old ports: A=$2$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_EN[4:0]$1592, B=5'00000, Y=$procmux$4749_Y
      New ports: A=$procmux$3090_Y [0], B=1'0, Y=$procmux$4749_Y [0]
      New connections: $procmux$4749_Y [4:1] = { $procmux$4749_Y [0] $procmux$4749_Y [0] $procmux$4749_Y [0] $procmux$4749_Y [0] }
  Optimizing cells in module \reservation_station.
    Consolidated identical input bits for $mux cell $procmux$4530:
      Old ports: A=0, B=$3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_EN[31:0]$1435, Y=$procmux$4530_Y
      New ports: A=1'0, B=$procmux$4231_Y [0], Y=$procmux$4530_Y [0]
      New connections: $procmux$4530_Y [31:1] = { $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] $procmux$4530_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4524:
      Old ports: A=5'00000, B=$3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$970_EN[4:0]$1436, Y=$procmux$4524_Y
      New ports: A=1'0, B=$procmux$4222_Y [0], Y=$procmux$4524_Y [0]
      New connections: $procmux$4524_Y [4:1] = { $procmux$4524_Y [0] $procmux$4524_Y [0] $procmux$4524_Y [0] $procmux$4524_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4512:
      Old ports: A=0, B=$3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_EN[31:0]$1438, Y=$procmux$4512_Y
      New ports: A=1'0, B=$procmux$4204_Y [0], Y=$procmux$4512_Y [0]
      New connections: $procmux$4512_Y [31:1] = { $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] $procmux$4512_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4506:
      Old ports: A=5'00000, B=$3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$972_EN[4:0]$1439, Y=$procmux$4506_Y
      New ports: A=1'0, B=$procmux$4195_Y [0], Y=$procmux$4506_Y [0]
      New connections: $procmux$4506_Y [4:1] = { $procmux$4506_Y [0] $procmux$4506_Y [0] $procmux$4506_Y [0] $procmux$4506_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4494:
      Old ports: A=0, B=$3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_EN[31:0]$1451, Y=$procmux$4494_Y
      New ports: A=1'0, B=$procmux$4105_Y [0], Y=$procmux$4494_Y [0]
      New connections: $procmux$4494_Y [31:1] = { $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] $procmux$4494_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4488:
      Old ports: A=5'00000, B=$3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$974_EN[4:0]$1452, Y=$procmux$4488_Y
      New ports: A=1'0, B=$procmux$4096_Y [0], Y=$procmux$4488_Y [0]
      New connections: $procmux$4488_Y [4:1] = { $procmux$4488_Y [0] $procmux$4488_Y [0] $procmux$4488_Y [0] $procmux$4488_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4476:
      Old ports: A=0, B=$3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_EN[31:0]$1454, Y=$procmux$4476_Y
      New ports: A=1'0, B=$procmux$4078_Y [0], Y=$procmux$4476_Y [0]
      New connections: $procmux$4476_Y [31:1] = { $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] $procmux$4476_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4470:
      Old ports: A=5'00000, B=$3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$976_EN[4:0]$1455, Y=$procmux$4470_Y
      New ports: A=1'0, B=$procmux$4069_Y [0], Y=$procmux$4470_Y [0]
      New connections: $procmux$4470_Y [4:1] = { $procmux$4470_Y [0] $procmux$4470_Y [0] $procmux$4470_Y [0] $procmux$4470_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4458:
      Old ports: A=0, B=$3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_EN[31:0]$1467, Y=$procmux$4458_Y
      New ports: A=1'0, B=$procmux$3979_Y [0], Y=$procmux$4458_Y [0]
      New connections: $procmux$4458_Y [31:1] = { $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] $procmux$4458_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4452:
      Old ports: A=5'00000, B=$3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$978_EN[4:0]$1468, Y=$procmux$4452_Y
      New ports: A=1'0, B=$procmux$3970_Y [0], Y=$procmux$4452_Y [0]
      New connections: $procmux$4452_Y [4:1] = { $procmux$4452_Y [0] $procmux$4452_Y [0] $procmux$4452_Y [0] $procmux$4452_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4440:
      Old ports: A=0, B=$3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_EN[31:0]$1470, Y=$procmux$4440_Y
      New ports: A=1'0, B=$procmux$3952_Y [0], Y=$procmux$4440_Y [0]
      New connections: $procmux$4440_Y [31:1] = { $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] $procmux$4440_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4434:
      Old ports: A=5'00000, B=$3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$980_EN[4:0]$1471, Y=$procmux$4434_Y
      New ports: A=1'0, B=$procmux$3943_Y [0], Y=$procmux$4434_Y [0]
      New connections: $procmux$4434_Y [4:1] = { $procmux$4434_Y [0] $procmux$4434_Y [0] $procmux$4434_Y [0] $procmux$4434_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4422:
      Old ports: A=0, B=$3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_EN[31:0]$1483, Y=$procmux$4422_Y
      New ports: A=1'0, B=$procmux$3853_Y [0], Y=$procmux$4422_Y [0]
      New connections: $procmux$4422_Y [31:1] = { $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] $procmux$4422_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4416:
      Old ports: A=5'00000, B=$3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$982_EN[4:0]$1484, Y=$procmux$4416_Y
      New ports: A=1'0, B=$procmux$3844_Y [0], Y=$procmux$4416_Y [0]
      New connections: $procmux$4416_Y [4:1] = { $procmux$4416_Y [0] $procmux$4416_Y [0] $procmux$4416_Y [0] $procmux$4416_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4404:
      Old ports: A=0, B=$3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_EN[31:0]$1486, Y=$procmux$4404_Y
      New ports: A=1'0, B=$procmux$3826_Y [0], Y=$procmux$4404_Y [0]
      New connections: $procmux$4404_Y [31:1] = { $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] $procmux$4404_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4398:
      Old ports: A=5'00000, B=$3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$984_EN[4:0]$1487, Y=$procmux$4398_Y
      New ports: A=1'0, B=$procmux$3817_Y [0], Y=$procmux$4398_Y [0]
      New connections: $procmux$4398_Y [4:1] = { $procmux$4398_Y [0] $procmux$4398_Y [0] $procmux$4398_Y [0] $procmux$4398_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4386:
      Old ports: A=0, B=$3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_EN[31:0]$1499, Y=$procmux$4386_Y
      New ports: A=1'0, B=$procmux$3727_Y [0], Y=$procmux$4386_Y [0]
      New connections: $procmux$4386_Y [31:1] = { $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] $procmux$4386_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4380:
      Old ports: A=5'00000, B=$3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$986_EN[4:0]$1500, Y=$procmux$4380_Y
      New ports: A=1'0, B=$procmux$3718_Y [0], Y=$procmux$4380_Y [0]
      New connections: $procmux$4380_Y [4:1] = { $procmux$4380_Y [0] $procmux$4380_Y [0] $procmux$4380_Y [0] $procmux$4380_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4368:
      Old ports: A=0, B=$3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_EN[31:0]$1502, Y=$procmux$4368_Y
      New ports: A=1'0, B=$procmux$3700_Y [0], Y=$procmux$4368_Y [0]
      New connections: $procmux$4368_Y [31:1] = { $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] $procmux$4368_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4362:
      Old ports: A=5'00000, B=$3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$988_EN[4:0]$1503, Y=$procmux$4362_Y
      New ports: A=1'0, B=$procmux$3691_Y [0], Y=$procmux$4362_Y [0]
      New connections: $procmux$4362_Y [4:1] = { $procmux$4362_Y [0] $procmux$4362_Y [0] $procmux$4362_Y [0] $procmux$4362_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4350:
      Old ports: A=0, B=$3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_EN[31:0]$1515, Y=$procmux$4350_Y
      New ports: A=1'0, B=$procmux$3601_Y [0], Y=$procmux$4350_Y [0]
      New connections: $procmux$4350_Y [31:1] = { $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] $procmux$4350_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4344:
      Old ports: A=5'00000, B=$3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$990_EN[4:0]$1516, Y=$procmux$4344_Y
      New ports: A=1'0, B=$procmux$3592_Y [0], Y=$procmux$4344_Y [0]
      New connections: $procmux$4344_Y [4:1] = { $procmux$4344_Y [0] $procmux$4344_Y [0] $procmux$4344_Y [0] $procmux$4344_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4332:
      Old ports: A=0, B=$3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_EN[31:0]$1518, Y=$procmux$4332_Y
      New ports: A=1'0, B=$procmux$3574_Y [0], Y=$procmux$4332_Y [0]
      New connections: $procmux$4332_Y [31:1] = { $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] $procmux$4332_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4326:
      Old ports: A=5'00000, B=$3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$992_EN[4:0]$1519, Y=$procmux$4326_Y
      New ports: A=1'0, B=$procmux$3565_Y [0], Y=$procmux$4326_Y [0]
      New connections: $procmux$4326_Y [4:1] = { $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] $procmux$4326_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4314:
      Old ports: A=0, B=$3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_EN[31:0]$1531, Y=$procmux$4314_Y
      New ports: A=1'0, B=$procmux$3475_Y [0], Y=$procmux$4314_Y [0]
      New connections: $procmux$4314_Y [31:1] = { $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] $procmux$4314_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4308:
      Old ports: A=5'00000, B=$3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$994_EN[4:0]$1532, Y=$procmux$4308_Y
      New ports: A=1'0, B=$procmux$3466_Y [0], Y=$procmux$4308_Y [0]
      New connections: $procmux$4308_Y [4:1] = { $procmux$4308_Y [0] $procmux$4308_Y [0] $procmux$4308_Y [0] $procmux$4308_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4296:
      Old ports: A=0, B=$3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_EN[31:0]$1534, Y=$procmux$4296_Y
      New ports: A=1'0, B=$procmux$3448_Y [0], Y=$procmux$4296_Y [0]
      New connections: $procmux$4296_Y [31:1] = { $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] $procmux$4296_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4290:
      Old ports: A=5'00000, B=$3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$996_EN[4:0]$1535, Y=$procmux$4290_Y
      New ports: A=1'0, B=$procmux$3439_Y [0], Y=$procmux$4290_Y [0]
      New connections: $procmux$4290_Y [4:1] = { $procmux$4290_Y [0] $procmux$4290_Y [0] $procmux$4290_Y [0] $procmux$4290_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4278:
      Old ports: A=0, B=$3$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_EN[31:0]$1547, Y=$procmux$4278_Y
      New ports: A=1'0, B=$procmux$3349_Y [0], Y=$procmux$4278_Y [0]
      New connections: $procmux$4278_Y [31:1] = { $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] $procmux$4278_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4272:
      Old ports: A=5'00000, B=$3$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$998_EN[4:0]$1548, Y=$procmux$4272_Y
      New ports: A=1'0, B=$procmux$3340_Y [0], Y=$procmux$4272_Y [0]
      New connections: $procmux$4272_Y [4:1] = { $procmux$4272_Y [0] $procmux$4272_Y [0] $procmux$4272_Y [0] $procmux$4272_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4260:
      Old ports: A=0, B=$3$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_EN[31:0]$1550, Y=$procmux$4260_Y
      New ports: A=1'0, B=$procmux$3322_Y [0], Y=$procmux$4260_Y [0]
      New connections: $procmux$4260_Y [31:1] = { $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] $procmux$4260_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4254:
      Old ports: A=5'00000, B=$3$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$1000_EN[4:0]$1551, Y=$procmux$4254_Y
      New ports: A=1'0, B=$procmux$3313_Y [0], Y=$procmux$4254_Y [0]
      New connections: $procmux$4254_Y [4:1] = { $procmux$4254_Y [0] $procmux$4254_Y [0] $procmux$4254_Y [0] $procmux$4254_Y [0] }
  Optimizing cells in module \reservation_station.
    Consolidated identical input bits for $mux cell $procmux$4950:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$969_EN[31:0]$1387, B=0, Y=$procmux$4950_Y
      New ports: A=$procmux$4530_Y [0], B=1'0, Y=$procmux$4950_Y [0]
      New connections: $procmux$4950_Y [31:1] = { $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] $procmux$4950_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4947:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$970_EN[4:0]$1388, B=5'00000, Y=$procmux$4947_Y
      New ports: A=$procmux$4524_Y [0], B=1'0, Y=$procmux$4947_Y [0]
      New connections: $procmux$4947_Y [4:1] = { $procmux$4947_Y [0] $procmux$4947_Y [0] $procmux$4947_Y [0] $procmux$4947_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4941:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$971_EN[31:0]$1390, B=0, Y=$procmux$4941_Y
      New ports: A=$procmux$4512_Y [0], B=1'0, Y=$procmux$4941_Y [0]
      New connections: $procmux$4941_Y [31:1] = { $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] $procmux$4941_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4938:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$972_EN[4:0]$1391, B=5'00000, Y=$procmux$4938_Y
      New ports: A=$procmux$4506_Y [0], B=1'0, Y=$procmux$4938_Y [0]
      New connections: $procmux$4938_Y [4:1] = { $procmux$4938_Y [0] $procmux$4938_Y [0] $procmux$4938_Y [0] $procmux$4938_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4932:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$973_EN[31:0]$1393, B=0, Y=$procmux$4932_Y
      New ports: A=$procmux$4494_Y [0], B=1'0, Y=$procmux$4932_Y [0]
      New connections: $procmux$4932_Y [31:1] = { $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] $procmux$4932_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4929:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$974_EN[4:0]$1394, B=5'00000, Y=$procmux$4929_Y
      New ports: A=$procmux$4488_Y [0], B=1'0, Y=$procmux$4929_Y [0]
      New connections: $procmux$4929_Y [4:1] = { $procmux$4929_Y [0] $procmux$4929_Y [0] $procmux$4929_Y [0] $procmux$4929_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4923:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$975_EN[31:0]$1396, B=0, Y=$procmux$4923_Y
      New ports: A=$procmux$4476_Y [0], B=1'0, Y=$procmux$4923_Y [0]
      New connections: $procmux$4923_Y [31:1] = { $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] $procmux$4923_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4920:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$976_EN[4:0]$1397, B=5'00000, Y=$procmux$4920_Y
      New ports: A=$procmux$4470_Y [0], B=1'0, Y=$procmux$4920_Y [0]
      New connections: $procmux$4920_Y [4:1] = { $procmux$4920_Y [0] $procmux$4920_Y [0] $procmux$4920_Y [0] $procmux$4920_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4914:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$977_EN[31:0]$1399, B=0, Y=$procmux$4914_Y
      New ports: A=$procmux$4458_Y [0], B=1'0, Y=$procmux$4914_Y [0]
      New connections: $procmux$4914_Y [31:1] = { $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] $procmux$4914_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4911:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$978_EN[4:0]$1400, B=5'00000, Y=$procmux$4911_Y
      New ports: A=$procmux$4452_Y [0], B=1'0, Y=$procmux$4911_Y [0]
      New connections: $procmux$4911_Y [4:1] = { $procmux$4911_Y [0] $procmux$4911_Y [0] $procmux$4911_Y [0] $procmux$4911_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4905:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$979_EN[31:0]$1402, B=0, Y=$procmux$4905_Y
      New ports: A=$procmux$4440_Y [0], B=1'0, Y=$procmux$4905_Y [0]
      New connections: $procmux$4905_Y [31:1] = { $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] $procmux$4905_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4902:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$980_EN[4:0]$1403, B=5'00000, Y=$procmux$4902_Y
      New ports: A=$procmux$4434_Y [0], B=1'0, Y=$procmux$4902_Y [0]
      New connections: $procmux$4902_Y [4:1] = { $procmux$4902_Y [0] $procmux$4902_Y [0] $procmux$4902_Y [0] $procmux$4902_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4896:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$981_EN[31:0]$1405, B=0, Y=$procmux$4896_Y
      New ports: A=$procmux$4422_Y [0], B=1'0, Y=$procmux$4896_Y [0]
      New connections: $procmux$4896_Y [31:1] = { $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] $procmux$4896_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4893:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$982_EN[4:0]$1406, B=5'00000, Y=$procmux$4893_Y
      New ports: A=$procmux$4416_Y [0], B=1'0, Y=$procmux$4893_Y [0]
      New connections: $procmux$4893_Y [4:1] = { $procmux$4893_Y [0] $procmux$4893_Y [0] $procmux$4893_Y [0] $procmux$4893_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4887:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$983_EN[31:0]$1408, B=0, Y=$procmux$4887_Y
      New ports: A=$procmux$4404_Y [0], B=1'0, Y=$procmux$4887_Y [0]
      New connections: $procmux$4887_Y [31:1] = { $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] $procmux$4887_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4884:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$984_EN[4:0]$1409, B=5'00000, Y=$procmux$4884_Y
      New ports: A=$procmux$4398_Y [0], B=1'0, Y=$procmux$4884_Y [0]
      New connections: $procmux$4884_Y [4:1] = { $procmux$4884_Y [0] $procmux$4884_Y [0] $procmux$4884_Y [0] $procmux$4884_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4878:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$985_EN[31:0]$1411, B=0, Y=$procmux$4878_Y
      New ports: A=$procmux$4386_Y [0], B=1'0, Y=$procmux$4878_Y [0]
      New connections: $procmux$4878_Y [31:1] = { $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] $procmux$4878_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4875:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$986_EN[4:0]$1412, B=5'00000, Y=$procmux$4875_Y
      New ports: A=$procmux$4380_Y [0], B=1'0, Y=$procmux$4875_Y [0]
      New connections: $procmux$4875_Y [4:1] = { $procmux$4875_Y [0] $procmux$4875_Y [0] $procmux$4875_Y [0] $procmux$4875_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4869:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$987_EN[31:0]$1414, B=0, Y=$procmux$4869_Y
      New ports: A=$procmux$4368_Y [0], B=1'0, Y=$procmux$4869_Y [0]
      New connections: $procmux$4869_Y [31:1] = { $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] $procmux$4869_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4866:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$988_EN[4:0]$1415, B=5'00000, Y=$procmux$4866_Y
      New ports: A=$procmux$4362_Y [0], B=1'0, Y=$procmux$4866_Y [0]
      New connections: $procmux$4866_Y [4:1] = { $procmux$4866_Y [0] $procmux$4866_Y [0] $procmux$4866_Y [0] $procmux$4866_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4860:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$989_EN[31:0]$1417, B=0, Y=$procmux$4860_Y
      New ports: A=$procmux$4350_Y [0], B=1'0, Y=$procmux$4860_Y [0]
      New connections: $procmux$4860_Y [31:1] = { $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] $procmux$4860_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4857:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$990_EN[4:0]$1418, B=5'00000, Y=$procmux$4857_Y
      New ports: A=$procmux$4344_Y [0], B=1'0, Y=$procmux$4857_Y [0]
      New connections: $procmux$4857_Y [4:1] = { $procmux$4857_Y [0] $procmux$4857_Y [0] $procmux$4857_Y [0] $procmux$4857_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4851:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$991_EN[31:0]$1420, B=0, Y=$procmux$4851_Y
      New ports: A=$procmux$4332_Y [0], B=1'0, Y=$procmux$4851_Y [0]
      New connections: $procmux$4851_Y [31:1] = { $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] $procmux$4851_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4848:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$992_EN[4:0]$1421, B=5'00000, Y=$procmux$4848_Y
      New ports: A=$procmux$4326_Y [0], B=1'0, Y=$procmux$4848_Y [0]
      New connections: $procmux$4848_Y [4:1] = { $procmux$4848_Y [0] $procmux$4848_Y [0] $procmux$4848_Y [0] $procmux$4848_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4842:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$993_EN[31:0]$1423, B=0, Y=$procmux$4842_Y
      New ports: A=$procmux$4314_Y [0], B=1'0, Y=$procmux$4842_Y [0]
      New connections: $procmux$4842_Y [31:1] = { $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] $procmux$4842_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4839:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$994_EN[4:0]$1424, B=5'00000, Y=$procmux$4839_Y
      New ports: A=$procmux$4308_Y [0], B=1'0, Y=$procmux$4839_Y [0]
      New connections: $procmux$4839_Y [4:1] = { $procmux$4839_Y [0] $procmux$4839_Y [0] $procmux$4839_Y [0] $procmux$4839_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4833:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$995_EN[31:0]$1426, B=0, Y=$procmux$4833_Y
      New ports: A=$procmux$4296_Y [0], B=1'0, Y=$procmux$4833_Y [0]
      New connections: $procmux$4833_Y [31:1] = { $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] $procmux$4833_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4830:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$996_EN[4:0]$1427, B=5'00000, Y=$procmux$4830_Y
      New ports: A=$procmux$4290_Y [0], B=1'0, Y=$procmux$4830_Y [0]
      New connections: $procmux$4830_Y [4:1] = { $procmux$4830_Y [0] $procmux$4830_Y [0] $procmux$4830_Y [0] $procmux$4830_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4824:
      Old ports: A=$2$memwr$\vj_arr$syn/riscv_cpu_flat.v:493$997_EN[31:0]$1429, B=0, Y=$procmux$4824_Y
      New ports: A=$procmux$4278_Y [0], B=1'0, Y=$procmux$4824_Y [0]
      New connections: $procmux$4824_Y [31:1] = { $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] $procmux$4824_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4821:
      Old ports: A=$2$memwr$\qj_arr$syn/riscv_cpu_flat.v:494$998_EN[4:0]$1430, B=5'00000, Y=$procmux$4821_Y
      New ports: A=$procmux$4272_Y [0], B=1'0, Y=$procmux$4821_Y [0]
      New connections: $procmux$4821_Y [4:1] = { $procmux$4821_Y [0] $procmux$4821_Y [0] $procmux$4821_Y [0] $procmux$4821_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4815:
      Old ports: A=$2$memwr$\vk_arr$syn/riscv_cpu_flat.v:497$999_EN[31:0]$1432, B=0, Y=$procmux$4815_Y
      New ports: A=$procmux$4260_Y [0], B=1'0, Y=$procmux$4815_Y [0]
      New connections: $procmux$4815_Y [31:1] = { $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] $procmux$4815_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4812:
      Old ports: A=$2$memwr$\qk_arr$syn/riscv_cpu_flat.v:498$1000_EN[4:0]$1433, B=5'00000, Y=$procmux$4812_Y
      New ports: A=$procmux$4254_Y [0], B=1'0, Y=$procmux$4812_Y [0]
      New connections: $procmux$4812_Y [4:1] = { $procmux$4812_Y [0] $procmux$4812_Y [0] $procmux$4812_Y [0] $procmux$4812_Y [0] }
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \reg_file.
    Consolidated identical input bits for $mux cell $procmux$5167:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5167_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5167_Y [0]
      New connections: $procmux$5167_Y [31:1] = { $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] $procmux$5167_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5164:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5164_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5164_Y [0]
      New connections: $procmux$5164_Y [31:1] = { $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] $procmux$5164_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5161:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5161_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5161_Y [0]
      New connections: $procmux$5161_Y [31:1] = { $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] $procmux$5161_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5158:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5158_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5158_Y [0]
      New connections: $procmux$5158_Y [31:1] = { $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] $procmux$5158_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5155:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5155_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5155_Y [0]
      New connections: $procmux$5155_Y [31:1] = { $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] $procmux$5155_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5152:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5152_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5152_Y [0]
      New connections: $procmux$5152_Y [31:1] = { $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] $procmux$5152_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5149:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5149_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5149_Y [0]
      New connections: $procmux$5149_Y [31:1] = { $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] $procmux$5149_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5146:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5146_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5146_Y [0]
      New connections: $procmux$5146_Y [31:1] = { $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] $procmux$5146_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5143:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5143_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5143_Y [0]
      New connections: $procmux$5143_Y [31:1] = { $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] $procmux$5143_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5140:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5140_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5140_Y [0]
      New connections: $procmux$5140_Y [31:1] = { $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] $procmux$5140_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5137:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5137_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5137_Y [0]
      New connections: $procmux$5137_Y [31:1] = { $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] $procmux$5137_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5134:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5134_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5134_Y [0]
      New connections: $procmux$5134_Y [31:1] = { $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] $procmux$5134_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5131:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5131_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5131_Y [0]
      New connections: $procmux$5131_Y [31:1] = { $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] $procmux$5131_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5128:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5128_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5128_Y [0]
      New connections: $procmux$5128_Y [31:1] = { $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] $procmux$5128_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5125:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5125_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5125_Y [0]
      New connections: $procmux$5125_Y [31:1] = { $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] $procmux$5125_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5122:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5122_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5122_Y [0]
      New connections: $procmux$5122_Y [31:1] = { $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] $procmux$5122_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5119:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5119_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5119_Y [0]
      New connections: $procmux$5119_Y [31:1] = { $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] $procmux$5119_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5116:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5116_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5116_Y [0]
      New connections: $procmux$5116_Y [31:1] = { $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] $procmux$5116_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5113:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5113_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5113_Y [0]
      New connections: $procmux$5113_Y [31:1] = { $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] $procmux$5113_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5110:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5110_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5110_Y [0]
      New connections: $procmux$5110_Y [31:1] = { $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] $procmux$5110_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5107:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5107_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5107_Y [0]
      New connections: $procmux$5107_Y [31:1] = { $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] $procmux$5107_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5104:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5104_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5104_Y [0]
      New connections: $procmux$5104_Y [31:1] = { $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] $procmux$5104_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5101:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5101_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5101_Y [0]
      New connections: $procmux$5101_Y [31:1] = { $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] $procmux$5101_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5098:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5098_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5098_Y [0]
      New connections: $procmux$5098_Y [31:1] = { $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] $procmux$5098_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5095:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5095_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5095_Y [0]
      New connections: $procmux$5095_Y [31:1] = { $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] $procmux$5095_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5092:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5092_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5092_Y [0]
      New connections: $procmux$5092_Y [31:1] = { $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] $procmux$5092_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5089:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5089_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5089_Y [0]
      New connections: $procmux$5089_Y [31:1] = { $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] $procmux$5089_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5086:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5086_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5086_Y [0]
      New connections: $procmux$5086_Y [31:1] = { $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] $procmux$5086_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5083:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5083_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5083_Y [0]
      New connections: $procmux$5083_Y [31:1] = { $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] $procmux$5083_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5080:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5080_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5080_Y [0]
      New connections: $procmux$5080_Y [31:1] = { $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] $procmux$5080_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5077:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5077_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5077_Y [0]
      New connections: $procmux$5077_Y [31:1] = { $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] $procmux$5077_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5074:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5074_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5074_Y [0]
      New connections: $procmux$5074_Y [31:1] = { $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] $procmux$5074_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5053:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5053_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5053_Y [0]
      New connections: $procmux$5053_Y [31:1] = { $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] $procmux$5053_Y [0] }
  Optimizing cells in module \reg_file.
    Consolidated identical input bits for $mux cell $procmux$5170:
      Old ports: A=$2$memwr$\registers$syn/riscv_cpu_flat.v:306$799_EN[31:0]$881, B=0, Y=$procmux$5170_Y
      New ports: A=$procmux$5053_Y [0], B=1'0, Y=$procmux$5170_Y [0]
      New connections: $procmux$5170_Y [31:1] = { $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] $procmux$5170_Y [0] }
  Optimizing cells in module \reg_file.
  Optimizing cells in module \rat.
    Consolidated identical input bits for $mux cell $procmux$5791:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5791_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5791_Y [0]
      New connections: $procmux$5791_Y [4:1] = { $procmux$5791_Y [0] $procmux$5791_Y [0] $procmux$5791_Y [0] $procmux$5791_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5788:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5788_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5788_Y [0]
      New connections: $procmux$5788_Y [4:1] = { $procmux$5788_Y [0] $procmux$5788_Y [0] $procmux$5788_Y [0] $procmux$5788_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5785:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5785_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5785_Y [0]
      New connections: $procmux$5785_Y [4:1] = { $procmux$5785_Y [0] $procmux$5785_Y [0] $procmux$5785_Y [0] $procmux$5785_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5782:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5782_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5782_Y [0]
      New connections: $procmux$5782_Y [4:1] = { $procmux$5782_Y [0] $procmux$5782_Y [0] $procmux$5782_Y [0] $procmux$5782_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5779:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5779_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5779_Y [0]
      New connections: $procmux$5779_Y [4:1] = { $procmux$5779_Y [0] $procmux$5779_Y [0] $procmux$5779_Y [0] $procmux$5779_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5776:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5776_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5776_Y [0]
      New connections: $procmux$5776_Y [4:1] = { $procmux$5776_Y [0] $procmux$5776_Y [0] $procmux$5776_Y [0] $procmux$5776_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5773:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5773_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5773_Y [0]
      New connections: $procmux$5773_Y [4:1] = { $procmux$5773_Y [0] $procmux$5773_Y [0] $procmux$5773_Y [0] $procmux$5773_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5770:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5770_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5770_Y [0]
      New connections: $procmux$5770_Y [4:1] = { $procmux$5770_Y [0] $procmux$5770_Y [0] $procmux$5770_Y [0] $procmux$5770_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5767:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5767_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5767_Y [0]
      New connections: $procmux$5767_Y [4:1] = { $procmux$5767_Y [0] $procmux$5767_Y [0] $procmux$5767_Y [0] $procmux$5767_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5764:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5764_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5764_Y [0]
      New connections: $procmux$5764_Y [4:1] = { $procmux$5764_Y [0] $procmux$5764_Y [0] $procmux$5764_Y [0] $procmux$5764_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5761:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5761_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5761_Y [0]
      New connections: $procmux$5761_Y [4:1] = { $procmux$5761_Y [0] $procmux$5761_Y [0] $procmux$5761_Y [0] $procmux$5761_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5758:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5758_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5758_Y [0]
      New connections: $procmux$5758_Y [4:1] = { $procmux$5758_Y [0] $procmux$5758_Y [0] $procmux$5758_Y [0] $procmux$5758_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5755:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5755_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5755_Y [0]
      New connections: $procmux$5755_Y [4:1] = { $procmux$5755_Y [0] $procmux$5755_Y [0] $procmux$5755_Y [0] $procmux$5755_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5752:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5752_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5752_Y [0]
      New connections: $procmux$5752_Y [4:1] = { $procmux$5752_Y [0] $procmux$5752_Y [0] $procmux$5752_Y [0] $procmux$5752_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5749:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5749_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5749_Y [0]
      New connections: $procmux$5749_Y [4:1] = { $procmux$5749_Y [0] $procmux$5749_Y [0] $procmux$5749_Y [0] $procmux$5749_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5746:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5746_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5746_Y [0]
      New connections: $procmux$5746_Y [4:1] = { $procmux$5746_Y [0] $procmux$5746_Y [0] $procmux$5746_Y [0] $procmux$5746_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5743:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5743_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5743_Y [0]
      New connections: $procmux$5743_Y [4:1] = { $procmux$5743_Y [0] $procmux$5743_Y [0] $procmux$5743_Y [0] $procmux$5743_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5740:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5740_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5740_Y [0]
      New connections: $procmux$5740_Y [4:1] = { $procmux$5740_Y [0] $procmux$5740_Y [0] $procmux$5740_Y [0] $procmux$5740_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5737:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5737_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5737_Y [0]
      New connections: $procmux$5737_Y [4:1] = { $procmux$5737_Y [0] $procmux$5737_Y [0] $procmux$5737_Y [0] $procmux$5737_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5734:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5734_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5734_Y [0]
      New connections: $procmux$5734_Y [4:1] = { $procmux$5734_Y [0] $procmux$5734_Y [0] $procmux$5734_Y [0] $procmux$5734_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5731:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5731_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5731_Y [0]
      New connections: $procmux$5731_Y [4:1] = { $procmux$5731_Y [0] $procmux$5731_Y [0] $procmux$5731_Y [0] $procmux$5731_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5728:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5728_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5728_Y [0]
      New connections: $procmux$5728_Y [4:1] = { $procmux$5728_Y [0] $procmux$5728_Y [0] $procmux$5728_Y [0] $procmux$5728_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5725:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5725_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5725_Y [0]
      New connections: $procmux$5725_Y [4:1] = { $procmux$5725_Y [0] $procmux$5725_Y [0] $procmux$5725_Y [0] $procmux$5725_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5722:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5722_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5722_Y [0]
      New connections: $procmux$5722_Y [4:1] = { $procmux$5722_Y [0] $procmux$5722_Y [0] $procmux$5722_Y [0] $procmux$5722_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5719:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5719_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5719_Y [0]
      New connections: $procmux$5719_Y [4:1] = { $procmux$5719_Y [0] $procmux$5719_Y [0] $procmux$5719_Y [0] $procmux$5719_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5716:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5716_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5716_Y [0]
      New connections: $procmux$5716_Y [4:1] = { $procmux$5716_Y [0] $procmux$5716_Y [0] $procmux$5716_Y [0] $procmux$5716_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5713:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5713_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5713_Y [0]
      New connections: $procmux$5713_Y [4:1] = { $procmux$5713_Y [0] $procmux$5713_Y [0] $procmux$5713_Y [0] $procmux$5713_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5710:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5710_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5710_Y [0]
      New connections: $procmux$5710_Y [4:1] = { $procmux$5710_Y [0] $procmux$5710_Y [0] $procmux$5710_Y [0] $procmux$5710_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5707:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5707_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5707_Y [0]
      New connections: $procmux$5707_Y [4:1] = { $procmux$5707_Y [0] $procmux$5707_Y [0] $procmux$5707_Y [0] $procmux$5707_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5704:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5704_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5704_Y [0]
      New connections: $procmux$5704_Y [4:1] = { $procmux$5704_Y [0] $procmux$5704_Y [0] $procmux$5704_Y [0] $procmux$5704_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5701:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5701_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5701_Y [0]
      New connections: $procmux$5701_Y [4:1] = { $procmux$5701_Y [0] $procmux$5701_Y [0] $procmux$5701_Y [0] $procmux$5701_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5698:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5698_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5698_Y [0]
      New connections: $procmux$5698_Y [4:1] = { $procmux$5698_Y [0] $procmux$5698_Y [0] $procmux$5698_Y [0] $procmux$5698_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5179:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5179_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5179_Y [0]
      New connections: $procmux$5179_Y [4:1] = { $procmux$5179_Y [0] $procmux$5179_Y [0] $procmux$5179_Y [0] $procmux$5179_Y [0] }
  Optimizing cells in module \rat.
    Consolidated identical input bits for $mux cell $procmux$5797:
      Old ports: A=$2$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_EN[4:0]$758, B=5'00000, Y=$procmux$5797_Y
      New ports: A=$procmux$5179_Y [0], B=1'0, Y=$procmux$5797_Y [0]
      New connections: $procmux$5797_Y [4:1] = { $procmux$5797_Y [0] $procmux$5797_Y [0] $procmux$5797_Y [0] $procmux$5797_Y [0] }
  Optimizing cells in module \rat.
  Optimizing cells in module \decoder.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \reorder_buffer.
    Consolidated identical input bits for $mux cell $procmux$6137:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6137_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6137_Y [0]
      New connections: $procmux$6137_Y [4:1] = { $procmux$6137_Y [0] $procmux$6137_Y [0] $procmux$6137_Y [0] $procmux$6137_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6134:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6134_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6134_Y [0]
      New connections: $procmux$6134_Y [31:1] = { $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] $procmux$6134_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6131:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6131_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6131_Y [0]
      New connections: $procmux$6131_Y [31:1] = { $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] $procmux$6131_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6128:
      Old ports: A=3'000, B=3'111, Y=$procmux$6128_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6128_Y [0]
      New connections: $procmux$6128_Y [2:1] = { $procmux$6128_Y [0] $procmux$6128_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6125:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6125_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6125_Y [0]
      New connections: $procmux$6125_Y [4:1] = { $procmux$6125_Y [0] $procmux$6125_Y [0] $procmux$6125_Y [0] $procmux$6125_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6122:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6122_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6122_Y [0]
      New connections: $procmux$6122_Y [31:1] = { $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] $procmux$6122_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6119:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6119_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6119_Y [0]
      New connections: $procmux$6119_Y [31:1] = { $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] $procmux$6119_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6116:
      Old ports: A=3'000, B=3'111, Y=$procmux$6116_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6116_Y [0]
      New connections: $procmux$6116_Y [2:1] = { $procmux$6116_Y [0] $procmux$6116_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6113:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6113_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6113_Y [0]
      New connections: $procmux$6113_Y [4:1] = { $procmux$6113_Y [0] $procmux$6113_Y [0] $procmux$6113_Y [0] $procmux$6113_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6110:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6110_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6110_Y [0]
      New connections: $procmux$6110_Y [31:1] = { $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] $procmux$6110_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6107:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6107_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6107_Y [0]
      New connections: $procmux$6107_Y [31:1] = { $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] $procmux$6107_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6104:
      Old ports: A=3'000, B=3'111, Y=$procmux$6104_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6104_Y [0]
      New connections: $procmux$6104_Y [2:1] = { $procmux$6104_Y [0] $procmux$6104_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6101:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6101_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6101_Y [0]
      New connections: $procmux$6101_Y [4:1] = { $procmux$6101_Y [0] $procmux$6101_Y [0] $procmux$6101_Y [0] $procmux$6101_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6098:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6098_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6098_Y [0]
      New connections: $procmux$6098_Y [31:1] = { $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] $procmux$6098_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6095:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6095_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6095_Y [0]
      New connections: $procmux$6095_Y [31:1] = { $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] $procmux$6095_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6092:
      Old ports: A=3'000, B=3'111, Y=$procmux$6092_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6092_Y [0]
      New connections: $procmux$6092_Y [2:1] = { $procmux$6092_Y [0] $procmux$6092_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6089:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6089_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6089_Y [0]
      New connections: $procmux$6089_Y [4:1] = { $procmux$6089_Y [0] $procmux$6089_Y [0] $procmux$6089_Y [0] $procmux$6089_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6086:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6086_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6086_Y [0]
      New connections: $procmux$6086_Y [31:1] = { $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] $procmux$6086_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6083:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6083_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6083_Y [0]
      New connections: $procmux$6083_Y [31:1] = { $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] $procmux$6083_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6080:
      Old ports: A=3'000, B=3'111, Y=$procmux$6080_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6080_Y [0]
      New connections: $procmux$6080_Y [2:1] = { $procmux$6080_Y [0] $procmux$6080_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6077:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6077_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6077_Y [0]
      New connections: $procmux$6077_Y [4:1] = { $procmux$6077_Y [0] $procmux$6077_Y [0] $procmux$6077_Y [0] $procmux$6077_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6074:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6074_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6074_Y [0]
      New connections: $procmux$6074_Y [31:1] = { $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] $procmux$6074_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6071:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6071_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6071_Y [0]
      New connections: $procmux$6071_Y [31:1] = { $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] $procmux$6071_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6068:
      Old ports: A=3'000, B=3'111, Y=$procmux$6068_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6068_Y [0]
      New connections: $procmux$6068_Y [2:1] = { $procmux$6068_Y [0] $procmux$6068_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6065:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6065_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6065_Y [0]
      New connections: $procmux$6065_Y [4:1] = { $procmux$6065_Y [0] $procmux$6065_Y [0] $procmux$6065_Y [0] $procmux$6065_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6062:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6062_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6062_Y [0]
      New connections: $procmux$6062_Y [31:1] = { $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] $procmux$6062_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6059:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6059_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6059_Y [0]
      New connections: $procmux$6059_Y [31:1] = { $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] $procmux$6059_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6056:
      Old ports: A=3'000, B=3'111, Y=$procmux$6056_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6056_Y [0]
      New connections: $procmux$6056_Y [2:1] = { $procmux$6056_Y [0] $procmux$6056_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6053:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6053_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6053_Y [0]
      New connections: $procmux$6053_Y [4:1] = { $procmux$6053_Y [0] $procmux$6053_Y [0] $procmux$6053_Y [0] $procmux$6053_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6050:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6050_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6050_Y [0]
      New connections: $procmux$6050_Y [31:1] = { $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] $procmux$6050_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6047:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6047_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6047_Y [0]
      New connections: $procmux$6047_Y [31:1] = { $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] $procmux$6047_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6044:
      Old ports: A=3'000, B=3'111, Y=$procmux$6044_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6044_Y [0]
      New connections: $procmux$6044_Y [2:1] = { $procmux$6044_Y [0] $procmux$6044_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6041:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6041_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6041_Y [0]
      New connections: $procmux$6041_Y [4:1] = { $procmux$6041_Y [0] $procmux$6041_Y [0] $procmux$6041_Y [0] $procmux$6041_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6038:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6038_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6038_Y [0]
      New connections: $procmux$6038_Y [31:1] = { $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] $procmux$6038_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6035:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6035_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6035_Y [0]
      New connections: $procmux$6035_Y [31:1] = { $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] $procmux$6035_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6032:
      Old ports: A=3'000, B=3'111, Y=$procmux$6032_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6032_Y [0]
      New connections: $procmux$6032_Y [2:1] = { $procmux$6032_Y [0] $procmux$6032_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6029:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6029_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6029_Y [0]
      New connections: $procmux$6029_Y [4:1] = { $procmux$6029_Y [0] $procmux$6029_Y [0] $procmux$6029_Y [0] $procmux$6029_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6026:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6026_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6026_Y [0]
      New connections: $procmux$6026_Y [31:1] = { $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] $procmux$6026_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6023:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6023_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6023_Y [0]
      New connections: $procmux$6023_Y [31:1] = { $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] $procmux$6023_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6020:
      Old ports: A=3'000, B=3'111, Y=$procmux$6020_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6020_Y [0]
      New connections: $procmux$6020_Y [2:1] = { $procmux$6020_Y [0] $procmux$6020_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6017:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6017_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6017_Y [0]
      New connections: $procmux$6017_Y [4:1] = { $procmux$6017_Y [0] $procmux$6017_Y [0] $procmux$6017_Y [0] $procmux$6017_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6014:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6014_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6014_Y [0]
      New connections: $procmux$6014_Y [31:1] = { $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] $procmux$6014_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6011:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6011_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6011_Y [0]
      New connections: $procmux$6011_Y [31:1] = { $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] $procmux$6011_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6008:
      Old ports: A=3'000, B=3'111, Y=$procmux$6008_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6008_Y [0]
      New connections: $procmux$6008_Y [2:1] = { $procmux$6008_Y [0] $procmux$6008_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6005:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$6005_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6005_Y [0]
      New connections: $procmux$6005_Y [4:1] = { $procmux$6005_Y [0] $procmux$6005_Y [0] $procmux$6005_Y [0] $procmux$6005_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6002:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$6002_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6002_Y [0]
      New connections: $procmux$6002_Y [31:1] = { $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] $procmux$6002_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5999:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5999_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5999_Y [0]
      New connections: $procmux$5999_Y [31:1] = { $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] $procmux$5999_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5996:
      Old ports: A=3'000, B=3'111, Y=$procmux$5996_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5996_Y [0]
      New connections: $procmux$5996_Y [2:1] = { $procmux$5996_Y [0] $procmux$5996_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5993:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5993_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5993_Y [0]
      New connections: $procmux$5993_Y [4:1] = { $procmux$5993_Y [0] $procmux$5993_Y [0] $procmux$5993_Y [0] $procmux$5993_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5990:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5990_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5990_Y [0]
      New connections: $procmux$5990_Y [31:1] = { $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] $procmux$5990_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5987:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5987_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5987_Y [0]
      New connections: $procmux$5987_Y [31:1] = { $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] $procmux$5987_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5984:
      Old ports: A=3'000, B=3'111, Y=$procmux$5984_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5984_Y [0]
      New connections: $procmux$5984_Y [2:1] = { $procmux$5984_Y [0] $procmux$5984_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5981:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5981_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5981_Y [0]
      New connections: $procmux$5981_Y [4:1] = { $procmux$5981_Y [0] $procmux$5981_Y [0] $procmux$5981_Y [0] $procmux$5981_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5978:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5978_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5978_Y [0]
      New connections: $procmux$5978_Y [31:1] = { $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] $procmux$5978_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5975:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5975_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5975_Y [0]
      New connections: $procmux$5975_Y [31:1] = { $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] $procmux$5975_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5972:
      Old ports: A=3'000, B=3'111, Y=$procmux$5972_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5972_Y [0]
      New connections: $procmux$5972_Y [2:1] = { $procmux$5972_Y [0] $procmux$5972_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5969:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5969_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5969_Y [0]
      New connections: $procmux$5969_Y [4:1] = { $procmux$5969_Y [0] $procmux$5969_Y [0] $procmux$5969_Y [0] $procmux$5969_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5966:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5966_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5966_Y [0]
      New connections: $procmux$5966_Y [31:1] = { $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] $procmux$5966_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5963:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5963_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5963_Y [0]
      New connections: $procmux$5963_Y [31:1] = { $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] $procmux$5963_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5960:
      Old ports: A=3'000, B=3'111, Y=$procmux$5960_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5960_Y [0]
      New connections: $procmux$5960_Y [2:1] = { $procmux$5960_Y [0] $procmux$5960_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5957:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5957_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5957_Y [0]
      New connections: $procmux$5957_Y [4:1] = { $procmux$5957_Y [0] $procmux$5957_Y [0] $procmux$5957_Y [0] $procmux$5957_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5954:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5954_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5954_Y [0]
      New connections: $procmux$5954_Y [31:1] = { $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] $procmux$5954_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5951:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5951_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5951_Y [0]
      New connections: $procmux$5951_Y [31:1] = { $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] $procmux$5951_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5948:
      Old ports: A=3'000, B=3'111, Y=$procmux$5948_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5948_Y [0]
      New connections: $procmux$5948_Y [2:1] = { $procmux$5948_Y [0] $procmux$5948_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5915:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5915_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5915_Y [0]
      New connections: $procmux$5915_Y [31:1] = { $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] $procmux$5915_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5897:
      Old ports: A=5'00000, B=5'11111, Y=$procmux$5897_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5897_Y [0]
      New connections: $procmux$5897_Y [4:1] = { $procmux$5897_Y [0] $procmux$5897_Y [0] $procmux$5897_Y [0] $procmux$5897_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5879:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5879_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5879_Y [0]
      New connections: $procmux$5879_Y [31:1] = { $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] $procmux$5879_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5861:
      Old ports: A=3'000, B=3'111, Y=$procmux$5861_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5861_Y [0]
      New connections: $procmux$5861_Y [2:1] = { $procmux$5861_Y [0] $procmux$5861_Y [0] }
  Optimizing cells in module \reorder_buffer.
    Consolidated identical input bits for $mux cell $procmux$6170:
      Old ports: A=$2$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_EN[31:0]$1888, B=0, Y=$procmux$6170_Y
      New ports: A=$procmux$5915_Y [0], B=1'0, Y=$procmux$6170_Y [0]
      New connections: $procmux$6170_Y [31:1] = { $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] $procmux$6170_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6161:
      Old ports: A=$2$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_EN[4:0]$1900, B=5'00000, Y=$procmux$6161_Y
      New ports: A=$procmux$5897_Y [0], B=1'0, Y=$procmux$6161_Y [0]
      New connections: $procmux$6161_Y [4:1] = { $procmux$6161_Y [0] $procmux$6161_Y [0] $procmux$6161_Y [0] $procmux$6161_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6152:
      Old ports: A=$2$memwr$\pc_arr$syn/riscv_cpu_flat.v:777$1711_EN[31:0]$1903, B=0, Y=$procmux$6152_Y
      New ports: A=$procmux$5879_Y [0], B=1'0, Y=$procmux$6152_Y [0]
      New connections: $procmux$6152_Y [31:1] = { $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] $procmux$6152_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6143:
      Old ports: A=$2$memwr$\inst_type_arr$syn/riscv_cpu_flat.v:778$1712_EN[2:0]$1906, B=3'000, Y=$procmux$6143_Y
      New ports: A=$procmux$5861_Y [0], B=1'0, Y=$procmux$6143_Y [0]
      New connections: $procmux$6143_Y [2:1] = { $procmux$6143_Y [0] $procmux$6143_Y [0] }
  Optimizing cells in module \reorder_buffer.
Performed a total of 350 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cdb'.
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
<suppressed ~93 debug messages>
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\top'.
<suppressed ~21 debug messages>
Finding identical cells in module `\reservation_station'.
<suppressed ~678 debug messages>
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\reg_file'.
<suppressed ~186 debug messages>
Finding identical cells in module `\rat'.
<suppressed ~186 debug messages>
Finding identical cells in module `\decoder'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\reorder_buffer'.
<suppressed ~402 debug messages>
Removed a total of 522 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6248 ($dff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2462_Y, Q = \mem[6]).
Adding EN signal on $procdff$6243 ($dff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2486_Y, Q = \mem[5]).
Adding EN signal on $procdff$6253 ($dff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2441_Y, Q = \mem[7]).
Adding EN signal on $procdff$6228 ($dff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2576_Y, Q = \mem[2]).
Adding EN signal on $procdff$6218 ($dff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2651_Y, Q = \mem[0]).
Adding EN signal on $procdff$6204 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2725_Y, Q = \rd_ptr).
Adding EN signal on $procdff$6238 ($dff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2513_Y, Q = \mem[4]).
Adding EN signal on $procdff$6207 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2709_Y, Q = \wr_ptr).
Adding EN signal on $procdff$6233 ($dff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2543_Y, Q = \mem[3]).
Adding EN signal on $procdff$6210 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2692_Y, Q = \count).
Adding EN signal on $procdff$6223 ($dff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2612_Y, Q = \mem[1]).
Adding EN signal on $procdff$6213 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo (D = $procmux$2676_Y, Q = \rd_data_reg).
Setting constant 1-bit at position 0 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 1 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 2 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 3 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 4 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 5 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 6 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 7 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 8 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 9 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 10 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 11 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 12 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 13 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 14 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 15 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 16 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 17 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 18 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 19 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 20 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 21 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 22 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 23 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 24 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 25 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 26 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 27 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 28 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 29 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 30 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 31 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 32 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 33 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 34 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 35 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 36 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 37 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 38 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 39 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 40 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 41 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 42 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 43 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 44 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 45 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 46 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 47 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 48 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 49 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 50 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 51 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 52 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 53 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 54 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 55 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 56 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 57 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 58 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 59 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 60 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 61 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 62 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 63 on $procdff$6259 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 0 on $procdff$6274 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 1 on $procdff$6274 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Setting constant 1-bit at position 2 on $procdff$6274 ($adff) from module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Adding SRST signal on $procdff$6305 ($dff) from module top (D = $procmux$2847_Y, Q = \branch_imm_execute, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6951 ($sdff) from module top (D = \rs_ready_imm, Q = \branch_imm_execute).
Adding SRST signal on $procdff$6327 ($dff) from module top (D = $procmux$3040_Y, Q = \program_started, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6953 ($sdff) from module top (D = 1'1, Q = \program_started).
Adding SRST signal on $procdff$6306 ($dff) from module top (D = $procmux$2841_Y, Q = \branch_rs1_val_execute, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6959 ($sdff) from module top (D = \rs_ready_vj, Q = \branch_rs1_val_execute).
Adding SRST signal on $procdff$6307 ($dff) from module top (D = $procmux$2835_Y, Q = \branch_rs2_val_execute, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6961 ($sdff) from module top (D = \rs_ready_vk, Q = \branch_rs2_val_execute).
Adding SRST signal on $procdff$6308 ($dff) from module top (D = $procmux$2829_Y, Q = \branch_rob_tag_execute, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6963 ($sdff) from module top (D = \rs_ready_rob_tag, Q = \branch_rob_tag_execute).
Adding SRST signal on $procdff$6310 ($dff) from module top (D = $procmux$2877_Y, Q = \execute_valid, rval = 1'0).
Adding SRST signal on $procdff$6311 ($dff) from module top (D = $procmux$2907_Y, Q = \alu_op_execute, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6966 ($sdff) from module top (D = \rs_ready_op, Q = \alu_op_execute).
Adding SRST signal on $procdff$6325 ($dff) from module top (D = $2\issue_alu_op[3:0], Q = \issue_alu_op, rval = 4'0000).
Adding SRST signal on $procdff$6312 ($dff) from module top (D = $procmux$2901_Y, Q = \alu_a_execute, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6969 ($sdff) from module top (D = \rs_ready_vj, Q = \alu_a_execute).
Adding SRST signal on $procdff$6313 ($dff) from module top (D = $procmux$2895_Y, Q = \alu_b_execute, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6971 ($sdff) from module top (D = $procmux$2893_Y, Q = \alu_b_execute).
Adding SRST signal on $procdff$6326 ($dff) from module top (D = $procmux$3033_Y, Q = \rob_tail_ptr, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6973 ($sdff) from module top (D = $mod$syn/riscv_cpu_flat.v:981$1956_Y [4:0], Q = \rob_tail_ptr).
Adding SRST signal on $procdff$6314 ($dff) from module top (D = $procmux$2883_Y, Q = \rob_tag_execute, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6979 ($sdff) from module top (D = \rs_ready_rob_tag, Q = \rob_tag_execute).
Adding SRST signal on $procdff$6303 ($dff) from module top (D = $procmux$2859_Y, Q = \branch_funct3_execute, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$6981 ($sdff) from module top (D = $ternary$syn/riscv_cpu_flat.v:1167$2003_Y, Q = \branch_funct3_execute).
Adding SRST signal on $procdff$6315 ($dff) from module top (D = $procmux$2972_Y, Q = \issue_valid, rval = 1'0).
Adding SRST signal on $procdff$6316 ($dff) from module top (D = $procmux$3026_Y, Q = \issue_instruction, rval = 19).
Adding EN signal on $auto$ff.cc:266:slice$6984 ($sdff) from module top (D = \ifq_instruction, Q = \issue_instruction).
Adding SRST signal on $procdff$6317 ($dff) from module top (D = $procmux$3020_Y, Q = \issue_rd, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6986 ($sdff) from module top (D = \rd, Q = \issue_rd).
Adding SRST signal on $procdff$6324 ($dff) from module top (D = $procmux$2978_Y, Q = \issue_vk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6988 ($sdff) from module top (D = \reg_data2, Q = \issue_vk).
Adding SRST signal on $procdff$6318 ($dff) from module top (D = $procmux$3014_Y, Q = \issue_imm, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6990 ($sdff) from module top (D = \imm, Q = \issue_imm).
Adding SRST signal on $procdff$6319 ($dff) from module top (D = $procmux$3008_Y, Q = \issue_funct3, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$6992 ($sdff) from module top (D = \funct3, Q = \issue_funct3).
Adding SRST signal on $procdff$6304 ($dff) from module top (D = $procmux$2853_Y, Q = \branch_pc_execute, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6994 ($sdff) from module top (D = $mul$syn/riscv_cpu_flat.v:1168$2004_Y, Q = \branch_pc_execute).
Adding SRST signal on $procdff$6301 ($dff) from module top (D = $procmux$2823_Y, Q = \branch_execute_valid, rval = 1'0).
Adding EN signal on $procdff$6302 ($dff) from module top (D = $procmux$2865_Y, Q = \rs_execute_clear_branch).
Adding SRST signal on $procdff$6299 ($dff) from module top (D = $procmux$2797_Y, Q = \branch_wb_tag, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6998 ($sdff) from module top (D = \branch_rob_tag_execute, Q = \branch_wb_tag).
Adding SRST signal on $procdff$6300 ($dff) from module top (D = $procmux$2792_Y, Q = \branch_wb_value, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7000 ($sdff) from module top (D = $ternary$syn/riscv_cpu_flat.v:1213$2009_Y, Q = \branch_wb_value).
Adding SRST signal on $procdff$6290 ($dff) from module top (D = $add$syn/riscv_cpu_flat.v:1250$2015_Y, Q = \cycle_counter, rval = 0).
Adding SRST signal on $procdff$6291 ($dff) from module top (D = $add$syn/riscv_cpu_flat.v:1251$2018_Y, Q = \state_reg, rval = 0).
Adding SRST signal on $procdff$6292 ($dff) from module top (D = $procmux$2787_Y, Q = \reg_write, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7004 ($sdff) from module top (D = $procmux$2785_Y, Q = \reg_write).
Adding SRST signal on $procdff$6320 ($dff) from module top (D = $procmux$3002_Y, Q = \issue_funct7, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$7006 ($sdff) from module top (D = \funct7, Q = \issue_funct7).
Adding SRST signal on $procdff$6321 ($dff) from module top (D = $procmux$2996_Y, Q = \issue_opcode, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$7008 ($sdff) from module top (D = \opcode, Q = \issue_opcode).
Adding SRST signal on $procdff$6322 ($dff) from module top (D = $procmux$2990_Y, Q = \issue_rob_tag, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7010 ($sdff) from module top (D = \rob_tail_ptr, Q = \issue_rob_tag).
Adding SRST signal on $procdff$6323 ($dff) from module top (D = $procmux$2984_Y, Q = \issue_vj, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7012 ($sdff) from module top (D = \reg_data1, Q = \issue_vj).
Adding SRST signal on $procdff$6293 ($dff) from module top (D = $procmux$2779_Y, Q = \write_addr, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7014 ($sdff) from module top (D = \commit_rd, Q = \write_addr).
Adding SRST signal on $procdff$6294 ($dff) from module top (D = $procmux$2771_Y, Q = \write_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7020 ($sdff) from module top (D = \commit_value, Q = \write_data).
Adding SRST signal on $procdff$6295 ($dff) from module top (D = $procmux$2817_Y, Q = \wb_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7026 ($sdff) from module top (D = \execute_valid, Q = \wb_valid).
Adding SRST signal on $procdff$6296 ($dff) from module top (D = $procmux$2812_Y, Q = \wb_tag, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7028 ($sdff) from module top (D = \rob_tag_execute, Q = \wb_tag).
Adding SRST signal on $procdff$6297 ($dff) from module top (D = $procmux$2807_Y, Q = \wb_value, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7030 ($sdff) from module top (D = \alu_result, Q = \wb_value).
Adding SRST signal on $procdff$6298 ($dff) from module top (D = $procmux$2802_Y, Q = \branch_wb_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7032 ($sdff) from module top (D = \branch_execute_valid, Q = \branch_wb_valid).
Adding SRST signal on $procdff$6328 ($dff) from module reservation_station (D = $3$lookahead\busy$1105[7:0]$1596, Q = \busy, rval = 8'00000000).
Adding EN signal on $procdff$6329 ($dff) from module reservation_station (D = 8, Q = \sv2v_autoblock_3.i).
Adding EN signal on $procdff$6330 ($dff) from module reservation_station (D = $2\sv2v_autoblock_4.i[31:0], Q = \sv2v_autoblock_4.i).
Setting constant 1-bit at position 0 on $procdff$6332 ($dff) from module reservation_station.
Setting constant 1-bit at position 1 on $procdff$6332 ($dff) from module reservation_station.
Setting constant 1-bit at position 2 on $procdff$6332 ($dff) from module reservation_station.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$7035 ($dffe) from module reservation_station.
Setting constant 1-bit at position 0 on $procdff$6469 ($dff) from module reservation_station.
Setting constant 1-bit at position 1 on $procdff$6469 ($dff) from module reservation_station.
Setting constant 1-bit at position 2 on $procdff$6469 ($dff) from module reservation_station.
Setting constant 1-bit at position 3 on $procdff$6469 ($dff) from module reservation_station.
Setting constant 1-bit at position 4 on $procdff$6469 ($dff) from module reservation_station.
Setting constant 1-bit at position 5 on $procdff$6469 ($dff) from module reservation_station.
Setting constant 1-bit at position 6 on $procdff$6469 ($dff) from module reservation_station.
Setting constant 1-bit at position 7 on $procdff$6469 ($dff) from module reservation_station.
Adding EN signal on $procdff$6470 ($dff) from module reg_file (D = 32, Q = \sv2v_autoblock_1.i).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$7037 ($dffe) from module reg_file.
Adding SRST signal on $procdff$6506 ($dff) from module rat (D = $35$lookahead\rat_valid$547[31:0]$759, Q = \rat_valid, rval = 0).
Adding EN signal on $procdff$6507 ($dff) from module rat (D = 32, Q = \sv2v_autoblock_1.i).
Adding EN signal on $procdff$6508 ($dff) from module rat (D = $2\sv2v_autoblock_2.i[31:0], Q = \sv2v_autoblock_2.i).
Setting constant 1-bit at position 0 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 1 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 2 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 3 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 4 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 5 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 6 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 7 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 8 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 9 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 10 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 11 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 12 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 13 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 14 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 15 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 16 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 17 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 18 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 19 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 20 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 21 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 22 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 23 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 24 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 25 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 26 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 27 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 28 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 29 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 30 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 31 on $procdff$6545 ($dff) from module rat.
Setting constant 1-bit at position 0 on $procdff$6509 ($dff) from module rat.
Setting constant 1-bit at position 1 on $procdff$6509 ($dff) from module rat.
Setting constant 1-bit at position 2 on $procdff$6509 ($dff) from module rat.
Setting constant 1-bit at position 3 on $procdff$6509 ($dff) from module rat.
Setting constant 1-bit at position 4 on $procdff$6509 ($dff) from module rat.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$7039 ($dffe) from module rat.
Adding SRST signal on $procdff$6546 ($dff) from module pc_gen (D = $procmux$5831_Y, Q = \pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7041 ($sdff) from module pc_gen (D = $procmux$5831_Y, Q = \pc).
Adding EN signal on $procdff$6547 ($dff) from module reorder_buffer (D = 16, Q = \sv2v_autoblock_1.i).
Adding SRST signal on $procdff$6548 ($dff) from module reorder_buffer (D = $4$lookahead\valid$1722[15:0]$1918, Q = \valid, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6549 ($dff) from module reorder_buffer (D = $procmux$6194_Y, Q = \head_ptr, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7047 ($sdff) from module reorder_buffer (D = $mod$syn/riscv_cpu_flat.v:784$1927_Y [4:0], Q = \head_ptr).
Adding SRST signal on $procdff$6550 ($dff) from module reorder_buffer (D = $procmux$6188_Y, Q = \tail_ptr, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7049 ($sdff) from module reorder_buffer (D = $mod$syn/riscv_cpu_flat.v:780$1916_Y [4:0], Q = \tail_ptr).
Setting constant 1-bit at position 0 on $procdff$6553 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 1 on $procdff$6553 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 2 on $procdff$6553 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 3 on $procdff$6553 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 4 on $procdff$6553 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 0 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 1 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 2 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 3 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 4 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 5 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 6 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 7 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 8 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 9 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 10 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 11 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 12 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 13 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 14 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 1-bit at position 15 on $procdff$6630 ($dff) from module reorder_buffer.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$7045 ($dffe) from module reorder_buffer.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \reorder_buffer..
Removed 253 unused cells and 4104 unused wires.
<suppressed ~286 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
<suppressed ~11 debug messages>
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
<suppressed ~1 debug messages>
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
<suppressed ~66 debug messages>
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 26 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$7048 ($sdffe) from module reorder_buffer.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$7050 ($sdffe) from module reorder_buffer.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$6974 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$6995 ($sdffe) from module top.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 26 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~180 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
instr_mem.mem: removing const-1 lane 0
instr_mem.mem: removing const-1 lane 1
instr_mem.mem: removing const-0 lane 2
instr_mem.mem: removing const-0 lane 3
instr_mem.mem: removing const-1 lane 4
instr_mem.mem: removing const-0 lane 5
instr_mem.mem: removing const-0 lane 6
instr_mem.mem: removing const-0 lane 7
instr_mem.mem: removing const-0 lane 8
instr_mem.mem: removing const-0 lane 9
instr_mem.mem: removing const-0 lane 10
instr_mem.mem: removing const-0 lane 11
instr_mem.mem: removing const-0 lane 12
instr_mem.mem: removing const-0 lane 13
instr_mem.mem: removing const-0 lane 14
instr_mem.mem: removing const-0 lane 15
instr_mem.mem: removing const-0 lane 16
instr_mem.mem: removing const-0 lane 17
instr_mem.mem: removing const-0 lane 18
instr_mem.mem: removing const-0 lane 19
instr_mem.mem: removing const-0 lane 20
instr_mem.mem: removing const-0 lane 21
instr_mem.mem: removing const-0 lane 22
instr_mem.mem: removing const-0 lane 23
instr_mem.mem: removing const-0 lane 24
instr_mem.mem: removing const-0 lane 25
instr_mem.mem: removing const-0 lane 26
instr_mem.mem: removing const-0 lane 27
instr_mem.mem: removing const-0 lane 28
instr_mem.mem: removing const-0 lane 29
instr_mem.mem: removing const-0 lane 30
instr_mem.mem: removing const-0 lane 31
Performed a total of 1 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 1568 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rat.rat_tag write port 0.
  Analyzing rat.rat_tag write port 1.
  Analyzing rat.rat_tag write port 2.
  Analyzing rat.rat_tag write port 3.
  Analyzing rat.rat_tag write port 4.
  Analyzing rat.rat_tag write port 5.
  Analyzing rat.rat_tag write port 6.
  Analyzing rat.rat_tag write port 7.
  Analyzing rat.rat_tag write port 8.
  Analyzing rat.rat_tag write port 9.
  Analyzing rat.rat_tag write port 10.
  Analyzing rat.rat_tag write port 11.
  Analyzing rat.rat_tag write port 12.
  Analyzing rat.rat_tag write port 13.
  Analyzing rat.rat_tag write port 14.
  Analyzing rat.rat_tag write port 15.
  Analyzing rat.rat_tag write port 16.
  Analyzing rat.rat_tag write port 17.
  Analyzing rat.rat_tag write port 18.
  Analyzing rat.rat_tag write port 19.
  Analyzing rat.rat_tag write port 20.
  Analyzing rat.rat_tag write port 21.
  Analyzing rat.rat_tag write port 22.
  Analyzing rat.rat_tag write port 23.
  Analyzing rat.rat_tag write port 24.
  Analyzing rat.rat_tag write port 25.
  Analyzing rat.rat_tag write port 26.
  Analyzing rat.rat_tag write port 27.
  Analyzing rat.rat_tag write port 28.
  Analyzing rat.rat_tag write port 29.
  Analyzing rat.rat_tag write port 30.
  Analyzing rat.rat_tag write port 31.
  Analyzing rat.rat_tag write port 32.
  Analyzing reg_file.registers write port 0.
  Analyzing reg_file.registers write port 1.
  Analyzing reg_file.registers write port 2.
  Analyzing reg_file.registers write port 3.
  Analyzing reg_file.registers write port 4.
  Analyzing reg_file.registers write port 5.
  Analyzing reg_file.registers write port 6.
  Analyzing reg_file.registers write port 7.
  Analyzing reg_file.registers write port 8.
  Analyzing reg_file.registers write port 9.
  Analyzing reg_file.registers write port 10.
  Analyzing reg_file.registers write port 11.
  Analyzing reg_file.registers write port 12.
  Analyzing reg_file.registers write port 13.
  Analyzing reg_file.registers write port 14.
  Analyzing reg_file.registers write port 15.
  Analyzing reg_file.registers write port 16.
  Analyzing reg_file.registers write port 17.
  Analyzing reg_file.registers write port 18.
  Analyzing reg_file.registers write port 19.
  Analyzing reg_file.registers write port 20.
  Analyzing reg_file.registers write port 21.
  Analyzing reg_file.registers write port 22.
  Analyzing reg_file.registers write port 23.
  Analyzing reg_file.registers write port 24.
  Analyzing reg_file.registers write port 25.
  Analyzing reg_file.registers write port 26.
  Analyzing reg_file.registers write port 27.
  Analyzing reg_file.registers write port 28.
  Analyzing reg_file.registers write port 29.
  Analyzing reg_file.registers write port 30.
  Analyzing reg_file.registers write port 31.
  Analyzing reg_file.registers write port 32.
  Analyzing reorder_buffer.rd_arr write port 0.
  Analyzing reorder_buffer.rd_arr write port 1.
  Analyzing reorder_buffer.rd_arr write port 2.
  Analyzing reorder_buffer.rd_arr write port 3.
  Analyzing reorder_buffer.rd_arr write port 4.
  Analyzing reorder_buffer.rd_arr write port 5.
  Analyzing reorder_buffer.rd_arr write port 6.
  Analyzing reorder_buffer.rd_arr write port 7.
  Analyzing reorder_buffer.rd_arr write port 8.
  Analyzing reorder_buffer.rd_arr write port 9.
  Analyzing reorder_buffer.rd_arr write port 10.
  Analyzing reorder_buffer.rd_arr write port 11.
  Analyzing reorder_buffer.rd_arr write port 12.
  Analyzing reorder_buffer.rd_arr write port 13.
  Analyzing reorder_buffer.rd_arr write port 14.
  Analyzing reorder_buffer.rd_arr write port 15.
  Analyzing reorder_buffer.rd_arr write port 16.
  Analyzing reorder_buffer.value_arr write port 0.
  Analyzing reorder_buffer.value_arr write port 1.
  Analyzing reorder_buffer.value_arr write port 2.
  Analyzing reorder_buffer.value_arr write port 3.
  Analyzing reorder_buffer.value_arr write port 4.
  Analyzing reorder_buffer.value_arr write port 5.
  Analyzing reorder_buffer.value_arr write port 6.
  Analyzing reorder_buffer.value_arr write port 7.
  Analyzing reorder_buffer.value_arr write port 8.
  Analyzing reorder_buffer.value_arr write port 9.
  Analyzing reorder_buffer.value_arr write port 10.
  Analyzing reorder_buffer.value_arr write port 11.
  Analyzing reorder_buffer.value_arr write port 12.
  Analyzing reorder_buffer.value_arr write port 13.
  Analyzing reorder_buffer.value_arr write port 14.
  Analyzing reorder_buffer.value_arr write port 15.
  Analyzing reorder_buffer.value_arr write port 16.
  Analyzing reservation_station.imm_arr write port 0.
  Analyzing reservation_station.imm_arr write port 1.
  Analyzing reservation_station.imm_arr write port 2.
  Analyzing reservation_station.imm_arr write port 3.
  Analyzing reservation_station.imm_arr write port 4.
  Analyzing reservation_station.imm_arr write port 5.
  Analyzing reservation_station.imm_arr write port 6.
  Analyzing reservation_station.imm_arr write port 7.
  Analyzing reservation_station.imm_arr write port 8.
  Analyzing reservation_station.op_arr write port 0.
  Analyzing reservation_station.op_arr write port 1.
  Analyzing reservation_station.op_arr write port 2.
  Analyzing reservation_station.op_arr write port 3.
  Analyzing reservation_station.op_arr write port 4.
  Analyzing reservation_station.op_arr write port 5.
  Analyzing reservation_station.op_arr write port 6.
  Analyzing reservation_station.op_arr write port 7.
  Analyzing reservation_station.op_arr write port 8.
  Analyzing reservation_station.opcode_arr write port 0.
  Analyzing reservation_station.opcode_arr write port 1.
  Analyzing reservation_station.opcode_arr write port 2.
  Analyzing reservation_station.opcode_arr write port 3.
  Analyzing reservation_station.opcode_arr write port 4.
  Analyzing reservation_station.opcode_arr write port 5.
  Analyzing reservation_station.opcode_arr write port 6.
  Analyzing reservation_station.opcode_arr write port 7.
  Analyzing reservation_station.opcode_arr write port 8.
  Analyzing reservation_station.qj_arr write port 0.
  Analyzing reservation_station.qj_arr write port 1.
  Analyzing reservation_station.qj_arr write port 2.
  Analyzing reservation_station.qj_arr write port 3.
  Analyzing reservation_station.qj_arr write port 4.
  Analyzing reservation_station.qj_arr write port 5.
  Analyzing reservation_station.qj_arr write port 6.
  Analyzing reservation_station.qj_arr write port 7.
  Analyzing reservation_station.qj_arr write port 8.
  Analyzing reservation_station.qj_arr write port 9.
  Analyzing reservation_station.qj_arr write port 10.
  Analyzing reservation_station.qj_arr write port 11.
  Analyzing reservation_station.qj_arr write port 12.
  Analyzing reservation_station.qj_arr write port 13.
  Analyzing reservation_station.qj_arr write port 14.
  Analyzing reservation_station.qj_arr write port 15.
  Analyzing reservation_station.qj_arr write port 16.
  Analyzing reservation_station.qk_arr write port 0.
  Analyzing reservation_station.qk_arr write port 1.
  Analyzing reservation_station.qk_arr write port 2.
  Analyzing reservation_station.qk_arr write port 3.
  Analyzing reservation_station.qk_arr write port 4.
  Analyzing reservation_station.qk_arr write port 5.
  Analyzing reservation_station.qk_arr write port 6.
  Analyzing reservation_station.qk_arr write port 7.
  Analyzing reservation_station.qk_arr write port 8.
  Analyzing reservation_station.qk_arr write port 9.
  Analyzing reservation_station.qk_arr write port 10.
  Analyzing reservation_station.qk_arr write port 11.
  Analyzing reservation_station.qk_arr write port 12.
  Analyzing reservation_station.qk_arr write port 13.
  Analyzing reservation_station.qk_arr write port 14.
  Analyzing reservation_station.qk_arr write port 15.
  Analyzing reservation_station.qk_arr write port 16.
  Analyzing reservation_station.rob_tag_arr write port 0.
  Analyzing reservation_station.rob_tag_arr write port 1.
  Analyzing reservation_station.rob_tag_arr write port 2.
  Analyzing reservation_station.rob_tag_arr write port 3.
  Analyzing reservation_station.rob_tag_arr write port 4.
  Analyzing reservation_station.rob_tag_arr write port 5.
  Analyzing reservation_station.rob_tag_arr write port 6.
  Analyzing reservation_station.rob_tag_arr write port 7.
  Analyzing reservation_station.rob_tag_arr write port 8.
  Analyzing reservation_station.vj_arr write port 0.
  Analyzing reservation_station.vj_arr write port 1.
  Analyzing reservation_station.vj_arr write port 2.
  Analyzing reservation_station.vj_arr write port 3.
  Analyzing reservation_station.vj_arr write port 4.
  Analyzing reservation_station.vj_arr write port 5.
  Analyzing reservation_station.vj_arr write port 6.
  Analyzing reservation_station.vj_arr write port 7.
  Analyzing reservation_station.vj_arr write port 8.
  Analyzing reservation_station.vj_arr write port 9.
  Analyzing reservation_station.vj_arr write port 10.
  Analyzing reservation_station.vj_arr write port 11.
  Analyzing reservation_station.vj_arr write port 12.
  Analyzing reservation_station.vj_arr write port 13.
  Analyzing reservation_station.vj_arr write port 14.
  Analyzing reservation_station.vj_arr write port 15.
  Analyzing reservation_station.vj_arr write port 16.
  Analyzing reservation_station.vk_arr write port 0.
  Analyzing reservation_station.vk_arr write port 1.
  Analyzing reservation_station.vk_arr write port 2.
  Analyzing reservation_station.vk_arr write port 3.
  Analyzing reservation_station.vk_arr write port 4.
  Analyzing reservation_station.vk_arr write port 5.
  Analyzing reservation_station.vk_arr write port 6.
  Analyzing reservation_station.vk_arr write port 7.
  Analyzing reservation_station.vk_arr write port 8.
  Analyzing reservation_station.vk_arr write port 9.
  Analyzing reservation_station.vk_arr write port 10.
  Analyzing reservation_station.vk_arr write port 11.
  Analyzing reservation_station.vk_arr write port 12.
  Analyzing reservation_station.vk_arr write port 13.
  Analyzing reservation_station.vk_arr write port 14.
  Analyzing reservation_station.vk_arr write port 15.
  Analyzing reservation_station.vk_arr write port 16.

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\rat_tag'[0] in module `\rat': no output FF found.
Checking read port `\rat_tag'[1] in module `\rat': no output FF found.
Checking read port `\rat_tag'[2] in module `\rat': no output FF found.
Checking read port `\rat_tag'[3] in module `\rat': no output FF found.
Checking read port `\rat_tag'[4] in module `\rat': no output FF found.
Checking read port `\rat_tag'[5] in module `\rat': no output FF found.
Checking read port `\rat_tag'[6] in module `\rat': no output FF found.
Checking read port `\rat_tag'[7] in module `\rat': no output FF found.
Checking read port `\rat_tag'[8] in module `\rat': no output FF found.
Checking read port `\rat_tag'[9] in module `\rat': no output FF found.
Checking read port `\rat_tag'[10] in module `\rat': no output FF found.
Checking read port `\rat_tag'[11] in module `\rat': no output FF found.
Checking read port `\rat_tag'[12] in module `\rat': no output FF found.
Checking read port `\rat_tag'[13] in module `\rat': no output FF found.
Checking read port `\rat_tag'[14] in module `\rat': no output FF found.
Checking read port `\rat_tag'[15] in module `\rat': no output FF found.
Checking read port `\rat_tag'[16] in module `\rat': no output FF found.
Checking read port `\rat_tag'[17] in module `\rat': no output FF found.
Checking read port `\rat_tag'[18] in module `\rat': no output FF found.
Checking read port `\rat_tag'[19] in module `\rat': no output FF found.
Checking read port `\rat_tag'[20] in module `\rat': no output FF found.
Checking read port `\rat_tag'[21] in module `\rat': no output FF found.
Checking read port `\rat_tag'[22] in module `\rat': no output FF found.
Checking read port `\rat_tag'[23] in module `\rat': no output FF found.
Checking read port `\rat_tag'[24] in module `\rat': no output FF found.
Checking read port `\rat_tag'[25] in module `\rat': no output FF found.
Checking read port `\rat_tag'[26] in module `\rat': no output FF found.
Checking read port `\rat_tag'[27] in module `\rat': no output FF found.
Checking read port `\rat_tag'[28] in module `\rat': no output FF found.
Checking read port `\rat_tag'[29] in module `\rat': no output FF found.
Checking read port `\rat_tag'[30] in module `\rat': no output FF found.
Checking read port `\rat_tag'[31] in module `\rat': no output FF found.
Checking read port `\rat_tag'[32] in module `\rat': no output FF found.
Checking read port `\rat_tag'[33] in module `\rat': no output FF found.
Checking read port address `\rat_tag'[0] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[1] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[2] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[3] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[4] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[5] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[6] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[7] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[8] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[9] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[10] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[11] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[12] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[13] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[14] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[15] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[16] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[17] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[18] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[19] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[20] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[21] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[22] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[23] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[24] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[25] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[26] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[27] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[28] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[29] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[30] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[31] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[32] in module `\rat': no address FF found.
Checking read port address `\rat_tag'[33] in module `\rat': no address FF found.
Checking read port `\registers'[0] in module `\reg_file': no output FF found.
Checking read port `\registers'[1] in module `\reg_file': no output FF found.
Checking read port address `\registers'[0] in module `\reg_file': no address FF found.
Checking read port address `\registers'[1] in module `\reg_file': no address FF found.
Checking read port `\rd_arr'[0] in module `\reorder_buffer': no output FF found.
Checking read port `\value_arr'[0] in module `\reorder_buffer': no output FF found.
Checking read port address `\rd_arr'[0] in module `\reorder_buffer': merged address FF to cell.
Checking read port address `\value_arr'[0] in module `\reorder_buffer': merged address FF to cell.
Checking read port `\imm_arr'[0] in module `\reservation_station': no output FF found.
Checking read port `\op_arr'[0] in module `\reservation_station': no output FF found.
Checking read port `\opcode_arr'[0] in module `\reservation_station': no output FF found.
Checking read port `\qj_arr'[0] in module `\reservation_station': no output FF found.
Checking read port `\qj_arr'[1] in module `\reservation_station': no output FF found.
Checking read port `\qj_arr'[2] in module `\reservation_station': no output FF found.
Checking read port `\qj_arr'[3] in module `\reservation_station': no output FF found.
Checking read port `\qj_arr'[4] in module `\reservation_station': no output FF found.
Checking read port `\qj_arr'[5] in module `\reservation_station': no output FF found.
Checking read port `\qj_arr'[6] in module `\reservation_station': no output FF found.
Checking read port `\qj_arr'[7] in module `\reservation_station': no output FF found.
Checking read port `\qk_arr'[0] in module `\reservation_station': no output FF found.
Checking read port `\qk_arr'[1] in module `\reservation_station': no output FF found.
Checking read port `\qk_arr'[2] in module `\reservation_station': no output FF found.
Checking read port `\qk_arr'[3] in module `\reservation_station': no output FF found.
Checking read port `\qk_arr'[4] in module `\reservation_station': no output FF found.
Checking read port `\qk_arr'[5] in module `\reservation_station': no output FF found.
Checking read port `\qk_arr'[6] in module `\reservation_station': no output FF found.
Checking read port `\qk_arr'[7] in module `\reservation_station': no output FF found.
Checking read port `\rob_tag_arr'[0] in module `\reservation_station': no output FF found.
Checking read port `\vj_arr'[0] in module `\reservation_station': no output FF found.
Checking read port `\vk_arr'[0] in module `\reservation_station': no output FF found.
Checking read port address `\imm_arr'[0] in module `\reservation_station': no address FF found.
Checking read port address `\op_arr'[0] in module `\reservation_station': no address FF found.
Checking read port address `\opcode_arr'[0] in module `\reservation_station': no address FF found.
Checking read port address `\qj_arr'[0] in module `\reservation_station': no address FF found.
Checking read port address `\qj_arr'[1] in module `\reservation_station': no address FF found.
Checking read port address `\qj_arr'[2] in module `\reservation_station': no address FF found.
Checking read port address `\qj_arr'[3] in module `\reservation_station': no address FF found.
Checking read port address `\qj_arr'[4] in module `\reservation_station': no address FF found.
Checking read port address `\qj_arr'[5] in module `\reservation_station': no address FF found.
Checking read port address `\qj_arr'[6] in module `\reservation_station': no address FF found.
Checking read port address `\qj_arr'[7] in module `\reservation_station': no address FF found.
Checking read port address `\qk_arr'[0] in module `\reservation_station': no address FF found.
Checking read port address `\qk_arr'[1] in module `\reservation_station': no address FF found.
Checking read port address `\qk_arr'[2] in module `\reservation_station': no address FF found.
Checking read port address `\qk_arr'[3] in module `\reservation_station': no address FF found.
Checking read port address `\qk_arr'[4] in module `\reservation_station': no address FF found.
Checking read port address `\qk_arr'[5] in module `\reservation_station': no address FF found.
Checking read port address `\qk_arr'[6] in module `\reservation_station': no address FF found.
Checking read port address `\qk_arr'[7] in module `\reservation_station': no address FF found.
Checking read port address `\rob_tag_arr'[0] in module `\reservation_station': no address FF found.
Checking read port address `\vj_arr'[0] in module `\reservation_station': no address FF found.
Checking read port address `\vk_arr'[0] in module `\reservation_station': no address FF found.

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory rat.rat_tag by address:
  Merging ports 0, 1 (address 31).
  Merging ports 0, 2 (address 30).
  Merging ports 0, 3 (address 28).
  Merging ports 0, 4 (address 28).
  Merging ports 0, 5 (address 24).
  Merging ports 0, 6 (address 24).
  Merging ports 0, 7 (address 24).
  Merging ports 0, 8 (address 24).
  Merging ports 0, 9 (address 16).
  Merging ports 0, 10 (address 16).
  Merging ports 0, 11 (address 16).
  Merging ports 0, 12 (address 16).
  Merging ports 0, 13 (address 16).
  Merging ports 0, 14 (address 16).
  Merging ports 0, 15 (address 16).
  Merging ports 0, 16 (address 16).
  Merging ports 0, 17 (address 0).
  Merging ports 0, 18 (address 0).
  Merging ports 0, 19 (address 0).
  Merging ports 0, 20 (address 0).
  Merging ports 0, 21 (address 0).
  Merging ports 0, 22 (address 0).
  Merging ports 0, 23 (address 0).
  Merging ports 0, 24 (address 0).
  Merging ports 0, 25 (address 0).
  Merging ports 0, 26 (address 0).
  Merging ports 0, 27 (address 0).
  Merging ports 0, 28 (address 0).
  Merging ports 0, 29 (address 0).
  Merging ports 0, 30 (address 0).
  Merging ports 0, 31 (address 0).
Consolidating read ports of memory rat.rat_tag by address:
Consolidating write ports of memory rat.rat_tag by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
  Merging ports 0, 16 (address 0).
  Merging ports 0, 17 (address 0).
  Merging ports 0, 18 (address 0).
  Merging ports 0, 19 (address 0).
  Merging ports 0, 20 (address 0).
  Merging ports 0, 21 (address 0).
  Merging ports 0, 22 (address 0).
  Merging ports 0, 23 (address 0).
  Merging ports 0, 24 (address 0).
  Merging ports 0, 25 (address 0).
  Merging ports 0, 26 (address 0).
  Merging ports 0, 27 (address 0).
  Merging ports 0, 28 (address 0).
  Merging ports 0, 29 (address 0).
  Merging ports 0, 30 (address 0).
  Merging ports 0, 31 (address 0).
Consolidating write ports of memory rat.rat_tag by address:
Consolidating write ports of memory rat.rat_tag using sat-based resource sharing:
Consolidating read ports of memory reg_file.registers by address:
Consolidating write ports of memory reg_file.registers by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
  Merging ports 0, 16 (address 0).
  Merging ports 0, 17 (address 0).
  Merging ports 0, 18 (address 0).
  Merging ports 0, 19 (address 0).
  Merging ports 0, 20 (address 0).
  Merging ports 0, 21 (address 0).
  Merging ports 0, 22 (address 0).
  Merging ports 0, 23 (address 0).
  Merging ports 0, 24 (address 0).
  Merging ports 0, 25 (address 0).
  Merging ports 0, 26 (address 0).
  Merging ports 0, 27 (address 0).
  Merging ports 0, 28 (address 0).
  Merging ports 0, 29 (address 0).
  Merging ports 0, 30 (address 0).
  Merging ports 0, 31 (address 0).
Consolidating write ports of memory reg_file.registers by address:
Consolidating write ports of memory reg_file.registers using sat-based resource sharing:
Consolidating write ports of memory reorder_buffer.rd_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
Consolidating write ports of memory reorder_buffer.rd_arr by address:
Consolidating write ports of memory reorder_buffer.value_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
Consolidating write ports of memory reorder_buffer.value_arr by address:
Consolidating write ports of memory reorder_buffer.rd_arr using sat-based resource sharing:
Consolidating write ports of memory reorder_buffer.value_arr using sat-based resource sharing:
Consolidating write ports of memory reservation_station.imm_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
Consolidating write ports of memory reservation_station.imm_arr by address:
Consolidating write ports of memory reservation_station.op_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
Consolidating write ports of memory reservation_station.op_arr by address:
Consolidating write ports of memory reservation_station.opcode_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
Consolidating write ports of memory reservation_station.opcode_arr by address:
Consolidating read ports of memory reservation_station.qj_arr by address:
  Merging ports 0, 1 (address 7).
  Merging ports 0, 2 (address 6).
  Merging ports 0, 3 (address 4).
  Merging ports 0, 4 (address 4).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
Consolidating write ports of memory reservation_station.qj_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
Consolidating write ports of memory reservation_station.qj_arr by address:
Consolidating read ports of memory reservation_station.qk_arr by address:
  Merging ports 0, 1 (address 7).
  Merging ports 0, 2 (address 6).
  Merging ports 0, 3 (address 4).
  Merging ports 0, 4 (address 4).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
Consolidating write ports of memory reservation_station.qk_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
Consolidating write ports of memory reservation_station.qk_arr by address:
Consolidating write ports of memory reservation_station.rob_tag_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
Consolidating write ports of memory reservation_station.rob_tag_arr by address:
Consolidating write ports of memory reservation_station.vj_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
Consolidating write ports of memory reservation_station.vj_arr by address:
Consolidating write ports of memory reservation_station.vk_arr by address:
  Merging ports 0, 1 (address 0).
  Merging ports 0, 2 (address 0).
  Merging ports 0, 3 (address 0).
  Merging ports 0, 4 (address 0).
  Merging ports 0, 5 (address 0).
  Merging ports 0, 6 (address 0).
  Merging ports 0, 7 (address 0).
  Merging ports 0, 8 (address 0).
  Merging ports 0, 9 (address 0).
  Merging ports 0, 10 (address 0).
  Merging ports 0, 11 (address 0).
  Merging ports 0, 12 (address 0).
  Merging ports 0, 13 (address 0).
  Merging ports 0, 14 (address 0).
  Merging ports 0, 15 (address 0).
Consolidating write ports of memory reservation_station.vk_arr by address:
Consolidating write ports of memory reservation_station.imm_arr using sat-based resource sharing:
Consolidating write ports of memory reservation_station.op_arr using sat-based resource sharing:
Consolidating write ports of memory reservation_station.opcode_arr using sat-based resource sharing:
Consolidating write ports of memory reservation_station.qj_arr using sat-based resource sharing:
Consolidating write ports of memory reservation_station.qk_arr using sat-based resource sharing:
Consolidating write ports of memory reservation_station.rob_tag_arr using sat-based resource sharing:
Consolidating write ports of memory reservation_station.vj_arr using sat-based resource sharing:
Consolidating write ports of memory reservation_station.vk_arr using sat-based resource sharing:

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 82 unused wires.
<suppressed ~2 debug messages>

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \rat_tag in module \rat:
  created 32 $dff cells and 0 static cells of width 5.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \registers in module \reg_file:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \rd_arr in module \reorder_buffer:
  created 16 $dff cells and 0 static cells of width 5.
Extracted addr FF from read port 0 of reorder_buffer.rd_arr: $\rd_arr$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \value_arr in module \reorder_buffer:
  created 16 $dff cells and 0 static cells of width 32.
Extracted addr FF from read port 0 of reorder_buffer.value_arr: $\value_arr$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \imm_arr in module \reservation_station:
  created 8 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \op_arr in module \reservation_station:
  created 8 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \opcode_arr in module \reservation_station:
  created 8 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \qj_arr in module \reservation_station:
  created 8 $dff cells and 0 static cells of width 5.
  read interface: 0 $dff and 0 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \qk_arr in module \reservation_station:
  created 8 $dff cells and 0 static cells of width 5.
  read interface: 0 $dff and 0 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \rob_tag_arr in module \reservation_station:
  created 8 $dff cells and 0 static cells of width 5.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \vj_arr in module \reservation_station:
  created 8 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \vk_arr in module \reservation_station:
  created 8 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 16 write mux blocks.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
<suppressed ~1 debug messages>
Optimizing module pc_gen.
Optimizing module rat.
<suppressed ~121 debug messages>
Optimizing module reg_file.
<suppressed ~121 debug messages>
Optimizing module reorder_buffer.
<suppressed ~127 debug messages>
Optimizing module reservation_station.
<suppressed ~122 debug messages>
Optimizing module top.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
<suppressed ~216 debug messages>
Finding identical cells in module `\top'.
Removed a total of 72 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~327 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
<suppressed ~9 debug messages>
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 923 unused wires.
<suppressed ~6 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~326 debug messages>

8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\rat_tag[9]$7374 ($dff) from module rat (D = $memory\rat_tag$wrmux[9][1][0]$y$7823, Q = \rat_tag[9]).
Adding EN signal on $memory\rat_tag[8]$7372 ($dff) from module rat (D = $memory\rat_tag$wrmux[8][1][0]$y$7807, Q = \rat_tag[8]).
Adding EN signal on $memory\rat_tag[7]$7370 ($dff) from module rat (D = $memory\rat_tag$wrmux[7][1][0]$y$7787, Q = \rat_tag[7]).
Adding EN signal on $memory\rat_tag[6]$7368 ($dff) from module rat (D = $memory\rat_tag$wrmux[6][1][0]$y$7771, Q = \rat_tag[6]).
Adding EN signal on $memory\rat_tag[5]$7366 ($dff) from module rat (D = $memory\rat_tag$wrmux[5][1][0]$y$7755, Q = \rat_tag[5]).
Adding EN signal on $memory\rat_tag[4]$7364 ($dff) from module rat (D = $memory\rat_tag$wrmux[4][1][0]$y$7739, Q = \rat_tag[4]).
Adding EN signal on $memory\rat_tag[3]$7362 ($dff) from module rat (D = $memory\rat_tag$wrmux[3][1][0]$y$7719, Q = \rat_tag[3]).
Adding EN signal on $memory\rat_tag[31]$7418 ($dff) from module rat (D = $memory\rat_tag$wrmux[31][1][0]$y$8151, Q = \rat_tag[31]).
Adding EN signal on $memory\rat_tag[30]$7416 ($dff) from module rat (D = $memory\rat_tag$wrmux[30][1][0]$y$8137, Q = \rat_tag[30]).
Adding EN signal on $memory\rat_tag[2]$7360 ($dff) from module rat (D = $memory\rat_tag$wrmux[2][1][0]$y$7701, Q = \rat_tag[2]).
Adding EN signal on $memory\rat_tag[29]$7414 ($dff) from module rat (D = $memory\rat_tag$wrmux[29][1][0]$y$8123, Q = \rat_tag[29]).
Adding EN signal on $memory\rat_tag[28]$7412 ($dff) from module rat (D = $memory\rat_tag$wrmux[28][1][0]$y$8109, Q = \rat_tag[28]).
Adding EN signal on $memory\rat_tag[27]$7410 ($dff) from module rat (D = $memory\rat_tag$wrmux[27][1][0]$y$8095, Q = \rat_tag[27]).
Adding EN signal on $memory\rat_tag[26]$7408 ($dff) from module rat (D = $memory\rat_tag$wrmux[26][1][0]$y$8081, Q = \rat_tag[26]).
Adding EN signal on $memory\rat_tag[25]$7406 ($dff) from module rat (D = $memory\rat_tag$wrmux[25][1][0]$y$8067, Q = \rat_tag[25]).
Adding EN signal on $memory\rat_tag[24]$7404 ($dff) from module rat (D = $memory\rat_tag$wrmux[24][1][0]$y$8053, Q = \rat_tag[24]).
Adding EN signal on $memory\rat_tag[23]$7402 ($dff) from module rat (D = $memory\rat_tag$wrmux[23][1][0]$y$8039, Q = \rat_tag[23]).
Adding EN signal on $memory\rat_tag[22]$7400 ($dff) from module rat (D = $memory\rat_tag$wrmux[22][1][0]$y$8025, Q = \rat_tag[22]).
Adding EN signal on $memory\rat_tag[21]$7398 ($dff) from module rat (D = $memory\rat_tag$wrmux[21][1][0]$y$8011, Q = \rat_tag[21]).
Adding EN signal on $memory\rat_tag[20]$7396 ($dff) from module rat (D = $memory\rat_tag$wrmux[20][1][0]$y$7997, Q = \rat_tag[20]).
Adding EN signal on $memory\rat_tag[1]$7358 ($dff) from module rat (D = $memory\rat_tag$wrmux[1][1][0]$y$7681, Q = \rat_tag[1]).
Adding EN signal on $memory\rat_tag[19]$7394 ($dff) from module rat (D = $memory\rat_tag$wrmux[19][1][0]$y$7983, Q = \rat_tag[19]).
Adding EN signal on $memory\rat_tag[18]$7392 ($dff) from module rat (D = $memory\rat_tag$wrmux[18][1][0]$y$7969, Q = \rat_tag[18]).
Adding EN signal on $memory\rat_tag[17]$7390 ($dff) from module rat (D = $memory\rat_tag$wrmux[17][1][0]$y$7955, Q = \rat_tag[17]).
Adding EN signal on $memory\rat_tag[16]$7388 ($dff) from module rat (D = $memory\rat_tag$wrmux[16][1][0]$y$7941, Q = \rat_tag[16]).
Adding EN signal on $memory\rat_tag[15]$7386 ($dff) from module rat (D = $memory\rat_tag$wrmux[15][1][0]$y$7921, Q = \rat_tag[15]).
Adding EN signal on $memory\rat_tag[14]$7384 ($dff) from module rat (D = $memory\rat_tag$wrmux[14][1][0]$y$7905, Q = \rat_tag[14]).
Adding EN signal on $memory\rat_tag[13]$7382 ($dff) from module rat (D = $memory\rat_tag$wrmux[13][1][0]$y$7889, Q = \rat_tag[13]).
Adding EN signal on $memory\rat_tag[12]$7380 ($dff) from module rat (D = $memory\rat_tag$wrmux[12][1][0]$y$7873, Q = \rat_tag[12]).
Adding EN signal on $memory\rat_tag[11]$7378 ($dff) from module rat (D = $memory\rat_tag$wrmux[11][1][0]$y$7855, Q = \rat_tag[11]).
Adding EN signal on $memory\rat_tag[10]$7376 ($dff) from module rat (D = $memory\rat_tag$wrmux[10][1][0]$y$7839, Q = \rat_tag[10]).
Adding EN signal on $memory\rat_tag[0]$7356 ($dff) from module rat (D = $memory\rat_tag$wrmux[0][1][0]$y$7661, Q = \rat_tag[0]).
Adding EN signal on $memory\registers[9]$8170 ($dff) from module reg_file (D = $memory\registers$wrmux[9][1][0]$y$8619, Q = \registers[9]).
Adding EN signal on $memory\registers[8]$8168 ($dff) from module reg_file (D = $memory\registers$wrmux[8][1][0]$y$8603, Q = \registers[8]).
Adding EN signal on $memory\registers[7]$8166 ($dff) from module reg_file (D = $memory\registers$wrmux[7][1][0]$y$8583, Q = \registers[7]).
Adding EN signal on $memory\registers[6]$8164 ($dff) from module reg_file (D = $memory\registers$wrmux[6][1][0]$y$8567, Q = \registers[6]).
Adding EN signal on $memory\registers[5]$8162 ($dff) from module reg_file (D = $memory\registers$wrmux[5][1][0]$y$8551, Q = \registers[5]).
Adding EN signal on $memory\registers[4]$8160 ($dff) from module reg_file (D = $memory\registers$wrmux[4][1][0]$y$8535, Q = \registers[4]).
Adding EN signal on $memory\registers[3]$8158 ($dff) from module reg_file (D = $memory\registers$wrmux[3][1][0]$y$8515, Q = \registers[3]).
Adding EN signal on $memory\registers[31]$8214 ($dff) from module reg_file (D = $memory\registers$wrmux[31][1][0]$y$8947, Q = \registers[31]).
Adding EN signal on $memory\registers[30]$8212 ($dff) from module reg_file (D = $memory\registers$wrmux[30][1][0]$y$8933, Q = \registers[30]).
Adding EN signal on $memory\registers[2]$8156 ($dff) from module reg_file (D = $memory\registers$wrmux[2][1][0]$y$8497, Q = \registers[2]).
Adding EN signal on $memory\registers[29]$8210 ($dff) from module reg_file (D = $memory\registers$wrmux[29][1][0]$y$8919, Q = \registers[29]).
Adding EN signal on $memory\registers[28]$8208 ($dff) from module reg_file (D = $memory\registers$wrmux[28][1][0]$y$8905, Q = \registers[28]).
Adding EN signal on $memory\registers[27]$8206 ($dff) from module reg_file (D = $memory\registers$wrmux[27][1][0]$y$8891, Q = \registers[27]).
Adding EN signal on $memory\registers[26]$8204 ($dff) from module reg_file (D = $memory\registers$wrmux[26][1][0]$y$8877, Q = \registers[26]).
Adding EN signal on $memory\registers[25]$8202 ($dff) from module reg_file (D = $memory\registers$wrmux[25][1][0]$y$8863, Q = \registers[25]).
Adding EN signal on $memory\registers[24]$8200 ($dff) from module reg_file (D = $memory\registers$wrmux[24][1][0]$y$8849, Q = \registers[24]).
Adding EN signal on $memory\registers[23]$8198 ($dff) from module reg_file (D = $memory\registers$wrmux[23][1][0]$y$8835, Q = \registers[23]).
Adding EN signal on $memory\registers[22]$8196 ($dff) from module reg_file (D = $memory\registers$wrmux[22][1][0]$y$8821, Q = \registers[22]).
Adding EN signal on $memory\registers[21]$8194 ($dff) from module reg_file (D = $memory\registers$wrmux[21][1][0]$y$8807, Q = \registers[21]).
Adding EN signal on $memory\registers[20]$8192 ($dff) from module reg_file (D = $memory\registers$wrmux[20][1][0]$y$8793, Q = \registers[20]).
Adding EN signal on $memory\registers[1]$8154 ($dff) from module reg_file (D = $memory\registers$wrmux[1][1][0]$y$8477, Q = \registers[1]).
Adding EN signal on $memory\registers[19]$8190 ($dff) from module reg_file (D = $memory\registers$wrmux[19][1][0]$y$8779, Q = \registers[19]).
Adding EN signal on $memory\registers[18]$8188 ($dff) from module reg_file (D = $memory\registers$wrmux[18][1][0]$y$8765, Q = \registers[18]).
Adding EN signal on $memory\registers[17]$8186 ($dff) from module reg_file (D = $memory\registers$wrmux[17][1][0]$y$8751, Q = \registers[17]).
Adding EN signal on $memory\registers[16]$8184 ($dff) from module reg_file (D = $memory\registers$wrmux[16][1][0]$y$8737, Q = \registers[16]).
Adding EN signal on $memory\registers[15]$8182 ($dff) from module reg_file (D = $memory\registers$wrmux[15][1][0]$y$8717, Q = \registers[15]).
Adding EN signal on $memory\registers[14]$8180 ($dff) from module reg_file (D = $memory\registers$wrmux[14][1][0]$y$8701, Q = \registers[14]).
Adding EN signal on $memory\registers[13]$8178 ($dff) from module reg_file (D = $memory\registers$wrmux[13][1][0]$y$8685, Q = \registers[13]).
Adding EN signal on $memory\registers[12]$8176 ($dff) from module reg_file (D = $memory\registers$wrmux[12][1][0]$y$8669, Q = \registers[12]).
Adding EN signal on $memory\registers[11]$8174 ($dff) from module reg_file (D = $memory\registers$wrmux[11][1][0]$y$8651, Q = \registers[11]).
Adding EN signal on $memory\registers[10]$8172 ($dff) from module reg_file (D = $memory\registers$wrmux[10][1][0]$y$8635, Q = \registers[10]).
Adding EN signal on $memory\registers[0]$8152 ($dff) from module reg_file (D = $memory\registers$wrmux[0][1][0]$y$8457, Q = \registers[0]).
Adding EN signal on $memory\value_arr[9]$9355 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[9][1][0]$y$9609, Q = \value_arr[9]).
Adding EN signal on $memory\value_arr[8]$9353 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[8][1][0]$y$9593, Q = \value_arr[8]).
Adding EN signal on $memory\value_arr[7]$9351 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[7][1][0]$y$9573, Q = \value_arr[7]).
Adding EN signal on $memory\value_arr[6]$9349 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[6][1][0]$y$9557, Q = \value_arr[6]).
Adding EN signal on $memory\value_arr[5]$9347 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[5][1][0]$y$9541, Q = \value_arr[5]).
Adding EN signal on $memory\value_arr[4]$9345 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[4][1][0]$y$9525, Q = \value_arr[4]).
Adding EN signal on $memory\value_arr[3]$9343 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[3][1][0]$y$9505, Q = \value_arr[3]).
Adding EN signal on $memory\value_arr[2]$9341 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[2][1][0]$y$9487, Q = \value_arr[2]).
Adding EN signal on $memory\value_arr[1]$9339 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[1][1][0]$y$9467, Q = \value_arr[1]).
Adding EN signal on $memory\value_arr[15]$9367 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[15][1][0]$y$9707, Q = \value_arr[15]).
Adding EN signal on $memory\value_arr[14]$9365 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[14][1][0]$y$9691, Q = \value_arr[14]).
Adding EN signal on $memory\value_arr[13]$9363 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[13][1][0]$y$9675, Q = \value_arr[13]).
Adding EN signal on $memory\value_arr[12]$9361 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[12][1][0]$y$9659, Q = \value_arr[12]).
Adding EN signal on $memory\value_arr[11]$9359 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[11][1][0]$y$9641, Q = \value_arr[11]).
Adding EN signal on $memory\value_arr[10]$9357 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[10][1][0]$y$9625, Q = \value_arr[10]).
Adding EN signal on $memory\value_arr[0]$9337 ($dff) from module reorder_buffer (D = $memory\value_arr$wrmux[0][1][0]$y$9447, Q = \value_arr[0]).
Adding EN signal on $memory\rd_arr[9]$8966 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[9][1][0]$y$9238, Q = \rd_arr[9]).
Adding EN signal on $memory\rd_arr[8]$8964 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[8][1][0]$y$9222, Q = \rd_arr[8]).
Adding EN signal on $memory\rd_arr[7]$8962 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[7][1][0]$y$9202, Q = \rd_arr[7]).
Adding EN signal on $memory\rd_arr[6]$8960 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[6][1][0]$y$9186, Q = \rd_arr[6]).
Adding EN signal on $memory\rd_arr[5]$8958 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[5][1][0]$y$9170, Q = \rd_arr[5]).
Adding EN signal on $memory\rd_arr[4]$8956 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[4][1][0]$y$9154, Q = \rd_arr[4]).
Adding EN signal on $memory\rd_arr[3]$8954 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[3][1][0]$y$9134, Q = \rd_arr[3]).
Adding EN signal on $memory\rd_arr[2]$8952 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[2][1][0]$y$9116, Q = \rd_arr[2]).
Adding EN signal on $memory\rd_arr[1]$8950 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[1][1][0]$y$9096, Q = \rd_arr[1]).
Adding EN signal on $memory\rd_arr[15]$8978 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[15][1][0]$y$9336, Q = \rd_arr[15]).
Adding EN signal on $memory\rd_arr[14]$8976 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[14][1][0]$y$9320, Q = \rd_arr[14]).
Adding EN signal on $memory\rd_arr[13]$8974 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[13][1][0]$y$9304, Q = \rd_arr[13]).
Adding EN signal on $memory\rd_arr[12]$8972 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[12][1][0]$y$9288, Q = \rd_arr[12]).
Adding EN signal on $memory\rd_arr[11]$8970 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[11][1][0]$y$9270, Q = \rd_arr[11]).
Adding EN signal on $memory\rd_arr[10]$8968 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[10][1][0]$y$9254, Q = \rd_arr[10]).
Adding EN signal on $memory\rd_arr[0]$8948 ($dff) from module reorder_buffer (D = $memory\rd_arr$wrmux[0][1][0]$y$9076, Q = \rd_arr[0]).
Adding SRST signal on $\value_arr$rdreg[0] ($dff) from module reorder_buffer (D = $auto$rtlil.cc:3092:Mux$7131, Q = $\rd_arr$rdreg[0]$q, rval = 5'00000).
Adding EN signal on $memory\vk_arr[7]$10495 ($dff) from module reservation_station (D = $memory\vk_arr$wrmux[7][1][0]$y$10581, Q = \vk_arr[7]).
Adding EN signal on $memory\vk_arr[6]$10493 ($dff) from module reservation_station (D = $memory\vk_arr$wrmux[6][1][0]$y$10573, Q = \vk_arr[6]).
Adding EN signal on $memory\vk_arr[5]$10491 ($dff) from module reservation_station (D = $memory\vk_arr$wrmux[5][1][0]$y$10565, Q = \vk_arr[5]).
Adding EN signal on $memory\vk_arr[4]$10489 ($dff) from module reservation_station (D = $memory\vk_arr$wrmux[4][1][0]$y$10557, Q = \vk_arr[4]).
Adding EN signal on $memory\vk_arr[3]$10487 ($dff) from module reservation_station (D = $memory\vk_arr$wrmux[3][1][0]$y$10549, Q = \vk_arr[3]).
Adding EN signal on $memory\vk_arr[2]$10485 ($dff) from module reservation_station (D = $memory\vk_arr$wrmux[2][1][0]$y$10541, Q = \vk_arr[2]).
Adding EN signal on $memory\vk_arr[1]$10483 ($dff) from module reservation_station (D = $memory\vk_arr$wrmux[1][1][0]$y$10533, Q = \vk_arr[1]).
Adding EN signal on $memory\vk_arr[0]$10481 ($dff) from module reservation_station (D = $memory\vk_arr$wrmux[0][1][0]$y$10525, Q = \vk_arr[0]).
Adding EN signal on $memory\vj_arr[7]$10394 ($dff) from module reservation_station (D = $memory\vj_arr$wrmux[7][1][0]$y$10480, Q = \vj_arr[7]).
Adding EN signal on $memory\vj_arr[6]$10392 ($dff) from module reservation_station (D = $memory\vj_arr$wrmux[6][1][0]$y$10472, Q = \vj_arr[6]).
Adding EN signal on $memory\vj_arr[5]$10390 ($dff) from module reservation_station (D = $memory\vj_arr$wrmux[5][1][0]$y$10464, Q = \vj_arr[5]).
Adding EN signal on $memory\vj_arr[4]$10388 ($dff) from module reservation_station (D = $memory\vj_arr$wrmux[4][1][0]$y$10456, Q = \vj_arr[4]).
Adding EN signal on $memory\vj_arr[3]$10386 ($dff) from module reservation_station (D = $memory\vj_arr$wrmux[3][1][0]$y$10448, Q = \vj_arr[3]).
Adding EN signal on $memory\vj_arr[2]$10384 ($dff) from module reservation_station (D = $memory\vj_arr$wrmux[2][1][0]$y$10440, Q = \vj_arr[2]).
Adding EN signal on $memory\vj_arr[1]$10382 ($dff) from module reservation_station (D = $memory\vj_arr$wrmux[1][1][0]$y$10432, Q = \vj_arr[1]).
Adding EN signal on $memory\vj_arr[0]$10380 ($dff) from module reservation_station (D = $memory\vj_arr$wrmux[0][1][0]$y$10424, Q = \vj_arr[0]).
Adding EN signal on $memory\rob_tag_arr[7]$10293 ($dff) from module reservation_station (D = $memory\rob_tag_arr$wrmux[7][1][0]$y$10379, Q = \rob_tag_arr[7]).
Adding EN signal on $memory\rob_tag_arr[6]$10291 ($dff) from module reservation_station (D = $memory\rob_tag_arr$wrmux[6][1][0]$y$10371, Q = \rob_tag_arr[6]).
Adding EN signal on $memory\rob_tag_arr[5]$10289 ($dff) from module reservation_station (D = $memory\rob_tag_arr$wrmux[5][1][0]$y$10363, Q = \rob_tag_arr[5]).
Adding EN signal on $memory\rob_tag_arr[4]$10287 ($dff) from module reservation_station (D = $memory\rob_tag_arr$wrmux[4][1][0]$y$10355, Q = \rob_tag_arr[4]).
Adding EN signal on $memory\rob_tag_arr[3]$10285 ($dff) from module reservation_station (D = $memory\rob_tag_arr$wrmux[3][1][0]$y$10347, Q = \rob_tag_arr[3]).
Adding EN signal on $memory\rob_tag_arr[2]$10283 ($dff) from module reservation_station (D = $memory\rob_tag_arr$wrmux[2][1][0]$y$10339, Q = \rob_tag_arr[2]).
Adding EN signal on $memory\rob_tag_arr[1]$10281 ($dff) from module reservation_station (D = $memory\rob_tag_arr$wrmux[1][1][0]$y$10331, Q = \rob_tag_arr[1]).
Adding EN signal on $memory\rob_tag_arr[0]$10279 ($dff) from module reservation_station (D = $memory\rob_tag_arr$wrmux[0][1][0]$y$10323, Q = \rob_tag_arr[0]).
Adding EN signal on $memory\qk_arr[7]$10213 ($dff) from module reservation_station (D = $memory\qk_arr$wrmux[7][1][0]$y$10278, Q = \qk_arr[7]).
Adding EN signal on $memory\qk_arr[6]$10211 ($dff) from module reservation_station (D = $memory\qk_arr$wrmux[6][1][0]$y$10270, Q = \qk_arr[6]).
Adding EN signal on $memory\qk_arr[5]$10209 ($dff) from module reservation_station (D = $memory\qk_arr$wrmux[5][1][0]$y$10262, Q = \qk_arr[5]).
Adding EN signal on $memory\qk_arr[4]$10207 ($dff) from module reservation_station (D = $memory\qk_arr$wrmux[4][1][0]$y$10254, Q = \qk_arr[4]).
Adding EN signal on $memory\qk_arr[3]$10205 ($dff) from module reservation_station (D = $memory\qk_arr$wrmux[3][1][0]$y$10246, Q = \qk_arr[3]).
Adding EN signal on $memory\qk_arr[2]$10203 ($dff) from module reservation_station (D = $memory\qk_arr$wrmux[2][1][0]$y$10238, Q = \qk_arr[2]).
Adding EN signal on $memory\qk_arr[1]$10201 ($dff) from module reservation_station (D = $memory\qk_arr$wrmux[1][1][0]$y$10230, Q = \qk_arr[1]).
Adding EN signal on $memory\qk_arr[0]$10199 ($dff) from module reservation_station (D = $memory\qk_arr$wrmux[0][1][0]$y$10222, Q = \qk_arr[0]).
Adding EN signal on $memory\qj_arr[7]$10133 ($dff) from module reservation_station (D = $memory\qj_arr$wrmux[7][1][0]$y$10198, Q = \qj_arr[7]).
Adding EN signal on $memory\qj_arr[6]$10131 ($dff) from module reservation_station (D = $memory\qj_arr$wrmux[6][1][0]$y$10190, Q = \qj_arr[6]).
Adding EN signal on $memory\qj_arr[5]$10129 ($dff) from module reservation_station (D = $memory\qj_arr$wrmux[5][1][0]$y$10182, Q = \qj_arr[5]).
Adding EN signal on $memory\qj_arr[4]$10127 ($dff) from module reservation_station (D = $memory\qj_arr$wrmux[4][1][0]$y$10174, Q = \qj_arr[4]).
Adding EN signal on $memory\qj_arr[3]$10125 ($dff) from module reservation_station (D = $memory\qj_arr$wrmux[3][1][0]$y$10166, Q = \qj_arr[3]).
Adding EN signal on $memory\qj_arr[2]$10123 ($dff) from module reservation_station (D = $memory\qj_arr$wrmux[2][1][0]$y$10158, Q = \qj_arr[2]).
Adding EN signal on $memory\qj_arr[1]$10121 ($dff) from module reservation_station (D = $memory\qj_arr$wrmux[1][1][0]$y$10150, Q = \qj_arr[1]).
Adding EN signal on $memory\qj_arr[0]$10119 ($dff) from module reservation_station (D = $memory\qj_arr$wrmux[0][1][0]$y$10142, Q = \qj_arr[0]).
Adding EN signal on $memory\opcode_arr[7]$10032 ($dff) from module reservation_station (D = $memory\opcode_arr$wrmux[7][1][0]$y$10118, Q = \opcode_arr[7]).
Adding EN signal on $memory\opcode_arr[6]$10030 ($dff) from module reservation_station (D = $memory\opcode_arr$wrmux[6][1][0]$y$10110, Q = \opcode_arr[6]).
Adding EN signal on $memory\opcode_arr[5]$10028 ($dff) from module reservation_station (D = $memory\opcode_arr$wrmux[5][1][0]$y$10102, Q = \opcode_arr[5]).
Adding EN signal on $memory\opcode_arr[4]$10026 ($dff) from module reservation_station (D = $memory\opcode_arr$wrmux[4][1][0]$y$10094, Q = \opcode_arr[4]).
Adding EN signal on $memory\opcode_arr[3]$10024 ($dff) from module reservation_station (D = $memory\opcode_arr$wrmux[3][1][0]$y$10086, Q = \opcode_arr[3]).
Adding EN signal on $memory\opcode_arr[2]$10022 ($dff) from module reservation_station (D = $memory\opcode_arr$wrmux[2][1][0]$y$10078, Q = \opcode_arr[2]).
Adding EN signal on $memory\opcode_arr[1]$10020 ($dff) from module reservation_station (D = $memory\opcode_arr$wrmux[1][1][0]$y$10070, Q = \opcode_arr[1]).
Adding EN signal on $memory\opcode_arr[0]$10018 ($dff) from module reservation_station (D = $memory\opcode_arr$wrmux[0][1][0]$y$10062, Q = \opcode_arr[0]).
Adding EN signal on $memory\op_arr[7]$9931 ($dff) from module reservation_station (D = $memory\op_arr$wrmux[7][1][0]$y$10017, Q = \op_arr[7]).
Adding EN signal on $memory\op_arr[6]$9929 ($dff) from module reservation_station (D = $memory\op_arr$wrmux[6][1][0]$y$10009, Q = \op_arr[6]).
Adding EN signal on $memory\op_arr[5]$9927 ($dff) from module reservation_station (D = $memory\op_arr$wrmux[5][1][0]$y$10001, Q = \op_arr[5]).
Adding EN signal on $memory\op_arr[4]$9925 ($dff) from module reservation_station (D = $memory\op_arr$wrmux[4][1][0]$y$9993, Q = \op_arr[4]).
Adding EN signal on $memory\op_arr[3]$9923 ($dff) from module reservation_station (D = $memory\op_arr$wrmux[3][1][0]$y$9985, Q = \op_arr[3]).
Adding EN signal on $memory\op_arr[2]$9921 ($dff) from module reservation_station (D = $memory\op_arr$wrmux[2][1][0]$y$9977, Q = \op_arr[2]).
Adding EN signal on $memory\op_arr[1]$9919 ($dff) from module reservation_station (D = $memory\op_arr$wrmux[1][1][0]$y$9969, Q = \op_arr[1]).
Adding EN signal on $memory\op_arr[0]$9917 ($dff) from module reservation_station (D = $memory\op_arr$wrmux[0][1][0]$y$9961, Q = \op_arr[0]).
Adding EN signal on $memory\imm_arr[7]$9722 ($dff) from module reservation_station (D = $memory\imm_arr$wrmux[7][1][0]$y$9916, Q = \imm_arr[7]).
Adding EN signal on $memory\imm_arr[6]$9720 ($dff) from module reservation_station (D = $memory\imm_arr$wrmux[6][1][0]$y$9900, Q = \imm_arr[6]).
Adding EN signal on $memory\imm_arr[5]$9718 ($dff) from module reservation_station (D = $memory\imm_arr$wrmux[5][1][0]$y$9884, Q = \imm_arr[5]).
Adding EN signal on $memory\imm_arr[4]$9716 ($dff) from module reservation_station (D = $memory\imm_arr$wrmux[4][1][0]$y$9868, Q = \imm_arr[4]).
Adding EN signal on $memory\imm_arr[3]$9714 ($dff) from module reservation_station (D = $memory\imm_arr$wrmux[3][1][0]$y$9848, Q = \imm_arr[3]).
Adding EN signal on $memory\imm_arr[2]$9712 ($dff) from module reservation_station (D = $memory\imm_arr$wrmux[2][1][0]$y$9830, Q = \imm_arr[2]).
Adding EN signal on $memory\imm_arr[1]$9710 ($dff) from module reservation_station (D = $memory\imm_arr$wrmux[1][1][0]$y$9810, Q = \imm_arr[1]).
Adding EN signal on $memory\imm_arr[0]$9708 ($dff) from module reservation_station (D = $memory\imm_arr$wrmux[0][1][0]$y$9790, Q = \imm_arr[0]).

8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
<suppressed ~32 debug messages>
Optimizing module reg_file.
<suppressed ~32 debug messages>
Optimizing module reorder_buffer.
<suppressed ~32 debug messages>
Optimizing module reservation_station.
<suppressed ~64 debug messages>
Optimizing module top.

8.16. Rerunning OPT passes. (Maybe there is more to do..)

8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~326 debug messages>

8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
<suppressed ~93 debug messages>
Finding identical cells in module `\reg_file'.
<suppressed ~93 debug messages>
Finding identical cells in module `\reorder_buffer'.
<suppressed ~90 debug messages>
Finding identical cells in module `\reservation_station'.
<suppressed ~204 debug messages>
Finding identical cells in module `\top'.
Removed a total of 160 cells.

8.20. Executing OPT_DFF pass (perform DFF optimizations).

8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 160 unused wires.
<suppressed ~4 debug messages>

8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

8.23. Rerunning OPT passes. (Maybe there is more to do..)

8.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~334 debug messages>

8.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.27. Executing OPT_DFF pass (perform DFF optimizations).

8.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

8.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

8.30. Finished OPT passes. (There is nothing left to do.)

9. Executing SYNTH pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \alu
Used module:     \branch_unit
Used module:     \cdb
Used module:     \decoder
Used module:     \dispatch
Used module:     \ifq
Used module:         $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo
Used module:     \instr_mem
Used module:     \pc_gen
Used module:     \rat
Used module:     \reg_file
Used module:     \reorder_buffer
Used module:     \reservation_station

9.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \alu
Used module:     \branch_unit
Used module:     \cdb
Used module:     \decoder
Used module:     \dispatch
Used module:     \ifq
Used module:         $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo
Used module:     \instr_mem
Used module:     \pc_gen
Used module:     \rat
Used module:     \reg_file
Used module:     \reorder_buffer
Used module:     \reservation_station
Removed 0 unused modules.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

9.2.4. Executing PROC_INIT pass (extract init attributes).

9.2.5. Executing PROC_ARST pass (detect async resets in processes).

9.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

9.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

9.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

9.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

9.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo...
Checking module alu...
Checking module branch_unit...
Checking module cdb...
Checking module decoder...
Checking module dispatch...
Checking module ifq...
Checking module instr_mem...
Checking module pc_gen...
Checking module rat...
Checking module reg_file...
Checking module reorder_buffer...
Checking module reservation_station...
Checking module top...
Found and reported 0 problems.

9.6. Executing OPT pass (performing simple optimizations).

9.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~334 debug messages>

9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

9.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.6.6. Executing OPT_DFF pass (perform DFF optimizations).

9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.6.9. Finished OPT passes. (There is nothing left to do.)

9.7. Executing FSM pass (extract and optimize FSM).

9.7.1. Executing FSM_DETECT pass (finding FSMs in design).

9.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

9.8. Executing OPT pass (performing simple optimizations).

9.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~334 debug messages>

9.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

9.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.8.6. Executing OPT_DFF pass (perform DFF optimizations).

9.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.8.9. Finished OPT passes. (There is nothing left to do.)

9.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$add$syn/riscv_cpu_flat.v:67$2111 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$add$syn/riscv_cpu_flat.v:67$2111 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$add$syn/riscv_cpu_flat.v:68$2113 ($add).
Removed top 28 bits (of 32) from port Y of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$add$syn/riscv_cpu_flat.v:68$2113 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$add$syn/riscv_cpu_flat.v:72$2118 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$add$syn/riscv_cpu_flat.v:72$2118 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$sub$syn/riscv_cpu_flat.v:73$2120 ($sub).
Removed top 28 bits (of 32) from port Y of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$sub$syn/riscv_cpu_flat.v:73$2120 ($sub).
Removed top 1 bits (of 3) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$procmux$2339_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$procmux$2340_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$procmux$2341_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$procmux$2551_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$procmux$2585_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$procmux$2622_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$procmux$2730_CMP0 ($eq).
Removed top 29 bits (of 32) from wire $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$add$syn/riscv_cpu_flat.v:45$2080_Y.
Removed top 29 bits (of 32) from wire $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.$add$syn/riscv_cpu_flat.v:53$2087_Y.
Removed top 31 bits (of 32) from mux cell alu.$ternary$syn/riscv_cpu_flat.v:554$1614 ($mux).
Removed top 31 bits (of 32) from mux cell alu.$ternary$syn/riscv_cpu_flat.v:555$1616 ($mux).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$2754_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$2755_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$2756_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$2757_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$2758_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$2759_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu.$procmux$2760_CMP0 ($eq).
Removed top 31 bits (of 32) from wire alu.$ternary$syn/riscv_cpu_flat.v:554$1614_Y.
Removed top 31 bits (of 32) from wire alu.$ternary$syn/riscv_cpu_flat.v:555$1616_Y.
Removed top 29 bits (of 32) from port B of cell branch_unit.$add$syn/riscv_cpu_flat.v:607$1629 ($add).
Removed top 2 bits (of 3) from port B of cell branch_unit.$procmux$2736_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell decoder.$procmux$5814_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell decoder.$procmux$5814_CMP1 ($eq).
Removed top 1 bits (of 7) from port B of cell decoder.$procmux$5823_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell decoder.$procmux$5824_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell decoder.$procmux$5824_CMP1 ($eq).
Removed top 27 bits (of 32) from port B of cell dispatch.$ne$syn/riscv_cpu_flat.v:352$884 ($ne).
Removed top 29 bits (of 32) from port B of cell pc_gen.$add$syn/riscv_cpu_flat.v:109$108 ($add).
Converting cell rat.$neg$syn/riscv_cpu_flat.v:0$764 ($neg) from signed to unsigned.
Removed top 1 bits (of 6) from port A of cell rat.$neg$syn/riscv_cpu_flat.v:0$764 ($neg).
Removed top 1 bits (of 5) from mux cell reorder_buffer.$auto$ff.cc:504:unmap_ce$7130 ($mux).
Removed top 1 bits (of 5) from FF cell reorder_buffer.$auto$ff.cc:266:slice$10870 ($sdff).
Removed top 1 bits (of 5) from port A of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:746$1713 ($add).
Removed top 31 bits (of 32) from port B of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:746$1713 ($add).
Removed top 28 bits (of 32) from port Y of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:746$1713 ($add).
Removed top 1 bits (of 5) from port B of cell reorder_buffer.$shiftx$syn/riscv_cpu_flat.v:0$1717 ($shiftx).
Converting cell reorder_buffer.$neg$syn/riscv_cpu_flat.v:0$1894 ($neg) from signed to unsigned.
Removed top 1 bits (of 6) from port A of cell reorder_buffer.$neg$syn/riscv_cpu_flat.v:0$1894 ($neg).
Converting cell reorder_buffer.$neg$syn/riscv_cpu_flat.v:0$1912 ($neg) from signed to unsigned.
Removed top 1 bits (of 6) from port A of cell reorder_buffer.$neg$syn/riscv_cpu_flat.v:0$1912 ($neg).
Removed top 31 bits (of 32) from port B of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:780$1915 ($add).
Removed top 28 bits (of 32) from port Y of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:780$1915 ($add).
Removed top 1 bits (of 5) from port A of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:780$1915 ($add).
Removed top 1 bits (of 6) from port A of cell reorder_buffer.$neg$syn/riscv_cpu_flat.v:0$1923 ($neg).
Converting cell reorder_buffer.$neg$syn/riscv_cpu_flat.v:0$1923 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell reorder_buffer.$neg$syn/riscv_cpu_flat.v:0$1923 ($neg).
Removed top 1 bits (of 5) from port A of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:784$1926 ($add).
Removed top 31 bits (of 32) from port B of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:784$1926 ($add).
Removed top 28 bits (of 32) from port Y of cell reorder_buffer.$add$syn/riscv_cpu_flat.v:784$1926 ($add).
Removed top 1 bits (of 5) from wire reorder_buffer.$\rd_arr$rdreg[0]$q.
Removed top 28 bits (of 32) from wire reorder_buffer.$add$syn/riscv_cpu_flat.v:746$1713_Y.
Removed top 1 bits (of 5) from wire reorder_buffer.$auto$rtlil.cc:3092:Mux$7131.
Removed top 1 bits (of 5) from wire reorder_buffer.head_ptr.
Removed top 1 bits (of 5) from wire reorder_buffer.tail_ptr.
Converting cell reservation_station.$neg$syn/riscv_cpu_flat.v:0$1568 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell reservation_station.$neg$syn/riscv_cpu_flat.v:0$1568 ($neg).
Converting cell reservation_station.$neg$syn/riscv_cpu_flat.v:0$1601 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell reservation_station.$neg$syn/riscv_cpu_flat.v:0$1601 ($neg).
Removed top 2 bits (of 3) from mux cell reservation_station.$procmux$5001 ($mux).
Removed top 2 bits (of 3) from mux cell reservation_station.$procmux$5042 ($mux).
Removed top 2 bits (of 3) from wire reservation_station.$2\free_slot[2:0].
Removed top 2 bits (of 3) from wire reservation_station.$2\ready_slot[2:0].
Removed top 27 bits (of 32) from port B of cell top.$eq$syn/riscv_cpu_flat.v:861$1935 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$ge$syn/riscv_cpu_flat.v:866$1939 ($ge).
Removed top 1 bits (of 5) from port A of cell top.$add$syn/riscv_cpu_flat.v:981$1955 ($add).
Removed top 31 bits (of 32) from port B of cell top.$add$syn/riscv_cpu_flat.v:981$1955 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$add$syn/riscv_cpu_flat.v:981$1955 ($add).
Removed top 1 bits (of 7) from port B of cell top.$eq$syn/riscv_cpu_flat.v:1091$1976 ($eq).
Removed top 3 bits (of 4) from mux cell top.$ternary$syn/riscv_cpu_flat.v:1093$1978 ($mux).
Removed top 2 bits (of 7) from port B of cell top.$eq$syn/riscv_cpu_flat.v:1099$1979 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$eq$syn/riscv_cpu_flat.v:1127$1989 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$eq$syn/riscv_cpu_flat.v:1129$1990 ($eq).
Removed top 25 bits (of 32) from port A of cell top.$add$syn/riscv_cpu_flat.v:1213$2008 ($add).
Removed top 29 bits (of 32) from port B of cell top.$add$syn/riscv_cpu_flat.v:1213$2008 ($add).
Removed top 24 bits (of 32) from port Y of cell top.$add$syn/riscv_cpu_flat.v:1213$2008 ($add).
Removed top 31 bits (of 32) from port B of cell top.$add$syn/riscv_cpu_flat.v:1250$2015 ($add).
Removed top 1 bits (of 7) from port B of cell top.$eq$syn/riscv_cpu_flat.v:1259$2024 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$eq$syn/riscv_cpu_flat.v:1260$2027 ($eq).
Removed top 1 bits (of 4) from mux cell top.$procmux$2941 ($pmux).
Removed top 1 bits (of 4) from mux cell top.$procmux$2955 ($mux).
Removed top 1 bits (of 4) from wire top.$2\alu_op[3:0].
Removed top 24 bits (of 32) from wire top.$add$syn/riscv_cpu_flat.v:1213$2008_Y.
Removed top 28 bits (of 32) from wire top.$add$syn/riscv_cpu_flat.v:981$1955_Y.
Removed top 3 bits (of 4) from wire top.$ternary$syn/riscv_cpu_flat.v:1093$1978_Y.
Removed top 1 bits (of 4) from wire top.alu_op.
Removed top 25 bits (of 32) from wire top.branch_pc_execute.
Removed top 1 bits (of 5) from wire top.rob_tail.
Removed top 1 bits (of 5) from wire top.rob_tail_ptr.

9.10. Executing PEEPOPT pass (run peephole optimizers).

9.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 19 unused wires.
<suppressed ~5 debug messages>

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo:
  creating $macc model for $add$syn/riscv_cpu_flat.v:67$2111 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:68$2113 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:72$2118 ($add).
  creating $macc model for $sub$syn/riscv_cpu_flat.v:73$2120 ($sub).
  creating $alu model for $macc $sub$syn/riscv_cpu_flat.v:73$2120.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:72$2118.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:68$2113.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:67$2111.
  creating $alu cell for $add$syn/riscv_cpu_flat.v:67$2111: $auto$alumacc.cc:495:replace_alu$11082
  creating $alu cell for $add$syn/riscv_cpu_flat.v:68$2113: $auto$alumacc.cc:495:replace_alu$11085
  creating $alu cell for $add$syn/riscv_cpu_flat.v:72$2118: $auto$alumacc.cc:495:replace_alu$11088
  creating $alu cell for $sub$syn/riscv_cpu_flat.v:73$2120: $auto$alumacc.cc:495:replace_alu$11091
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu:
  creating $macc model for $add$syn/riscv_cpu_flat.v:547$1606 ($add).
  creating $macc model for $sub$syn/riscv_cpu_flat.v:548$1607 ($sub).
  creating $alu model for $macc $sub$syn/riscv_cpu_flat.v:548$1607.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:547$1606.
  creating $alu model for $lt$syn/riscv_cpu_flat.v:554$1613 ($lt): new $alu
  creating $alu model for $lt$syn/riscv_cpu_flat.v:555$1615 ($lt): merged with $sub$syn/riscv_cpu_flat.v:548$1607.
  creating $alu cell for $lt$syn/riscv_cpu_flat.v:554$1613: $auto$alumacc.cc:495:replace_alu$11095
  creating $alu cell for $add$syn/riscv_cpu_flat.v:547$1606: $auto$alumacc.cc:495:replace_alu$11102
  creating $alu cell for $sub$syn/riscv_cpu_flat.v:548$1607, $lt$syn/riscv_cpu_flat.v:555$1615: $auto$alumacc.cc:495:replace_alu$11105
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_unit:
  creating $macc model for $add$syn/riscv_cpu_flat.v:607$1628 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:607$1629 ($add).
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:607$1629.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:607$1628.
  creating $alu model for $ge$syn/riscv_cpu_flat.v:602$1626 ($ge): new $alu
  creating $alu model for $lt$syn/riscv_cpu_flat.v:601$1625 ($lt): merged with $ge$syn/riscv_cpu_flat.v:602$1626.
  creating $alu model for $lt$syn/riscv_cpu_flat.v:603$1627 ($lt): new $alu
  creating $alu model for $eq$syn/riscv_cpu_flat.v:599$1623 ($eq): merged with $lt$syn/riscv_cpu_flat.v:603$1627.
  creating $alu model for $ne$syn/riscv_cpu_flat.v:600$1624 ($ne): merged with $lt$syn/riscv_cpu_flat.v:603$1627.
  creating $alu cell for $lt$syn/riscv_cpu_flat.v:603$1627, $eq$syn/riscv_cpu_flat.v:599$1623, $ne$syn/riscv_cpu_flat.v:600$1624: $auto$alumacc.cc:495:replace_alu$11112
  creating $alu cell for $ge$syn/riscv_cpu_flat.v:602$1626, $lt$syn/riscv_cpu_flat.v:601$1625: $auto$alumacc.cc:495:replace_alu$11121
  creating $alu cell for $add$syn/riscv_cpu_flat.v:607$1628: $auto$alumacc.cc:495:replace_alu$11136
  creating $alu cell for $add$syn/riscv_cpu_flat.v:607$1629: $auto$alumacc.cc:495:replace_alu$11139
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cdb:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module decoder:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module dispatch:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ifq:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instr_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pc_gen:
  creating $macc model for $add$syn/riscv_cpu_flat.v:109$108 ($add).
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:109$108.
  creating $alu cell for $add$syn/riscv_cpu_flat.v:109$108: $auto$alumacc.cc:495:replace_alu$11142
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module rat:
  creating $macc model for $neg$syn/riscv_cpu_flat.v:0$764 ($neg).
  creating $alu model for $macc $neg$syn/riscv_cpu_flat.v:0$764.
  creating $alu cell for $neg$syn/riscv_cpu_flat.v:0$764: $auto$alumacc.cc:495:replace_alu$11145
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module reg_file:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module reorder_buffer:
  creating $macc model for $add$syn/riscv_cpu_flat.v:746$1713 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:780$1915 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:784$1926 ($add).
  creating $macc model for $neg$syn/riscv_cpu_flat.v:0$1894 ($neg).
  creating $macc model for $neg$syn/riscv_cpu_flat.v:0$1912 ($neg).
  creating $macc model for $neg$syn/riscv_cpu_flat.v:0$1923 ($neg).
  creating $alu model for $macc $neg$syn/riscv_cpu_flat.v:0$1923.
  creating $alu model for $macc $neg$syn/riscv_cpu_flat.v:0$1912.
  creating $alu model for $macc $neg$syn/riscv_cpu_flat.v:0$1894.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:784$1926.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:780$1915.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:746$1713.
  creating $alu cell for $add$syn/riscv_cpu_flat.v:746$1713: $auto$alumacc.cc:495:replace_alu$11148
  creating $alu cell for $add$syn/riscv_cpu_flat.v:780$1915: $auto$alumacc.cc:495:replace_alu$11151
  creating $alu cell for $add$syn/riscv_cpu_flat.v:784$1926: $auto$alumacc.cc:495:replace_alu$11154
  creating $alu cell for $neg$syn/riscv_cpu_flat.v:0$1894: $auto$alumacc.cc:495:replace_alu$11157
  creating $alu cell for $neg$syn/riscv_cpu_flat.v:0$1912: $auto$alumacc.cc:495:replace_alu$11160
  creating $alu cell for $neg$syn/riscv_cpu_flat.v:0$1923: $auto$alumacc.cc:495:replace_alu$11163
  created 6 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module reservation_station:
  creating $macc model for $neg$syn/riscv_cpu_flat.v:0$1568 ($neg).
  creating $macc model for $neg$syn/riscv_cpu_flat.v:0$1601 ($neg).
  creating $alu model for $macc $neg$syn/riscv_cpu_flat.v:0$1601.
  creating $alu model for $macc $neg$syn/riscv_cpu_flat.v:0$1568.
  creating $alu cell for $neg$syn/riscv_cpu_flat.v:0$1568: $auto$alumacc.cc:495:replace_alu$11166
  creating $alu cell for $neg$syn/riscv_cpu_flat.v:0$1601: $auto$alumacc.cc:495:replace_alu$11169
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$syn/riscv_cpu_flat.v:1213$2008 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:1250$2015 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:1251$2018 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:1256$2020 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:1256$2021 ($add).
  creating $macc model for $add$syn/riscv_cpu_flat.v:981$1955 ($add).
  merging $macc model for $add$syn/riscv_cpu_flat.v:1256$2020 into $add$syn/riscv_cpu_flat.v:1256$2021.
  merging $macc model for $add$syn/riscv_cpu_flat.v:1256$2021 into $add$syn/riscv_cpu_flat.v:1251$2018.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:981$1955.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:1250$2015.
  creating $alu model for $macc $add$syn/riscv_cpu_flat.v:1213$2008.
  creating $macc cell for $add$syn/riscv_cpu_flat.v:1251$2018: $auto$alumacc.cc:365:replace_macc$11172
  creating $alu model for $ge$syn/riscv_cpu_flat.v:866$1939 ($ge): new $alu
  creating $alu cell for $ge$syn/riscv_cpu_flat.v:866$1939: $auto$alumacc.cc:495:replace_alu$11174
  creating $alu cell for $add$syn/riscv_cpu_flat.v:1213$2008: $auto$alumacc.cc:495:replace_alu$11187
  creating $alu cell for $add$syn/riscv_cpu_flat.v:1250$2015: $auto$alumacc.cc:495:replace_alu$11190
  creating $alu cell for $add$syn/riscv_cpu_flat.v:981$1955: $auto$alumacc.cc:495:replace_alu$11193
  created 4 $alu and 1 $macc cells.

9.13. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$syn/riscv_cpu_flat.v:556$1617 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$2752_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$syn/riscv_cpu_flat.v:553$1612 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$2755_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$syn/riscv_cpu_flat.v:552$1611 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$2756_CMP.
    No candidates found.

9.14. Executing OPT pass (performing simple optimizations).

9.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.
<suppressed ~5 debug messages>

9.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~334 debug messages>

9.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

9.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.14.6. Executing OPT_DFF pass (perform DFF optimizations).

9.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 6 unused cells and 21 unused wires.
<suppressed ~10 debug messages>

9.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.14.9. Rerunning OPT passes. (Maybe there is more to do..)

9.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~334 debug messages>

9.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

9.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.14.13. Executing OPT_DFF pass (perform DFF optimizations).

9.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.14.16. Finished OPT passes. (There is nothing left to do.)

9.15. Executing MEMORY pass.

9.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

9.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

9.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.17. Executing OPT pass (performing simple optimizations).

9.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
<suppressed ~17 debug messages>
Optimizing module alu.
<suppressed ~2 debug messages>
Optimizing module branch_unit.
<suppressed ~3 debug messages>
Optimizing module cdb.
<suppressed ~3 debug messages>
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
<suppressed ~2 debug messages>
Optimizing module rat.
<suppressed ~39 debug messages>
Optimizing module reg_file.
<suppressed ~7 debug messages>
Optimizing module reorder_buffer.
<suppressed ~15 debug messages>
Optimizing module reservation_station.
<suppressed ~181 debug messages>
Optimizing module top.
<suppressed ~5 debug messages>

9.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.17.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$7042 ($sdffe) from module pc_gen (D = $procmux$5831_Y [1:0], Q = \pc [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$10675 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[0], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10672 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[10], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10669 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[11], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10666 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[12], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10663 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[13], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10660 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[14], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10657 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[15], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10654 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[16], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10651 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[17], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10648 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[18], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10645 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[19], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10642 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[1], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10639 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[20], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10636 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[21], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10633 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[22], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10630 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[23], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10627 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[24], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10624 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[25], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10621 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[26], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10618 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[27], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10615 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[28], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10612 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[29], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10609 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[2], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10606 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[30], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10603 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[31], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10600 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[3], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10597 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[4], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10594 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[5], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10591 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[6], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10588 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[7], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10585 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[8], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10582 ($dffe) from module rat (D = $0$memwr$\rat_tag$syn/riscv_cpu_flat.v:272$534_DATA[4:0]$583, Q = \rat_tag[9], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10681 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[8], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10696 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[3], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10687 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[6], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10678 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[9], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10693 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[4], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10684 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[7], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10690 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[5], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10771 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[0], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10768 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[10], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10765 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[11], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10762 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[12], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10759 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[13], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10756 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[14], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10753 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[15], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10750 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[16], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10747 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[17], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10744 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[18], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10741 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[19], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10738 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10735 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[20], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10732 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[21], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10729 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[22], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10726 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[23], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10723 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[24], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10720 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[25], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10717 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[26], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10714 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[27], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10711 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[28], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10708 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[29], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10705 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10702 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[30], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10699 ($dffe) from module reg_file (D = $0$memwr$\registers$syn/riscv_cpu_flat.v:306$799_DATA[31:0]$840, Q = \registers[31], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10777 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[8], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10789 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[4], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10774 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[9], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10786 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[5], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10780 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[7], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10783 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[6], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10867 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[0], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10864 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[10], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10861 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[11], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10858 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[12], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10855 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[13], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10852 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[14], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10849 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[15], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10846 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[1], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10843 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[2], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10840 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[3], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10837 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[4], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10834 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[5], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10831 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[6], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10828 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[7], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10825 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[8], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10822 ($dffe) from module reorder_buffer (D = $0$memwr$\rd_arr$syn/riscv_cpu_flat.v:776$1710_DATA[4:0]$1795, Q = \rd_arr[9], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10819 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[0], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10816 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[10], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10813 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[11], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10810 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[12], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10807 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[13], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10804 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[14], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10801 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[15], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10798 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10795 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10792 ($dffe) from module reorder_buffer (D = $0$memwr$\value_arr$syn/riscv_cpu_flat.v:773$1709_DATA[31:0]$1792, Q = \value_arr[3], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$11027 ($dffe) from module reservation_station (D = $0$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1222, Q = \op_arr[3], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11021 ($dffe) from module reservation_station (D = $0$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1222, Q = \op_arr[5], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11003 ($dffe) from module reservation_station (D = $0$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1225, Q = \opcode_arr[3], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$10985 ($dffe) from module reservation_station (D = $0$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1234, Q = \qj_arr[1], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10967 ($dffe) from module reservation_station (D = $0$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1234, Q = \qj_arr[7], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10949 ($dffe) from module reservation_station (D = $0$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1237, Q = \qk_arr[5], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10931 ($dffe) from module reservation_station (D = $0$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1240, Q = \rob_tag_arr[3], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$11045 ($dffe) from module reservation_station (D = $0$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1243, Q = \imm_arr[5], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$11054 ($dffe) from module reservation_station (D = $0$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1243, Q = \imm_arr[2], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$11018 ($dffe) from module reservation_station (D = $0$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1222, Q = \op_arr[6], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11000 ($dffe) from module reservation_station (D = $0$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1225, Q = \opcode_arr[4], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$10982 ($dffe) from module reservation_station (D = $0$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1234, Q = \qj_arr[2], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10964 ($dffe) from module reservation_station (D = $0$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1237, Q = \qk_arr[0], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10946 ($dffe) from module reservation_station (D = $0$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1237, Q = \qk_arr[6], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10928 ($dffe) from module reservation_station (D = $0$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1240, Q = \rob_tag_arr[4], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$11042 ($dffe) from module reservation_station (D = $0$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1243, Q = \imm_arr[6], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$11015 ($dffe) from module reservation_station (D = $0$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1222, Q = \op_arr[7], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11030 ($dffe) from module reservation_station (D = $0$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1222, Q = \op_arr[2], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11012 ($dffe) from module reservation_station (D = $0$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1225, Q = \opcode_arr[0], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$11009 ($dffe) from module reservation_station (D = $0$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1225, Q = \opcode_arr[1], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$10997 ($dffe) from module reservation_station (D = $0$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1225, Q = \opcode_arr[5], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$10994 ($dffe) from module reservation_station (D = $0$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1225, Q = \opcode_arr[6], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$10991 ($dffe) from module reservation_station (D = $0$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1225, Q = \opcode_arr[7], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$10979 ($dffe) from module reservation_station (D = $0$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1234, Q = \qj_arr[3], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10976 ($dffe) from module reservation_station (D = $0$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1234, Q = \qj_arr[4], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10973 ($dffe) from module reservation_station (D = $0$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1234, Q = \qj_arr[5], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10961 ($dffe) from module reservation_station (D = $0$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1237, Q = \qk_arr[1], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10958 ($dffe) from module reservation_station (D = $0$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1237, Q = \qk_arr[2], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10955 ($dffe) from module reservation_station (D = $0$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1237, Q = \qk_arr[3], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10943 ($dffe) from module reservation_station (D = $0$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1237, Q = \qk_arr[7], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10940 ($dffe) from module reservation_station (D = $0$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1240, Q = \rob_tag_arr[0], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10937 ($dffe) from module reservation_station (D = $0$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1240, Q = \rob_tag_arr[1], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10925 ($dffe) from module reservation_station (D = $0$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1240, Q = \rob_tag_arr[5], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10922 ($dffe) from module reservation_station (D = $0$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1240, Q = \rob_tag_arr[6], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10919 ($dffe) from module reservation_station (D = $0$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1240, Q = \rob_tag_arr[7], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$11060 ($dffe) from module reservation_station (D = $0$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1243, Q = \imm_arr[0], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$11057 ($dffe) from module reservation_station (D = $0$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1243, Q = \imm_arr[1], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$11039 ($dffe) from module reservation_station (D = $0$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1243, Q = \imm_arr[7], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$11036 ($dffe) from module reservation_station (D = $0$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1222, Q = \op_arr[0], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11033 ($dffe) from module reservation_station (D = $0$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1222, Q = \op_arr[1], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11051 ($dffe) from module reservation_station (D = $0$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1243, Q = \imm_arr[3], rval = 0).
Adding SRST signal on $auto$ff.cc:266:slice$10934 ($dffe) from module reservation_station (D = $0$memwr$\rob_tag_arr$syn/riscv_cpu_flat.v:512$1007_DATA[4:0]$1240, Q = \rob_tag_arr[2], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10952 ($dffe) from module reservation_station (D = $0$memwr$\qk_arr$syn/riscv_cpu_flat.v:511$1006_DATA[4:0]$1237, Q = \qk_arr[4], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10970 ($dffe) from module reservation_station (D = $0$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1234, Q = \qj_arr[6], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$10988 ($dffe) from module reservation_station (D = $0$memwr$\qj_arr$syn/riscv_cpu_flat.v:510$1005_DATA[4:0]$1234, Q = \qj_arr[0], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:266:slice$11006 ($dffe) from module reservation_station (D = $0$memwr$\opcode_arr$syn/riscv_cpu_flat.v:507$1002_DATA[6:0]$1225, Q = \opcode_arr[2], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$11024 ($dffe) from module reservation_station (D = $0$memwr$\op_arr$syn/riscv_cpu_flat.v:506$1001_DATA[3:0]$1222, Q = \op_arr[4], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$11048 ($dffe) from module reservation_station (D = $0$memwr$\imm_arr$syn/riscv_cpu_flat.v:513$1008_DATA[31:0]$1243, Q = \imm_arr[4], rval = 0).

9.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 145 unused cells and 359 unused wires.
<suppressed ~155 debug messages>

9.17.5. Rerunning OPT passes. (Removed registers in this run.)

9.17.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
<suppressed ~1 debug messages>
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.17.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.17.8. Executing OPT_DFF pass (perform DFF optimizations).

9.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.17.10. Finished fast OPT passes.

9.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9.19. Executing OPT pass (performing simple optimizations).

9.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~147 debug messages>

9.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
    Consolidated identical input bits for $mux cell $procmux$4998:
      Old ports: A={ 2'00 $2\free_slot[2:0] }, B=3'010, Y=$3\free_slot[2:0]
      New ports: A={ 1'0 $2\free_slot[2:0] }, B=2'10, Y=$3\free_slot[2:0] [1:0]
      New connections: $3\free_slot[2:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$5036:
      Old ports: A={ 2'00 $2\ready_slot[2:0] }, B=3'010, Y=$3\ready_slot[2:0]
      New ports: A={ 1'0 $2\ready_slot[2:0] }, B=2'10, Y=$3\ready_slot[2:0] [1:0]
      New connections: $3\ready_slot[2:0] [2] = 1'0
  Optimizing cells in module \reservation_station.
    Consolidated identical input bits for $mux cell $procmux$4995:
      Old ports: A=$3\free_slot[2:0], B=3'011, Y=$4\free_slot[2:0]
      New ports: A=$3\free_slot[2:0] [1:0], B=2'11, Y=$4\free_slot[2:0] [1:0]
      New connections: $4\free_slot[2:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$5030:
      Old ports: A=$3\ready_slot[2:0], B=3'011, Y=$4\ready_slot[2:0]
      New ports: A=$3\ready_slot[2:0] [1:0], B=2'11, Y=$4\ready_slot[2:0] [1:0]
      New connections: $4\ready_slot[2:0] [2] = 1'0
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$syn/riscv_cpu_flat.v:954$1949:
      Old ports: A=3'000, B=3'100, Y=$ternary$syn/riscv_cpu_flat.v:954$1949_Y
      New ports: A=1'0, B=1'1, Y=$ternary$syn/riscv_cpu_flat.v:954$1949_Y [2]
      New connections: $ternary$syn/riscv_cpu_flat.v:954$1949_Y [1:0] = 2'00
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $ternary$syn/riscv_cpu_flat.v:954$1950:
      Old ports: A=$ternary$syn/riscv_cpu_flat.v:954$1949_Y, B=3'011, Y=$ternary$syn/riscv_cpu_flat.v:954$1950_Y
      New ports: A={ $ternary$syn/riscv_cpu_flat.v:954$1949_Y [2] 1'0 }, B=2'01, Y={ $ternary$syn/riscv_cpu_flat.v:954$1950_Y [2] $ternary$syn/riscv_cpu_flat.v:954$1950_Y [0] }
      New connections: $ternary$syn/riscv_cpu_flat.v:954$1950_Y [1] = $ternary$syn/riscv_cpu_flat.v:954$1950_Y [0]
  Optimizing cells in module \top.
Performed a total of 6 changes.

9.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.19.6. Executing OPT_SHARE pass.

9.19.7. Executing OPT_DFF pass (perform DFF optimizations).

9.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
<suppressed ~2 debug messages>
Optimizing module top.
<suppressed ~1 debug messages>

9.19.10. Rerunning OPT passes. (Maybe there is more to do..)

9.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~147 debug messages>

9.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

9.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.19.14. Executing OPT_SHARE pass.

9.19.15. Executing OPT_DFF pass (perform DFF optimizations).

9.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

9.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.19.18. Rerunning OPT passes. (Maybe there is more to do..)

9.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cdb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dispatch..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ifq..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instr_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pc_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rat..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reg_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reorder_buffer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reservation_station..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~147 debug messages>

9.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_unit.
  Optimizing cells in module \cdb.
  Optimizing cells in module \decoder.
  Optimizing cells in module \dispatch.
  Optimizing cells in module \ifq.
  Optimizing cells in module \instr_mem.
  Optimizing cells in module \pc_gen.
  Optimizing cells in module \rat.
  Optimizing cells in module \reg_file.
  Optimizing cells in module \reorder_buffer.
  Optimizing cells in module \reservation_station.
  Optimizing cells in module \top.
Performed a total of 0 changes.

9.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
Finding identical cells in module `\reservation_station'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

9.19.22. Executing OPT_SHARE pass.

9.19.23. Executing OPT_DFF pass (perform DFF optimizations).

9.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..

9.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
Optimizing module alu.
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
Optimizing module reg_file.
Optimizing module reorder_buffer.
Optimizing module reservation_station.
Optimizing module top.

9.19.26. Finished OPT passes. (There is nothing left to do.)

9.20. Executing TECHMAP pass (map to technology primitives).

9.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.20.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc_v2.
  add \reg_data1 (32 bits, unsigned)
  add \pc (32 bits, unsigned)
  add \alu_result (32 bits, unsigned)
  add \reg_data2 (32 bits, unsigned)
Using extmapper simplemap for cells of type $eq.
Using template $paramod$5e23d2e0f07f5403e3d2c5b606bab0c16e4174c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod$025d767fc934a3e7d59a671de523743ebaa07759\_90_alu for cells of type $alu.
Using template $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:cb23ccd559697f9549ff9ea9f23b962ee1a41cfe$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx'.

9.20.34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cb23ccd559697f9549ff9ea9f23b962ee1a41cfe$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$15152.
    dead port 2/2 on $mux $procmux$15146.
    dead port 2/2 on $mux $procmux$15140.
Removed 3 multiplexer ports.
<suppressed ~1261 debug messages>

9.20.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cb23ccd559697f9549ff9ea9f23b962ee1a41cfe$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx.
<suppressed ~6 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:cb23ccd559697f9549ff9ea9f23b962ee1a41cfe$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$9f3f81d189a6b1d5c738a580270bbb92e45c5c71\_90_alu for cells of type $alu.
Using template $paramod$constmap:baa293d4190c60d12359a7200bd24f693cc4eaf0$paramod$79eee1f7877eade450e2fd1f5e7325c71e60e590\_90_shift_shiftx for cells of type $shift.
Using template $paramod$97c9422cbf1ef8bfee16943ce3da31567560f4fb\_90_alu for cells of type $alu.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:68d40e0c0a3eebbee8e178d2f9dd5007b155082c$paramod$79eee1f7877eade450e2fd1f5e7325c71e60e590\_90_shift_shiftx'.

9.20.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:68d40e0c0a3eebbee8e178d2f9dd5007b155082c$paramod$79eee1f7877eade450e2fd1f5e7325c71e60e590\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$17905.
    dead port 2/2 on $mux $procmux$17899.
    dead port 2/2 on $mux $procmux$17893.
    dead port 2/2 on $mux $procmux$17887.
    dead port 2/2 on $mux $procmux$17881.
Removed 5 multiplexer ports.
<suppressed ~688 debug messages>

9.20.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:68d40e0c0a3eebbee8e178d2f9dd5007b155082c$paramod$79eee1f7877eade450e2fd1f5e7325c71e60e590\_90_shift_shiftx.
<suppressed ~8 debug messages>
Removed 0 unused cells and 17 unused wires.
Using template $paramod$constmap:68d40e0c0a3eebbee8e178d2f9dd5007b155082c$paramod$79eee1f7877eade450e2fd1f5e7325c71e60e590\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:4b059bacb536c9a389a01772cd479391d395b6c3$paramod$320aa077a7b7c3e2ebcbf2ed330b2bc798d6703e\_90_shift_shiftx for cells of type $shift.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$104d3d1e82b09b030a785dad8a5e608a6d4401f7\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$fd83f0dc90bc6cfa066a0ab3a52828ecd0c3243c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~4503 debug messages>

9.21. Executing OPT pass (performing simple optimizations).

9.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
<suppressed ~1756 debug messages>
Optimizing module alu.
<suppressed ~266 debug messages>
Optimizing module branch_unit.
<suppressed ~320 debug messages>
Optimizing module cdb.
Optimizing module decoder.
<suppressed ~92 debug messages>
Optimizing module dispatch.
<suppressed ~32 debug messages>
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
<suppressed ~167 debug messages>
Optimizing module rat.
<suppressed ~364 debug messages>
Optimizing module reg_file.
<suppressed ~64 debug messages>
Optimizing module reorder_buffer.
<suppressed ~900 debug messages>
Optimizing module reservation_station.
<suppressed ~156 debug messages>
Optimizing module top.
<suppressed ~642 debug messages>

9.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
<suppressed ~132 debug messages>
Finding identical cells in module `\alu'.
<suppressed ~1476 debug messages>
Finding identical cells in module `\branch_unit'.
<suppressed ~1095 debug messages>
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
<suppressed ~420 debug messages>
Finding identical cells in module `\dispatch'.
<suppressed ~72 debug messages>
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rat'.
<suppressed ~30 debug messages>
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
<suppressed ~105 debug messages>
Finding identical cells in module `\reservation_station'.
<suppressed ~21 debug messages>
Finding identical cells in module `\top'.
<suppressed ~336 debug messages>
Removed a total of 1230 cells.

9.21.3. Executing OPT_DFF pass (perform DFF optimizations).

9.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 765 unused cells and 2557 unused wires.
<suppressed ~776 debug messages>

9.21.5. Finished fast OPT passes.

9.22. Executing ABC pass (technology mapping using ABC).

9.22.1. Extracting gate netlist of module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo' to `<abc-temp-dir>/input.blif'..
Extracted 3148 gates and 3738 wires to a netlist network with 589 inputs and 593 outputs.

9.22.1.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:      606
ABC RESULTS:               MUX cells:     2138
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:       14
ABC RESULTS:                OR cells:      211
ABC RESULTS:             ORNOT cells:      135
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        8
ABC RESULTS:        internal signals:     2556
ABC RESULTS:           input signals:      589
ABC RESULTS:          output signals:      593
Removing temp directory.

9.22.2. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 1485 gates and 1554 wires to a netlist network with 68 inputs and 33 outputs.

9.22.2.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       57
ABC RESULTS:            ANDNOT cells:      553
ABC RESULTS:               MUX cells:      310
ABC RESULTS:              NAND cells:       64
ABC RESULTS:               NOR cells:       31
ABC RESULTS:               NOT cells:       31
ABC RESULTS:                OR cells:      260
ABC RESULTS:             ORNOT cells:       63
ABC RESULTS:              XNOR cells:       34
ABC RESULTS:               XOR cells:       62
ABC RESULTS:        internal signals:     1453
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       33
Removing temp directory.

9.22.3. Extracting gate netlist of module `\branch_unit' to `<abc-temp-dir>/input.blif'..
Extracted 668 gates and 833 wires to a netlist network with 164 inputs and 34 outputs.

9.22.3.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       20
ABC RESULTS:            ANDNOT cells:      175
ABC RESULTS:               MUX cells:       65
ABC RESULTS:              NAND cells:       36
ABC RESULTS:               NOR cells:       15
ABC RESULTS:               NOT cells:       57
ABC RESULTS:                OR cells:       89
ABC RESULTS:             ORNOT cells:       51
ABC RESULTS:              XNOR cells:       86
ABC RESULTS:               XOR cells:       72
ABC RESULTS:        internal signals:      635
ABC RESULTS:           input signals:      164
ABC RESULTS:          output signals:       34
Removing temp directory.

9.22.4. Extracting gate netlist of module `\cdb' to `<abc-temp-dir>/input.blif'..
Extracted 113 gates and 228 wires to a netlist network with 114 inputs and 38 outputs.

9.22.4.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       37
ABC RESULTS:               MUX cells:       74
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:       76
ABC RESULTS:           input signals:      114
ABC RESULTS:          output signals:       38
Removing temp directory.

9.22.5. Extracting gate netlist of module `\decoder' to `<abc-temp-dir>/input.blif'..
Extracted 253 gates and 286 wires to a netlist network with 32 inputs and 34 outputs.

9.22.5.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:      145
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:       61
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       34
Removing temp directory.

9.22.6. Extracting gate netlist of module `\dispatch' to `<abc-temp-dir>/input.blif'..
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 2 outputs.

9.22.6.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:       30
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:        internal signals:       46
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:        2
Removing temp directory.

9.22.7. Extracting gate netlist of module `\ifq' to `<abc-temp-dir>/input.blif'..
Extracted 65 gates and 133 wires to a netlist network with 67 inputs and 65 outputs.

9.22.7.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.7.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       64
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       65
Removing temp directory.

9.22.8. Extracting gate netlist of module `\instr_mem' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

9.22.9. Extracting gate netlist of module `\pc_gen' to `<abc-temp-dir>/input.blif'..
Replacing 2 occurrences of constant undef bits with constant zero bits
Extracted 149 gates and 248 wires to a netlist network with 98 inputs and 34 outputs.

9.22.9.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       15
ABC RESULTS:               MUX cells:       62
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       22
ABC RESULTS:              XNOR cells:       14
ABC RESULTS:               XOR cells:       15
ABC RESULTS:        internal signals:      116
ABC RESULTS:           input signals:       98
ABC RESULTS:          output signals:       34
Removing temp directory.

9.22.10. Extracting gate netlist of module `\rat' to `<abc-temp-dir>/input.blif'..
Extracted 1140 gates and 1357 wires to a netlist network with 216 inputs and 109 outputs.

9.22.10.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:      212
ABC RESULTS:               MUX cells:      436
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:       15
ABC RESULTS:                OR cells:      168
ABC RESULTS:             ORNOT cells:       16
ABC RESULTS:              XNOR cells:       32
ABC RESULTS:               XOR cells:      131
ABC RESULTS:        internal signals:     1032
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      109
Removing temp directory.

9.22.11. Extracting gate netlist of module `\reg_file' to `<abc-temp-dir>/input.blif'..
Extracted 2187 gates and 3229 wires to a netlist network with 1041 inputs and 128 outputs.

9.22.11.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.11.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:      100
ABC RESULTS:               MUX cells:     1984
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:       86
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:     2060
ABC RESULTS:           input signals:     1041
ABC RESULTS:          output signals:      128
Removing temp directory.

9.22.12. Extracting gate netlist of module `\reorder_buffer' to `<abc-temp-dir>/input.blif'..
Extracted 1087 gates and 1722 wires to a netlist network with 634 inputs and 132 outputs.

9.22.12.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.12.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:      129
ABC RESULTS:               MUX cells:      621
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:       20
ABC RESULTS:                OR cells:      163
ABC RESULTS:             ORNOT cells:       45
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       19
ABC RESULTS:        internal signals:      956
ABC RESULTS:           input signals:      634
ABC RESULTS:          output signals:      132
Removing temp directory.

9.22.13. Extracting gate netlist of module `\reservation_station' to `<abc-temp-dir>/input.blif'..
Extracted 2470 gates and 3568 wires to a netlist network with 1096 inputs and 673 outputs.

9.22.13.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.13.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:      689
ABC RESULTS:               MUX cells:     1312
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:      913
ABC RESULTS:                OR cells:      247
ABC RESULTS:             ORNOT cells:       27
ABC RESULTS:               XOR cells:       83
ABC RESULTS:        internal signals:     1799
ABC RESULTS:           input signals:     1096
ABC RESULTS:          output signals:      673
Removing temp directory.

9.22.14. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 890 gates and 1213 wires to a netlist network with 321 inputs and 201 outputs.

9.22.14.1. Executing ABC.
Running ABC command: "abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.14.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       22
ABC RESULTS:            ANDNOT cells:      305
ABC RESULTS:               MUX cells:       71
ABC RESULTS:              NAND cells:       41
ABC RESULTS:               NOR cells:       39
ABC RESULTS:               NOT cells:       10
ABC RESULTS:                OR cells:      145
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:              XNOR cells:       95
ABC RESULTS:               XOR cells:      103
ABC RESULTS:        internal signals:      691
ABC RESULTS:           input signals:      321
ABC RESULTS:          output signals:      201
Removing temp directory.

9.23. Executing OPT pass (performing simple optimizations).

9.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo.
<suppressed ~523 debug messages>
Optimizing module alu.
<suppressed ~120 debug messages>
Optimizing module branch_unit.
Optimizing module cdb.
Optimizing module decoder.
Optimizing module dispatch.
Optimizing module ifq.
Optimizing module instr_mem.
Optimizing module pc_gen.
Optimizing module rat.
<suppressed ~244 debug messages>
Optimizing module reg_file.
<suppressed ~960 debug messages>
Optimizing module reorder_buffer.
<suppressed ~314 debug messages>
Optimizing module reservation_station.
<suppressed ~16 debug messages>
Optimizing module top.
<suppressed ~77 debug messages>

9.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
<suppressed ~3 debug messages>
Finding identical cells in module `\alu'.
<suppressed ~3 debug messages>
Finding identical cells in module `\branch_unit'.
Finding identical cells in module `\cdb'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\dispatch'.
Finding identical cells in module `\ifq'.
Finding identical cells in module `\instr_mem'.
Finding identical cells in module `\pc_gen'.
Finding identical cells in module `\rat'.
<suppressed ~9 debug messages>
Finding identical cells in module `\reg_file'.
Finding identical cells in module `\reorder_buffer'.
<suppressed ~15 debug messages>
Finding identical cells in module `\reservation_station'.
<suppressed ~9 debug messages>
Finding identical cells in module `\top'.
Removed a total of 13 cells.

9.23.3. Executing OPT_DFF pass (perform DFF optimizations).

9.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_unit..
Finding unused cells or wires in module \cdb..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \dispatch..
Finding unused cells or wires in module \ifq..
Finding unused cells or wires in module \instr_mem..
Finding unused cells or wires in module \pc_gen..
Finding unused cells or wires in module \rat..
Finding unused cells or wires in module \reg_file..
Finding unused cells or wires in module \reorder_buffer..
Finding unused cells or wires in module \reservation_station..
Finding unused cells or wires in module \top..
Removed 27 unused cells and 8133 unused wires.
<suppressed ~43 debug messages>

9.23.5. Finished fast OPT passes.

9.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

9.24.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \alu
Used module:     \branch_unit
Used module:     \cdb
Used module:     \decoder
Used module:     \dispatch
Used module:     \ifq
Used module:         $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo
Used module:     \instr_mem
Used module:     \pc_gen
Used module:     \rat
Used module:     \reg_file
Used module:     \reorder_buffer
Used module:     \reservation_station

9.24.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \alu
Used module:     \branch_unit
Used module:     \cdb
Used module:     \decoder
Used module:     \dispatch
Used module:     \ifq
Used module:         $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo
Used module:     \instr_mem
Used module:     \pc_gen
Used module:     \rat
Used module:     \reg_file
Used module:     \reorder_buffer
Used module:     \reservation_station
Removed 0 unused modules.

9.25. Printing statistics.

=== $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo ===

   Number of wires:               2567
   Number of wire bits:           3715
   Number of public wires:          20
   Number of public wire bits:     657
   Number of ports:                  9
   Number of port bits:            135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3647
     $_ANDNOT_                     606
     $_AND_                          3
     $_DFFE_PP0N_                    3
     $_DFFE_PP0P_                    7
     $_DFFE_PP_                    512
     $_DFF_PP0_                      1
     $_MUX_                       2138
     $_NAND_                         7
     $_NOR_                          4
     $_NOT_                         11
     $_ORNOT_                      135
     $_OR_                         210
     $_XNOR_                         2
     $_XOR_                          8

=== alu ===

   Number of wires:               1434
   Number of wire bits:           1530
   Number of public wires:           6
   Number of public wire bits:     102
   Number of ports:                  5
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1461
     $_ANDNOT_                     553
     $_AND_                         57
     $_MUX_                        310
     $_NAND_                        64
     $_NOR_                         31
     $_NOT_                         28
     $_ORNOT_                       63
     $_OR_                         260
     $_XNOR_                        33
     $_XOR_                         62

=== branch_unit ===

   Number of wires:                644
   Number of wire bits:            863
   Number of public wires:          12
   Number of public wire bits:     231
   Number of ports:                 11
   Number of port bits:            230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                666
     $_ANDNOT_                     175
     $_AND_                         20
     $_MUX_                         65
     $_NAND_                        36
     $_NOR_                         15
     $_NOT_                         57
     $_ORNOT_                       51
     $_OR_                          89
     $_XNOR_                        86
     $_XOR_                         72

=== cdb ===

   Number of wires:                 88
   Number of wire bits:            228
   Number of public wires:          13
   Number of public wire bits:     153
   Number of ports:                 12
   Number of port bits:            152
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $_AND_                         37
     $_MUX_                         74
     $_OR_                           2

=== decoder ===

   Number of wires:                214
   Number of wire bits:            303
   Number of public wires:          10
   Number of public wire bits:      99
   Number of ports:                  9
   Number of port bits:             98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                238
     $_ANDNOT_                     145
     $_AND_                          2
     $_NAND_                         7
     $_NOR_                          3
     $_ORNOT_                       20
     $_OR_                          61

=== dispatch ===

   Number of wires:                 61
   Number of wire bits:            199
   Number of public wires:          20
   Number of public wire bits:     158
   Number of ports:                 20
   Number of port bits:            158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $_ANDNOT_                       8
     $_AND_                          1
     $_NOR_                          2
     $_ORNOT_                        2
     $_OR_                          30

=== ifq ===

   Number of wires:                 13
   Number of wire bits:            200
   Number of public wires:          12
   Number of public wire bits:     199
   Number of ports:                 11
   Number of port bits:            135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     $_ANDNOT_                      64
     $_OR_                           1
     $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo      1

=== instr_mem ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of ports:                  2
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== pc_gen ===

   Number of wires:                156
   Number of wire bits:            249
   Number of public wires:           9
   Number of public wire bits:     102
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                179
     $_ANDNOT_                      15
     $_AND_                          2
     $_MUX_                         62
     $_NAND_                        14
     $_NOR_                          2
     $_NOT_                          1
     $_OR_                          22
     $_SDFFE_PP0P_                  32
     $_XNOR_                        14
     $_XOR_                         15

=== rat ===

   Number of wires:               1011
   Number of wire bits:           1264
   Number of public wires:          48
   Number of public wire bits:     266
   Number of ports:                 14
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1198
     $_ANDNOT_                     212
     $_AND_                          1
     $_MUX_                        436
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          8
     $_ORNOT_                       14
     $_OR_                         168
     $_SDFFCE_PN0P_                160
     $_SDFF_PN0_                    32
     $_XNOR_                        32
     $_XOR_                        131

=== reg_file ===

   Number of wires:               2159
   Number of wire bits:           3287
   Number of public wires:          42
   Number of public wire bits:    1170
   Number of ports:                  9
   Number of port bits:            114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3205
     $_ANDNOT_                     100
     $_AND_                          2
     $_MUX_                       1984
     $_NAND_                         2
     $_NOT_                          3
     $_ORNOT_                        4
     $_OR_                          86
     $_SDFFCE_PN0P_               1024

=== reorder_buffer ===

   Number of wires:               1004
   Number of wire bits:           1794
   Number of public wires:          54
   Number of public wire bits:     812
   Number of ports:                 17
   Number of port bits:            163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1627
     $_ANDNOT_                     129
     $_AND_                          5
     $_MUX_                        621
     $_NAND_                        10
     $_NOR_                          3
     $_NOT_                         14
     $_ORNOT_                       41
     $_OR_                         163
     $_SDFFCE_PN0P_                592
     $_SDFFE_PP0P_                   8
     $_SDFF_PP0_                    20
     $_XNOR_                         2
     $_XOR_                         19

=== reservation_station ===

   Number of wires:               3262
   Number of wire bits:           4575
   Number of public wires:          97
   Number of public wire bits:    1372
   Number of ports:                 28
   Number of port bits:            291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4276
     $_ANDNOT_                     689
     $_AND_                          4
     $_DFFE_PP_                    512
     $_MUX_                       1312
     $_NAND_                        10
     $_NOR_                         11
     $_NOT_                        911
     $_ORNOT_                       25
     $_OR_                         247
     $_SDFFCE_PN0P_                464
     $_SDFF_PP0_                     8
     $_XOR_                         83

=== top ===

   Number of wires:                897
   Number of wire bits:           2094
   Number of public wires:          94
   Number of public wire bits:    1130
   Number of ports:                  8
   Number of port bits:            132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1195
     $_ANDNOT_                     305
     $_AND_                         22
     $_DFFE_PN_                      1
     $_MUX_                         71
     $_NAND_                        41
     $_NOR_                         39
     $_NOT_                         10
     $_ORNOT_                       17
     $_OR_                         145
     $_SDFFE_PP0N_                  77
     $_SDFFE_PP0P_                 219
     $_SDFF_PP0_                    38
     $_XNOR_                        95
     $_XOR_                        103
     alu                             1
     branch_unit                     1
     cdb                             1
     decoder                         1
     dispatch                        1
     ifq                             1
     instr_mem                       1
     pc_gen                          1
     rat                             1
     reg_file                        1
     reorder_buffer                  1
     reservation_station             1

=== design hierarchy ===

   top                               1
     alu                             1
     branch_unit                     1
     cdb                             1
     decoder                         1
     dispatch                        1
     ifq                             1
       $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo      1
     instr_mem                       1
     pc_gen                          1
     rat                             1
     reg_file                        1
     reorder_buffer                  1
     reservation_station             1

   Number of wires:              13513
   Number of wire bits:          20397
   Number of public wires:         440
   Number of public wire bits:    6547
   Number of ports:                164
   Number of port bits:           1917
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17901
     $_ANDNOT_                    3001
     $_AND_                        156
     $_DFFE_PN_                      1
     $_DFFE_PP0N_                    3
     $_DFFE_PP0P_                    7
     $_DFFE_PP_                   1024
     $_DFF_PP0_                      1
     $_MUX_                       7073
     $_NAND_                       194
     $_NOR_                        111
     $_NOT_                       1043
     $_ORNOT_                      372
     $_OR_                        1484
     $_SDFFCE_PN0P_               2240
     $_SDFFE_PP0N_                  77
     $_SDFFE_PP0P_                 259
     $_SDFF_PN0_                    32
     $_SDFF_PP0_                    66
     $_XNOR_                       264
     $_XOR_                        493

9.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo...
Checking module alu...
Checking module branch_unit...
Checking module cdb...
Checking module decoder...
Checking module dispatch...
Checking module ifq...
Checking module instr_mem...
Checking module pc_gen...
Checking module rat...
Checking module reg_file...
Checking module reorder_buffer...
Checking module reservation_station...
Checking module top...
Found and reported 0 problems.

10. Executing Verilog backend.

10.1. Executing BMUXMAP pass.

10.2. Executing DEMUXMAP pass.
Dumping module `$paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo'.
Dumping module `\alu'.
Dumping module `\branch_unit'.
Dumping module `\cdb'.
Dumping module `\decoder'.
Dumping module `\dispatch'.
Dumping module `\ifq'.
Dumping module `\instr_mem'.
Dumping module `\pc_gen'.
Dumping module `\rat'.
Dumping module `\reg_file'.
Dumping module `\reorder_buffer'.
Dumping module `\reservation_station'.
Dumping module `\top'.

11. Printing statistics.

=== $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo ===

   Number of wires:               2567
   Number of wire bits:           3715
   Number of public wires:          20
   Number of public wire bits:     657
   Number of ports:                  9
   Number of port bits:            135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3647
     $_ANDNOT_                     606
     $_AND_                          3
     $_DFFE_PP0N_                    3
     $_DFFE_PP0P_                    7
     $_DFFE_PP_                    512
     $_DFF_PP0_                      1
     $_MUX_                       2138
     $_NAND_                         7
     $_NOR_                          4
     $_NOT_                         11
     $_ORNOT_                      135
     $_OR_                         210
     $_XNOR_                         2
     $_XOR_                          8

=== alu ===

   Number of wires:               1434
   Number of wire bits:           1530
   Number of public wires:           6
   Number of public wire bits:     102
   Number of ports:                  5
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1461
     $_ANDNOT_                     553
     $_AND_                         57
     $_MUX_                        310
     $_NAND_                        64
     $_NOR_                         31
     $_NOT_                         28
     $_ORNOT_                       63
     $_OR_                         260
     $_XNOR_                        33
     $_XOR_                         62

=== branch_unit ===

   Number of wires:                644
   Number of wire bits:            863
   Number of public wires:          12
   Number of public wire bits:     231
   Number of ports:                 11
   Number of port bits:            230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                666
     $_ANDNOT_                     175
     $_AND_                         20
     $_MUX_                         65
     $_NAND_                        36
     $_NOR_                         15
     $_NOT_                         57
     $_ORNOT_                       51
     $_OR_                          89
     $_XNOR_                        86
     $_XOR_                         72

=== cdb ===

   Number of wires:                 88
   Number of wire bits:            228
   Number of public wires:          13
   Number of public wire bits:     153
   Number of ports:                 12
   Number of port bits:            152
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $_AND_                         37
     $_MUX_                         74
     $_OR_                           2

=== decoder ===

   Number of wires:                214
   Number of wire bits:            303
   Number of public wires:          10
   Number of public wire bits:      99
   Number of ports:                  9
   Number of port bits:             98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                238
     $_ANDNOT_                     145
     $_AND_                          2
     $_NAND_                         7
     $_NOR_                          3
     $_ORNOT_                       20
     $_OR_                          61

=== dispatch ===

   Number of wires:                 61
   Number of wire bits:            199
   Number of public wires:          20
   Number of public wire bits:     158
   Number of ports:                 20
   Number of port bits:            158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $_ANDNOT_                       8
     $_AND_                          1
     $_NOR_                          2
     $_ORNOT_                        2
     $_OR_                          30

=== ifq ===

   Number of wires:                 13
   Number of wire bits:            200
   Number of public wires:          12
   Number of public wire bits:     199
   Number of ports:                 11
   Number of port bits:            135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     $_ANDNOT_                      64
     $_OR_                           1
     $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo      1

=== instr_mem ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of ports:                  2
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== pc_gen ===

   Number of wires:                156
   Number of wire bits:            249
   Number of public wires:           9
   Number of public wire bits:     102
   Number of ports:                  9
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                179
     $_ANDNOT_                      15
     $_AND_                          2
     $_MUX_                         62
     $_NAND_                        14
     $_NOR_                          2
     $_NOT_                          1
     $_OR_                          22
     $_SDFFE_PP0P_                  32
     $_XNOR_                        14
     $_XOR_                         15

=== rat ===

   Number of wires:               1011
   Number of wire bits:           1264
   Number of public wires:          48
   Number of public wire bits:     266
   Number of ports:                 14
   Number of port bits:             42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1198
     $_ANDNOT_                     212
     $_AND_                          1
     $_MUX_                        436
     $_NAND_                         3
     $_NOR_                          1
     $_NOT_                          8
     $_ORNOT_                       14
     $_OR_                         168
     $_SDFFCE_PN0P_                160
     $_SDFF_PN0_                    32
     $_XNOR_                        32
     $_XOR_                        131

=== reg_file ===

   Number of wires:               2159
   Number of wire bits:           3287
   Number of public wires:          42
   Number of public wire bits:    1170
   Number of ports:                  9
   Number of port bits:            114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3205
     $_ANDNOT_                     100
     $_AND_                          2
     $_MUX_                       1984
     $_NAND_                         2
     $_NOT_                          3
     $_ORNOT_                        4
     $_OR_                          86
     $_SDFFCE_PN0P_               1024

=== reorder_buffer ===

   Number of wires:               1004
   Number of wire bits:           1794
   Number of public wires:          54
   Number of public wire bits:     812
   Number of ports:                 17
   Number of port bits:            163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1627
     $_ANDNOT_                     129
     $_AND_                          5
     $_MUX_                        621
     $_NAND_                        10
     $_NOR_                          3
     $_NOT_                         14
     $_ORNOT_                       41
     $_OR_                         163
     $_SDFFCE_PN0P_                592
     $_SDFFE_PP0P_                   8
     $_SDFF_PP0_                    20
     $_XNOR_                         2
     $_XOR_                         19

=== reservation_station ===

   Number of wires:               3262
   Number of wire bits:           4575
   Number of public wires:          97
   Number of public wire bits:    1372
   Number of ports:                 28
   Number of port bits:            291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4276
     $_ANDNOT_                     689
     $_AND_                          4
     $_DFFE_PP_                    512
     $_MUX_                       1312
     $_NAND_                        10
     $_NOR_                         11
     $_NOT_                        911
     $_ORNOT_                       25
     $_OR_                         247
     $_SDFFCE_PN0P_                464
     $_SDFF_PP0_                     8
     $_XOR_                         83

=== top ===

   Number of wires:                897
   Number of wire bits:           2094
   Number of public wires:          94
   Number of public wire bits:    1130
   Number of ports:                  8
   Number of port bits:            132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1195
     $_ANDNOT_                     305
     $_AND_                         22
     $_DFFE_PN_                      1
     $_MUX_                         71
     $_NAND_                        41
     $_NOR_                         39
     $_NOT_                         10
     $_ORNOT_                       17
     $_OR_                         145
     $_SDFFE_PP0N_                  77
     $_SDFFE_PP0P_                 219
     $_SDFF_PP0_                    38
     $_XNOR_                        95
     $_XOR_                        103
     alu                             1
     branch_unit                     1
     cdb                             1
     decoder                         1
     dispatch                        1
     ifq                             1
     instr_mem                       1
     pc_gen                          1
     rat                             1
     reg_file                        1
     reorder_buffer                  1
     reservation_station             1

=== design hierarchy ===

   top                               1
     alu                             1
     branch_unit                     1
     cdb                             1
     decoder                         1
     dispatch                        1
     ifq                             1
       $paramod$b6a4eb8cf75d2c884c7f0309506a62f8f36d0548\fifo      1
     instr_mem                       1
     pc_gen                          1
     rat                             1
     reg_file                        1
     reorder_buffer                  1
     reservation_station             1

   Number of wires:              13513
   Number of wire bits:          20397
   Number of public wires:         440
   Number of public wire bits:    6547
   Number of ports:                164
   Number of port bits:           1917
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17901
     $_ANDNOT_                    3001
     $_AND_                        156
     $_DFFE_PN_                      1
     $_DFFE_PP0N_                    3
     $_DFFE_PP0P_                    7
     $_DFFE_PP_                   1024
     $_DFF_PP0_                      1
     $_MUX_                       7073
     $_NAND_                       194
     $_NOR_                        111
     $_NOT_                       1043
     $_ORNOT_                      372
     $_OR_                        1484
     $_SDFFCE_PN0P_               2240
     $_SDFFE_PP0N_                  77
     $_SDFFE_PP0P_                 259
     $_SDFF_PN0_                    32
     $_SDFF_PP0_                    66
     $_XNOR_                       264
     $_XOR_                        493

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: d9ef2315f0, CPU: user 7.11s system 0.06s, MEM: 77.62 MB peak
Yosys 0.54 (git sha1 db72ec3bd, g++ 15.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)
Time spent: 18% 34x opt_clean (1 sec), 18% 58x opt_expr (1 sec), ...
