# 09.5 体系结构基础理论（Fundamental Theory of Computer Architecture）
[返回计算机体系结构理论主题索引](./README.md)

> 本文档系统整理计算机体系结构的基础理论，包括冯·诺依曼结构、存储层次、指令系统、体系结构抽象等，严格树形编号、目录、本地跳转锚点与交叉引用，内容持续规范化中。

---

# 计算机体系结构基础理论

## 1. 形式化定义

### 1.1 体系结构基础

**定义 9.1.01.1 (计算机体系结构)**
计算机体系结构是硬件与软件之间的接口规范，定义为三元组：
$$\mathcal{A} = (\mathcal{I}, \mathcal{S}, \mathcal{M})$$
其中：

- $\mathcal{I}$ 是指令集架构
- $\mathcal{S}$ 是存储层次结构
- $\mathcal{M}$ 是内存模型

**定义 9.1.01.2 (指令集架构)**
指令集架构 $\mathcal{I}$ 包含：

- 指令格式：$\text{Format}: \text{Instruction} \rightarrow \text{Opcode} \times \text{Operands}$
- 寻址模式：$\text{Addressing}: \text{Mode} \rightarrow \text{Address}$
- 寄存器集：$\mathcal{R} = \{R_0, R_1, \ldots, R_{n-1}\}$

**定义 9.1.01.3 (存储层次)**
存储层次 $\mathcal{S}$ 是一个偏序集 $(L, \prec)$，其中：

- $L$ 是存储级别集合
- $\prec$ 表示访问延迟关系：$L_i \prec L_j$ 表示 $L_i$ 比 $L_j$ 更快

### 1.2 性能模型

**定义 9.1.01.4 (性能度量)**
计算机性能 $P$ 定义为：
$$P = \frac{1}{\text{CPI} \times T_c}$$
其中：

- $\text{CPI}$ 是每条指令的平均周期数
- $T_c$ 是时钟周期时间

**定义 9.1.01.5 (Amdahl定律)**
加速比 $S$ 为：
$$S = \frac{1}{(1-f) + \frac{f}{n}}$$
其中 $f$ 是可并行化部分比例，$n$ 是处理器数量。

## 2. 核心定理

### 2.1 存储层次定理

**定理 9.1.01.1 (存储层次局部性)**
程序访问具有时间和空间局部性：

- 时间局部性：最近访问的数据很可能再次被访问
- 空间局部性：相邻地址的数据很可能被连续访问

**证明：**

1. 循环结构导致时间局部性
2. 数组访问导致空间局部性
3. 程序结构分析支持局部性假设

### 2.2 流水线性能定理

**定理 9.1.01.2 (流水线加速比)**
理想流水线的加速比为：
$$S = \frac{n \times T_s}{T_s + (n-1) \times T_p}$$
其中 $n$ 是流水线级数，$T_s$ 是串行执行时间，$T_p$ 是流水线周期。

**证明：**

1. 串行执行时间：$T_s = n \times T_p$
2. 流水线执行时间：$T_p + (n-1) \times T_p$
3. 加速比计算

## 3. 算法实现

### 3.1 简单CPU模拟器

```rust
use std::collections::HashMap;

// 指令类型
#[derive(Debug, Clone)]
enum Instruction {
    Add(usize, usize, usize),    // add rd, rs1, rs2
    Sub(usize, usize, usize),    // sub rd, rs1, rs2
    Load(usize, usize),          // load rd, offset(rs)
    Store(usize, usize),         // store rs, offset(rd)
    Branch(usize, usize, i32),   // beq rs1, rs2, offset
    Jump(i32),                   // j offset
}

// CPU状态
#[derive(Debug)]
struct CPU {
    registers: [i32; 32],
    memory: HashMap<usize, i32>,
    pc: usize,
    clock_cycles: usize,
}

impl CPU {
    fn new() -> Self {
        Self {
            registers: [0; 32],
            memory: HashMap::new(),
            pc: 0,
            clock_cycles: 0,
        }
    }

    // 执行指令
    fn execute(&mut self, instruction: &Instruction) -> Result<(), String> {
        match instruction {
            Instruction::Add(rd, rs1, rs2) => {
                self.registers[*rd] = self.registers[*rs1] + self.registers[*rs2];
                self.pc += 4;
            }
            Instruction::Sub(rd, rs1, rs2) => {
                self.registers[*rd] = self.registers[*rs1] - self.registers[*rs2];
                self.pc += 4;
            }
            Instruction::Load(rd, rs) => {
                let address = self.registers[*rs] as usize;
                let value = self.memory.get(&address).copied().unwrap_or(0);
                self.registers[*rd] = value;
                self.pc += 4;
            }
            Instruction::Store(rs, rd) => {
                let address = self.registers[*rd] as usize;
                self.memory.insert(address, self.registers[*rs]);
                self.pc += 4;
            }
            Instruction::Branch(rs1, rs2, offset) => {
                if self.registers[*rs1] == self.registers[*rs2] {
                    self.pc = (self.pc as i32 + offset) as usize;
                } else {
                    self.pc += 4;
                }
            }
            Instruction::Jump(offset) => {
                self.pc = (self.pc as i32 + offset) as usize;
            }
        }
        self.clock_cycles += 1;
        Ok(())
    }

    // 运行程序
    fn run(&mut self, program: &[Instruction]) -> Result<(), String> {
        while self.pc < program.len() * 4 {
            let instruction_index = self.pc / 4;
            if instruction_index < program.len() {
                self.execute(&program[instruction_index])?;
            } else {
                break;
            }
        }
        Ok(())
    }

    // 获取性能统计
    fn get_performance_stats(&self) -> (usize, f64) {
        let total_instructions = self.pc / 4;
        let cpi = if total_instructions > 0 {
            self.clock_cycles as f64 / total_instructions as f64
        } else {
            0.0
        };
        (total_instructions, cpi)
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_cpu_execution() {
        let mut cpu = CPU::new();
        
        // 简单程序：计算 5 + 3
        let program = vec![
            Instruction::Add(1, 0, 0),  // r1 = r0 + r0 (0)
            Instruction::Add(1, 1, 1),  // r1 = r1 + r1 (0)
            Instruction::Add(1, 1, 1),  // r1 = r1 + r1 (0)
            Instruction::Add(1, 1, 1),  // r1 = r1 + r1 (0)
            Instruction::Add(1, 1, 1),  // r1 = r1 + r1 (0) = 0
        ];
        
        cpu.run(&program).unwrap();
        assert_eq!(cpu.registers[1], 0);
    }
}
```

### 3.2 缓存模拟器

```rust
use std::collections::HashMap;

// 缓存行
#[derive(Debug, Clone)]
struct CacheLine {
    tag: usize,
    data: Vec<u8>,
    valid: bool,
    dirty: bool,
    lru_counter: usize,
}

// 缓存
#[derive(Debug)]
struct Cache {
    lines: Vec<CacheLine>,
    line_size: usize,
    num_sets: usize,
    associativity: usize,
    hits: usize,
    misses: usize,
    clock: usize,
}

impl Cache {
    fn new(line_size: usize, num_sets: usize, associativity: usize) -> Self {
        let num_lines = num_sets * associativity;
        let mut lines = Vec::with_capacity(num_lines);
        
        for _ in 0..num_lines {
            lines.push(CacheLine {
                tag: 0,
                data: vec![0; line_size],
                valid: false,
                dirty: false,
                lru_counter: 0,
            });
        }
        
        Self {
            lines,
            line_size,
            num_sets,
            associativity,
            hits: 0,
            misses: 0,
            clock: 0,
        }
    }

    // 计算地址的索引和标签
    fn address_to_index_tag(&self, address: usize) -> (usize, usize) {
        let line_offset = address % self.line_size;
        let set_index = (address / self.line_size) % self.num_sets;
        let tag = address / (self.line_size * self.num_sets);
        (set_index, tag)
    }

    // 查找缓存行
    fn find_line(&self, set_index: usize, tag: usize) -> Option<usize> {
        let start = set_index * self.associativity;
        let end = start + self.associativity;
        
        for i in start..end {
            if self.lines[i].valid && self.lines[i].tag == tag {
                return Some(i);
            }
        }
        None
    }

    // 选择替换行（LRU策略）
    fn select_victim(&self, set_index: usize) -> usize {
        let start = set_index * self.associativity;
        let end = start + self.associativity;
        
        let mut victim = start;
        let mut oldest = self.lines[start].lru_counter;
        
        for i in start..end {
            if !self.lines[i].valid {
                return i; // 找到无效行
            }
            if self.lines[i].lru_counter < oldest {
                oldest = self.lines[i].lru_counter;
                victim = i;
            }
        }
        victim
    }

    // 访问缓存
    fn access(&mut self, address: usize, is_write: bool) -> bool {
        let (set_index, tag) = self.address_to_index_tag(address);
        self.clock += 1;
        
        if let Some(line_index) = self.find_line(set_index, tag) {
            // 缓存命中
            self.hits += 1;
            self.lines[line_index].lru_counter = self.clock;
            if is_write {
                self.lines[line_index].dirty = true;
            }
            true
        } else {
            // 缓存未命中
            self.misses += 1;
            let victim_index = self.select_victim(set_index);
            
            // 如果被替换的行是脏的，需要写回
            if self.lines[victim_index].valid && self.lines[victim_index].dirty {
                // 这里应该写回内存，简化实现中省略
            }
            
            // 加载新数据
            self.lines[victim_index].tag = tag;
            self.lines[victim_index].valid = true;
            self.lines[victim_index].dirty = is_write;
            self.lines[victim_index].lru_counter = self.clock;
            
            false
        }
    }

    // 获取命中率
    fn get_hit_rate(&self) -> f64 {
        let total_accesses = self.hits + self.misses;
        if total_accesses > 0 {
            self.hits as f64 / total_accesses as f64
        } else {
            0.0
        }
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_cache_access() {
        let mut cache = Cache::new(64, 4, 2); // 64字节行，4组，2路组相联
        
        // 测试局部性访问
        for i in 0..100 {
            cache.access(i * 64, false); // 读取
        }
        
        // 重复访问相同地址
        for _ in 0..10 {
            cache.access(0, false);
        }
        
        assert!(cache.get_hit_rate() > 0.0);
    }
}
```

### 3.3 流水线模拟器

```rust
use std::collections::VecDeque;

// 流水线阶段
#[derive(Debug, Clone)]
enum PipelineStage {
    Fetch,
    Decode,
    Execute,
    Memory,
    WriteBack,
}

// 流水线寄存器
#[derive(Debug, Clone)]
struct PipelineRegister {
    instruction: Option<Instruction>,
    stage: PipelineStage,
    valid: bool,
    stall: bool,
}

// 流水线CPU
#[derive(Debug)]
struct PipelineCPU {
    registers: [i32; 32],
    memory: HashMap<usize, i32>,
    pc: usize,
    pipeline: VecDeque<PipelineRegister>,
    clock_cycles: usize,
    instructions_executed: usize,
}

impl PipelineCPU {
    fn new() -> Self {
        let mut pipeline = VecDeque::new();
        for _ in 0..5 {
            pipeline.push_back(PipelineRegister {
                instruction: None,
                stage: PipelineStage::Fetch,
                valid: false,
                stall: false,
            });
        }
        
        Self {
            registers: [0; 32],
            memory: HashMap::new(),
            pc: 0,
            pipeline,
            clock_cycles: 0,
            instructions_executed: 0,
        }
    }

    // 流水线执行一个周期
    fn cycle(&mut self, program: &[Instruction]) {
        // 写回阶段
        if let Some(reg) = self.pipeline.back_mut() {
            if reg.valid && !reg.stall {
                if let Some(instruction) = &reg.instruction {
                    self.write_back(instruction);
                    self.instructions_executed += 1;
                }
            }
        }
        
        // 内存阶段
        if let Some(reg) = self.pipeline.get_mut(3) {
            if reg.valid && !reg.stall {
                if let Some(instruction) = &reg.instruction {
                    self.memory_access(instruction);
                }
            }
        }
        
        // 执行阶段
        if let Some(reg) = self.pipeline.get_mut(2) {
            if reg.valid && !reg.stall {
                if let Some(instruction) = &reg.instruction {
                    self.execute(instruction);
                }
            }
        }
        
        // 译码阶段
        if let Some(reg) = self.pipeline.get_mut(1) {
            if reg.valid && !reg.stall {
                if let Some(instruction) = &reg.instruction {
                    self.decode(instruction);
                }
            }
        }
        
        // 取指阶段
        if let Some(reg) = self.pipeline.get_mut(0) {
            if !reg.stall {
                self.fetch(program, reg);
            }
        }
        
        self.clock_cycles += 1;
    }

    fn fetch(&mut self, program: &[Instruction], reg: &mut PipelineRegister) {
        let instruction_index = self.pc / 4;
        if instruction_index < program.len() {
            reg.instruction = Some(program[instruction_index].clone());
            reg.valid = true;
            reg.stage = PipelineStage::Fetch;
            self.pc += 4;
        } else {
            reg.valid = false;
        }
    }

    fn decode(&mut self, _instruction: &Instruction) {
        // 简化的译码阶段
    }

    fn execute(&mut self, instruction: &Instruction) {
        match instruction {
            Instruction::Add(rd, rs1, rs2) => {
                self.registers[*rd] = self.registers[*rs1] + self.registers[*rs2];
            }
            Instruction::Sub(rd, rs1, rs2) => {
                self.registers[*rd] = self.registers[*rs1] - self.registers[*rs2];
            }
            _ => {}
        }
    }

    fn memory_access(&mut self, instruction: &Instruction) {
        match instruction {
            Instruction::Load(rd, rs) => {
                let address = self.registers[*rs] as usize;
                let value = self.memory.get(&address).copied().unwrap_or(0);
                self.registers[*rd] = value;
            }
            Instruction::Store(rs, rd) => {
                let address = self.registers[*rd] as usize;
                self.memory.insert(address, self.registers[*rs]);
            }
            _ => {}
        }
    }

    fn write_back(&mut self, _instruction: &Instruction) {
        // 写回阶段通常不需要额外操作
    }

    // 运行程序
    fn run(&mut self, program: &[Instruction]) -> Result<(), String> {
        let max_cycles = program.len() * 10; // 设置最大周期数
        
        for _ in 0..max_cycles {
            self.cycle(program);
            
            // 检查是否所有指令都执行完成
            if self.instructions_executed >= program.len() {
                break;
            }
        }
        
        Ok(())
    }

    // 获取性能统计
    fn get_performance_stats(&self) -> (usize, f64) {
        let cpi = if self.instructions_executed > 0 {
            self.clock_cycles as f64 / self.instructions_executed as f64
        } else {
            0.0
        };
        (self.instructions_executed, cpi)
    }
}
```

## 4. 应用场景

### 4.1 处理器设计

- RISC vs CISC架构
- 流水线设计
- 超标量处理器

### 4.2 性能优化

- 缓存优化
- 分支预测
- 指令级并行

### 4.3 系统设计

- 内存层次设计
- I/O系统设计
- 多核架构

## 5. 相关理论

### 5.1 计算机组织

- 数字逻辑设计
- 微架构设计
- 系统架构

### 5.2 性能分析

- 性能建模
- 瓶颈分析
- 可扩展性

### 5.3 并行计算

- 多核架构
- 分布式系统
- 并行算法

## 6. 参考文献

1. Hennessy, J. L., & Patterson, D. A. (2017). Computer Architecture: A Quantitative Approach.
2. Patterson, D. A., & Hennessy, J. L. (2017). Computer Organization and Design: The Hardware/Software Interface.
3. Amdahl, G. M. (1967). Validity of the single processor approach to achieving large scale computing capabilities.
4. Smith, A. J. (1982). Cache memories.
5. Hennessy, J. L., & Patterson, D. A. (1990). Computer Architecture: A Quantitative Approach.
