module wideexpr_00357(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {1{-((((+($unsigned(s5)))>(1'sb0))-({3{u0}}))>>>(4'sb0111))}};
  assign y1 = 3'sb000;
  assign y2 = ((1'sb1)&(5'sb01111))^~(+({4{(u2)<<<((s0)+(s1))}}));
  assign y3 = (ctrl[3]?$unsigned(+((-((ctrl[7]?2'sb11:(s1)>>>(u7))))<<<(~(($signed(5'b10111))<<((3'sb011)|(4'sb1101)))))):{2'sb01});
  assign y4 = $unsigned((ctrl[0]?$signed($signed({3'sb101,3'sb100,5'b11101})):$signed(s2)));
  assign y5 = s6;
  assign y6 = (6'b010010)|(^(((+(($signed(+({3'sb011,s5})))^((ctrl[5]?($signed(3'sb011))^~($signed(6'sb001100)):$signed(s3)))))^((s0)&(((s6)<<(((3'sb100)>>(6'b101100))<<<((ctrl[3]?s5:s5))))>>(2'sb01))))<<(($signed(2'b01))-(($signed(($signed((1'sb0)>>(s1)))-(3'sb100)))<<<($unsigned(4'sb0011))))));
  assign y7 = (ctrl[3]?u3:5'sb01000);
endmodule
