{:input (genetic.representation/genetic-representation "../mediumcorpus/58556.170E26E0.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_9, wire1_7, wire2_8, wire3_9);\n  wire \\:missing_edge ;\n  input wire0_9;\n  wire wire0_9;\n  input wire1_7;\n  wire wire1_7;\n  output wire2_8;\n  wire wire2_8;\n  output wire3_9;\n  wire wire3_9;\n  wire wire4;\n  wire wire5;\n  wire wire6;\n  wire wire7_8;\n  assign wire7_8 = 2'h1 >> wire1_7;\n  assign wire4 = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_9 = wire0_9;\n  assign wire2_8 = wire7_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:3.1-24.10\" *)\nmodule postsynth(wire0_9, wire1_7, wire2_8, wire3_9);\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:5.9-5.16\" *)\n  input wire0_9;\n  wire wire0_9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:7.9-7.16\" *)\n  input wire1_7;\n  wire wire1_7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:9.10-9.17\" *)\n  output wire2_8;\n  wire wire2_8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:11.10-11.17\" *)\n  output wire3_9;\n  wire wire3_9;\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:13.8-13.13\" *)\n  wire wire4;\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:14.8-14.13\" *)\n  wire wire5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:15.8-15.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/47A0C271.v:16.8-16.15\" *)\n  wire wire7_8;\n  assign wire2_8 = ~wire1_7;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_9 = wire0_9;\n  assign wire4 = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire6 = 1'h0;\n  assign wire7_8 = wire2_8;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}