# SystemVerilog
This project is a part of my third-semester optional project that I decided to add to my Github. It contains a few different codes from my lab and files explaining how SystemVerilog as a language works (Source: Vivado Desing Suite User Guide).
