I 000056 55 2094          1397523486294 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523486295 2014.04.14 20:58:06)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 51025452550606470203140b045652540757525707)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523547919 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523547920 2014.04.14 20:59:07)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0a5e0e0c5e5d5d1c59584f505f0d090f5c0c090c5c)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523564245 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523564246 2014.04.14 20:59:24)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d2d5d780d58585c48180978887d5d1d784d4d1d484)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523623193 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523623194 2014.04.14 21:00:23)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0c5e5b0a5a5b5b1a5f5e4956590b0f095a0a0f0a5a)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523675807 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523675808 2014.04.14 21:01:15)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9dc8cf92cccaca8bcecfd8c7c89a9e98cb9b9e9bcb)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523694477 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523694478 2014.04.14 21:01:34)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7d7a7d7c2c2a2a6b2e2f3827287a7e782b7b7e7b2b)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523879438 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523879439 2014.04.14 21:04:39)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 06550300055151105554435c530105035000050050)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523946034 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523946035 2014.04.14 21:05:46)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 287b7a2c257f7f3e7b7a6d727d2f2b2d7e2e2b2e7e)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523982126 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523982127 2014.04.14 21:06:22)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 25242121257272337677607f702226207323262373)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397523998212 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397523998213 2014.04.14 21:06:38)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f3a5f5a3f5a4a4e5a0a1b6a9a6f4f0f6a5f5f0f5a5)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397524091036 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524091037 2014.04.14 21:08:11)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9096939f95c7c786c3c2d5cac5979395c6969396c6)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397524148837 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524148838 2014.04.14 21:09:08)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 54055557550303420706110e015357510252575202)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397524200494 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524200495 2014.04.14 21:10:00)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2c797c287a7b7b3a7f7e6976792b2f297a2a2f2a7a)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2141          1397524270185 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397524270186 2014.04.14 21:11:10)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 64303464653333723167213e316367613262676232)
	(_entity
		(_time 1397524270179)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 45 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec_counts ~INTEGER~range~0~to~59~13 0 45 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 47 (_process (_simple)(_target(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__79(_architecture 1 0 79 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 2 -1
	)
)
I 000056 55 2094          1397524270322 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524270323 2014.04.14 21:11:10)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e1b5b1b2e5b6b6f7b2b3a4bbb4e6e2e4b7e7e2e7b7)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397524496350 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524496351 2014.04.14 21:14:56)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d0d48582d58787c68382958a85d7d3d586d6d3d686)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397524537969 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524537970 2014.04.14 21:15:37)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 693b6869653e3e7f3a3b2c333c6e6a6c3f6f6a6f3f)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397524547733 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524547734 2014.04.14 21:15:47)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8f888481dcd8d899dcddcad5da888c8ad9898c89d9)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397524555829 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524555830 2014.04.14 21:15:55)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2c2927287a7b7b3a7f7e6976792b2f297a2a2f2a7a)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397524585926 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524585927 2014.04.14 21:16:25)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bab4edeeeeededace9e8ffe0efbdb9bfecbcb9bcec)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2040          1397524620447 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397524620448 2014.04.14 21:17:00)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9d989a92cccaca8bc89dd8c7c89a9e98cb9b9e9bcb)
	(_entity
		(_time 1397524270178)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397524620583 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524620584 2014.04.14 21:17:00)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1a1f1c1d4e4d4d0c49485f404f1d191f4c1c191c4c)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2040          1397524969199 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397524969200 2014.04.14 21:22:49)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ebebeeb8bcbcbcfdbeebaeb1beece8eebdede8edbd)
	(_entity
		(_time 1397524270178)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397524969347 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397524969348 2014.04.14 21:22:49)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 78787c79752f2f6e2b2a3d222d7f7b7d2e7e7b7e2e)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397525054298 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397525054299 2014.04.14 21:24:14)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 51055152550606470203140b045652540757525707)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397525082445 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397525082446 2014.04.14 21:24:42)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3e3a3c3b6e6969286d6c7b646b393d3b68383d3868)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397525172120 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397525172121 2014.04.14 21:26:12)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 959ac09a95c2c283c6c7d0cfc0929690c3939693c3)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2174          1397525264245 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397525264246 2014.04.14 21:27:44)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7223767375252564277d3728277571772474717424)
	(_entity
		(_time 1397524270178)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_type (_internal ~STD_LOGIC~range~'0'~to~'1'~13 0 78 (_type ~extieee.std_logic_1164.STD_LOGIC (_to (i 2)(i 3)))(_resolved 0)))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397525264376 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397525264377 2014.04.14 21:27:44)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code efbeebbcbcb8b8f9bcbdaab5bae8eceab9e9ece9b9)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2094          1397525301257 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397525301258 2014.04.14 21:28:21)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code faf5feaaaeadadeca9a8bfa0affdf9ffacfcf9fcac)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397525364726 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397525364727 2014.04.14 21:29:24)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e7e7b2b4e5b0b0f1b2e6a2bdb2e0e4e2b1e1e4e1b1)
	(_entity
		(_time 1397525364719)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2169          1397525380981 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397525380982 2014.04.14 21:29:40)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 71242470752626672470342b247672742777727727)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397525381107 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397525381108 2014.04.14 21:29:41)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code eebbbbbdbeb9b9f8bdbcabb4bbe9edebb8e8ede8b8)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397525556913 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397525556914 2014.04.14 21:32:36)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a3a2f5f4a5f4f4b5f6a2e6f9f6a4a0a6f5a5a0a5f5)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397525557041 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397525557042 2014.04.14 21:32:37)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2f2e7a2b7c7878397c7d6a757a282c2a79292c2979)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526152305 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526152306 2014.04.14 21:42:32)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 616e6661653636773460243b346662643767626737)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526152458 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526152459 2014.04.14 21:42:32)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fdf2faadacaaaaebaeafb8a7a8fafef8abfbfefbab)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526190903 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526190904 2014.04.14 21:43:10)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 333562363564642566327669663430366535303565)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526191043 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526191044 2014.04.14 21:43:11)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bfb9eeebece8e8a9ecedfae5eab8bcbae9b9bcb9e9)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526217677 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526217678 2014.04.14 21:43:37)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c0cfc095c59797d695c1859a95c7c3c596c6c3c696)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526217817 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526217818 2014.04.14 21:43:37)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4d424a4f1c1a1a5b1e1f0817184a4e481b4b4e4b1b)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526256673 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526256674 2014.04.14 21:44:16)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 181e481f154f4f0e4d195d424d1f1b1d4e1e1b1e4e)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526256808 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526256809 2014.04.14 21:44:16)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a5a3f5f2a5f2f2b3f6f7e0fff0a2a6a0f3a3a6a3f3)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526282102 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526282103 2014.04.14 21:44:42)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66663366653131703367233c336165633060656030)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526282242 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526282243 2014.04.14 21:44:42)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f3f3a6a3f5a4a4e5a0a1b6a9a6f4f0f6a5f5f0f5a5)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2247          1397526282397 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526282398 2014.04.14 21:44:42)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8f81db81d0d88e988fd99bd5db888c8ad9898c89d9)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal minutes_nonzero ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526306897 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526306898 2014.04.14 21:45:06)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 431140414514145516420619164440461545404515)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526307033 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526307034 2014.04.14 21:45:07)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d082d382d58787c68382958a85d7d3d586d6d3d686)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2247          1397526308052 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526308053 2014.04.14 21:45:08)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c7949792c990c6d0c791d39d93c0c4c291c1c4c191)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal minutes_nonzero ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526359339 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526359340 2014.04.14 21:45:59)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 287e7f2c257f7f3e7d296d727d2f2b2d7e2e2b2e7e)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526359463 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526359464 2014.04.14 21:45:59)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a5f3f2f2a5f2f2b3f6f7e0fff0a2a6a0f3a3a6a3f3)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2247          1397526359616 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526359617 2014.04.14 21:45:59)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 326533373965332532642668663531376434313464)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal minutes_nonzero ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526455805 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526455806 2014.04.14 21:47:35)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code ede8ebbebcbabafbb8eca8b7b8eaeee8bbebeeebbb)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526455941 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526455942 2014.04.14 21:47:35)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7a7f7f7b2e2d2d6c29283f202f7d797f2c7c797c2c)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2247          1397526456087 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526456088 2014.04.14 21:47:36)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 16124511194117011640024c421115134010151040)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal minutes_nonzero ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526500456 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526500457 2014.04.14 21:48:20)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5d0e5a5e0c0a0a4b085c1807085a5e580b5b5e5b0b)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526500582 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526500583 2014.04.14 21:48:20)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code da89dd888e8d8dcc89889f808fddd9df8cdcd9dc8c)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526512332 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526512333 2014.04.14 21:48:32)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c0c7c195c59797d695c1859a95c7c3c596c6c3c696)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526512459 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526512460 2014.04.14 21:48:32)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3d3a3d386c6a6a2b6e6f7867683a3e386b3b3e3b6b)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2121          1397526512608 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526512609 2014.04.14 21:48:32)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code dadc8d88828ddbcdda8cce808eddd9df8cdcd9dc8c)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526569808 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526569809 2014.04.14 21:49:29)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4d1f4d4f1c1a1a5b184c0817184a4e481b4b4e4b1b)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526569934 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526569935 2014.04.14 21:49:29)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ca98ca9f9e9d9ddc99988f909fcdc9cf9cccc9cc9c)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2195          1397526570073 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 1 44 ))
	(_version vb4)
	(_time 1397526570074 2014.04.14 21:49:30)
	(_source (\./../src/seconds_counter.vhd\(\./../src/minutes_counter.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 56045155550101400359130c035155530050555000)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~9~13 1 47 (_scalar (_to (i 0)(i 9)))))
		(_variable (_internal min_counts ~INTEGER~range~0~to~9~13 1 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 1 46 (_process (_simple)(_target(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397526570201 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526570202 2014.04.14 21:49:30)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d3808381d984d2c4d385c78987d4d0d685d5d0d585)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2046          1397526614368 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526614369 2014.04.14 21:50:14)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 505f055359075147565e440a045753550656535606)
	(_entity
		(_time 1397526500717)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~9~13 0 47 (_scalar (_to (i 0)(i 9)))))
		(_variable (_internal min_counts ~INTEGER~range~0~to~9~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2169          1397526616056 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526616057 2014.04.14 21:50:16)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e7e9e3b4e5b0b0f1b2e6a2bdb2e0e4e2b1e1e4e1b1)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526616186 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526616187 2014.04.14 21:50:16)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 747a7f75752323622726312e217377712272777222)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2046          1397526616320 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526616321 2014.04.14 21:50:16)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1feada1f9a6f0e6f7ffe5aba5f6f2f4a7f7f2f7a7)
	(_entity
		(_time 1397526500717)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~9~13 0 47 (_scalar (_to (i 0)(i 9)))))
		(_variable (_internal min_counts ~INTEGER~range~0~to~9~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397526616447 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526616448 2014.04.14 21:50:16)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6e61336e32396f796e387a343a696d6b38686d6838)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526767457 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526767458 2014.04.14 21:52:47)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 55075156550202430054100f005256500353565303)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526767605 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526767606 2014.04.14 21:52:47)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f2a0f6a2f5a5a5e4a1a0b7a8a7f5f1f7a4f4f1f4a4)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2121          1397526767757 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526767758 2014.04.14 21:52:47)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7e2d227f22297f697e286a242a797d7b28787d7828)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526781191 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526781192 2014.04.14 21:53:01)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fcfaacacaaababeaa9fdb9a6a9fbfff9aafafffaaa)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526781326 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526781327 2014.04.14 21:53:01)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 888edf8685dfdf9edbdacdd2dd8f8b8dde8e8b8ede)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2121          1397526781475 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526781476 2014.04.14 21:53:01)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 15121412194214021543014f411216104313161343)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526804177 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526804178 2014.04.14 21:53:24)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c4c4c191c59393d291c5819e91c3c7c192c2c7c292)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526804305 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526804306 2014.04.14 21:53:24)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 41414543451616571213041b144642441747424717)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2121          1397526804467 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526804468 2014.04.14 21:53:24)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code edecbebeb0baecfaedbbf9b7b9eaeee8bbebeeebbb)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526864587 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526864588 2014.04.14 21:54:24)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cacbcb9f9e9d9ddc9fcb8f909fcdc9cf9cccc9cc9c)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526864722 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526864723 2014.04.14 21:54:24)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 47464745451010511415021d124044421141444111)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2247          1397526864880 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526864881 2014.04.14 21:54:24)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e3e3b4b0e9b4e2f4e3b5f7b9b7e4e0e6b5e5e0e5b5)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal minutes_nonzero ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526886253 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526886254 2014.04.14 21:54:46)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 623766626535357437632738376561673464616434)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526886384 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526886385 2014.04.14 21:54:46)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code efbaebbcbcb8b8f9bcbdaab5bae8eceab9e9ece9b9)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2175          1397526886525 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526886526 2014.04.14 21:54:46)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6c38306c363b6d7b6a387836386b6f693a6a6f6a3a)
	(_entity
		(_time 1397526864863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal minutes_nonzero ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~9~13 0 47 (_scalar (_to (i 0)(i 9)))))
		(_variable (_internal min_counts ~INTEGER~range~0~to~9~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2247          1397526886660 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526886661 2014.04.14 21:54:46)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9ada5a9f9aef8eef9afeda3adfefafcaffffaffaf)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal minutes_nonzero ~STD_LOGIC_VECTOR{0~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397526971397 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526971398 2014.04.14 21:56:11)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7f0f7a7f5a0a0e1a2f6b2ada2f0f4f2a1f1f4f1a1)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397526971536 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526971537 2014.04.14 21:56:11)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8483838a85d3d392d7d6c1ded1838781d2828782d2)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2049          1397526971660 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397526971661 2014.04.14 21:56:11)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 01075007095600160755155b550602045707020757)
	(_entity
		(_time 1397526971657)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~9~13 0 47 (_scalar (_to (i 0)(i 9)))))
		(_variable (_internal min_counts ~INTEGER~range~0~to~9~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397526971815 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397526971816 2014.04.14 21:56:11)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9d9bcc92c0ca9c8a9dcb89c7c99a9e98cb9b9e9bcb)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397527201574 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397527201575 2014.04.14 22:00:01)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 222d26262575753477236778772521277424212474)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397527201706 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397527201707 2014.04.14 22:00:01)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9f909b90ccc8c889cccddac5ca989c9ac9999c99c9)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2049          1397527201845 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397527201846 2014.04.14 22:00:01)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c227028767b2d3b2a783876782b2f297a2a2f2a7a)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~9~13 0 47 (_scalar (_to (i 0)(i 9)))))
		(_variable (_internal min_counts ~INTEGER~range~0~to~9~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397527201982 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397527201983 2014.04.14 22:00:01)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b9b7e5edb9eeb8aeb9efade3edbebabcefbfbabfef)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 1391          1397527202106 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397527202107 2014.04.14 22:00:02)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36383c33316061203434276c633033303233603035)
	(_entity
		(_time 1397527202104)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397527202123 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397527202124 2014.04.14 22:00:02)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 454b4f47411312534344541f104340434140134346)
	(_entity
		(_time 1397527202119)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2169          1397527641557 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397527641558 2014.04.14 22:07:21)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d3d78481d58484c586d2968986d4d0d685d5d0d585)
	(_entity
		(_time 1397525364718)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_port (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 47 (_scalar (_to (i 0)(i 59)))))
		(_variable (_internal sec_counts ~INTEGER~range~0~to~59~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2220          1397527641700 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397527641701 2014.04.14 22:07:21)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5f5b095c0c0808490c0d1a050a585c5a09595c5909)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal en_out ~STD_LOGIC_VECTOR{0~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2049          1397527641835 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397527641836 2014.04.14 22:07:21)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dcd9dd8e868bddcbda88c88688dbdfd98adadfda8a)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~9~13 0 47 (_scalar (_to (i 0)(i 9)))))
		(_variable (_internal min_counts ~INTEGER~range~0~to~9~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397527641968 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397527641969 2014.04.14 22:07:21)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 696c6b69693e687e693f7d333d6e6a6c3f6f6a6f3f)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2124          1397527642124 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397527642125 2014.04.14 22:07:22)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 05070603015352130304145f500300030100530306)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1990          1397527965308 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397527965309 2014.04.14 22:12:45)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 797c2f78752e2e6f2c763c232c7e7a7c2f7f7a7f2f)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 1991          1397528467442 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397528467443 2014.04.14 22:21:07)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6b4b5b5e9b1e7f1e7e0f2bcb2e1e5e3b0e0e5e0b0)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000058 55 2083          1397528471788 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397528471789 2014.04.14 22:21:11)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code de8dd58c8a8889c8dcdecf848bd8dbd8dadb88d8dd)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 1990          1397528473495 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397528473496 2014.04.14 22:21:13)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 94c6c19b95c3c382c19bd1cec1939791c2929792c2)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397528473626 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397528473627 2014.04.14 22:21:13)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 11401216154646074243544b441612144717121747)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397528473768 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397528473769 2014.04.14 22:21:13)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9ececa91c2c99f899f988ac4ca999d9bc8989d98c8)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397528473909 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397528473910 2014.04.14 22:21:13)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2b7b7e2f707c2a3c2b7d3f717f2c282e7d2d282d7d)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397528474040 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397528474041 2014.04.14 22:21:14)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8f8aaffa1feffbeaaa8b9f2fdaeadaeacadfeaeab)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397528474054 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397528474055 2014.04.14 22:21:14)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b7e7b5e3b1e1e0a1b1b6a6ede2b1b2b1b3b2e1b1b4)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1990          1397528637924 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397528637925 2014.04.14 22:23:57)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dadad8888e8d8dcc8fd59f808fddd9df8cdcd9dc8c)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397528638073 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397528638074 2014.04.14 22:23:58)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 76767777752121602524332c237175732070757020)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397528638225 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397528638226 2014.04.14 22:23:58)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 030254050954021402051759570400065505000555)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397528638366 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397528638367 2014.04.14 22:23:58)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9091c79f99c7918790c684cac4979395c6969396c6)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397528638513 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397528638514 2014.04.14 22:23:58)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c2d2b287e7a7b3a2e2c3d76792a292a28297a2a2f)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397528638527 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397528638528 2014.04.14 22:23:58)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3c3d3b396e6a6b2a3a3d2d66693a393a38396a3a3f)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
V 000067 55 1065          1397528638664 rotary_encoder_decoder_fsm
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (rotary_encoder_decoder_fsm 0 41 ))
	(_version vb4)
	(_time 1397528638665 2014.04.14 22:23:58)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9b9bfede6efe9afb9bdabe2e1bcefbfbcbfecbfba)
	(_entity
		(_time 1397528638662)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2030          1397528638676 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397528638677 2014.04.14 22:23:58)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c8c8ce9d969e98decccdda9390cd9ececdce9dcecb)
	(_entity
		(_time 1397528638673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 1990          1397529843064 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397529843065 2014.04.14 22:44:03)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f3c696f3c3838793a602a353a686c6a39696c6939)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397529843228 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397529843229 2014.04.14 22:44:03)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1b481e1c4c4c4c0d48495e414e1c181e4d1d181d4d)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397529843381 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397529843382 2014.04.14 22:44:03)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7f5f5f0a9f0a6b0a6a1b3fdf3a0a4a2f1a1a4a1f1)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397529843533 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397529843534 2014.04.14 22:44:03)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 44161746491345534412501e104347411242474212)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397529843694 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397529843695 2014.04.14 22:44:03)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b2e4b3e1b6b7f6e2e0f1bab5e6e5e6e4e5b6e6e3)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397529843711 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397529843712 2014.04.14 22:44:03)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code efbdebbcb8b9b8f9e9eefeb5bae9eae9ebeab9e9ec)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2030          1397529843847 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397529843848 2014.04.14 22:44:03)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7c2f767d792a2c6a78796e2724792a7a797a297a7f)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 2419          1397531926327 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version vb4)
	(_time 1397531926328 2014.04.14 23:18:46)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 303e6435666660263334226b683566363536653633)
	(_entity
		(_time 1397528638661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state1 ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state2 ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(4)(5)(6))(_sensitivity(2)(3)(7))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_sensitivity(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 1990          1397533704250 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397533704251 2014.04.14 23:48:24)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3266313735656524673d7768673531376434313464)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397533704398 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533704399 2014.04.14 23:48:24)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bfebbcebece8e8a9ecedfae5eab8bcbae9b9bcb9e9)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397533704543 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397533704544 2014.04.14 23:48:24)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5b0e0e58000c5a4c5a5d4f010f5c585e0d5d585d0d)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397533704684 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533704685 2014.04.14 23:48:24)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e8bdbdbbe9bfe9ffe8befcb2bcefebedbeeeebeebe)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397533704820 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397533704821 2014.04.14 23:48:24)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65306465613332736765743f306360636160336366)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397533704837 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397533704838 2014.04.14 23:48:24)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 84d1858a81d2d392828595ded18281828081d28287)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2030          1397533704989 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533704990 2014.04.14 23:48:24)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11451016464741071514034a491447171417441712)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 1990          1397533718657 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397533718658 2014.04.14 23:48:38)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 79287278752e2e6f2c763c232c7e7a7c2f7f7a7f2f)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397533718801 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533718802 2014.04.14 23:48:38)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 05540f03055252135657405f500206005303060353)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397533718943 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397533718944 2014.04.14 23:48:38)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 92c2cf9d99c59385939486c8c6959197c4949194c4)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397533719086 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533719087 2014.04.14 23:48:39)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1e4e1b1942491f091e480a444a191d1b48181d1848)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397533719223 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397533719224 2014.04.14 23:48:39)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abfbf9fcf8fdfcbda9abbaf1feadaeadafaefdada8)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397533719241 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397533719242 2014.04.14 23:48:39)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bbebe9efe8edecadbdbaaae1eebdbebdbfbeedbdb8)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2030          1397533719383 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533719384 2014.04.14 23:48:39)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47161745161117514342551c1f4211414241124144)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 1990          1397533756216 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397533756217 2014.04.14 23:49:16)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 333c623635646425663c7669663430366535303565)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397533756348 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533756349 2014.04.14 23:49:16)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b0bfe1e4b5e7e7a6e3e2f5eae5b7b3b5e6b6b3b6e6)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397533756492 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397533756493 2014.04.14 23:49:16)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3d333a38606a3c2a3c3b2967693a3e386b3b3e3b6b)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397533756631 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533756632 2014.04.14 23:49:16)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c9c7ce9cc99ec8dec99fdd939dcecacc9fcfcacf9f)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397533756766 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397533756767 2014.04.14 23:49:16)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56580155510001405456470c035053505253005055)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397533756784 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397533756785 2014.04.14 23:49:16)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 66683166613031706067773c336063606263306065)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2528          1397533756918 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version vb4)
	(_time 1397533756919 2014.04.14 23:49:16)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2fda4a2a6a4a2e4f0f7e0a9aaf7a4f4f7f4a7f4f1)
	(_entity
		(_time 1397528638661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state1 ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state2 ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(6))(_sensitivity(2)(3)(7))(_dssslsensitivity 2))))
			(nxt_state(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(0)(1)(6)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 2030          1397533757046 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397533757047 2014.04.14 23:49:17)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f60386f6f393f796b6a7d34376a39696a693a696c)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 1990          1397534396646 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397534396647 2014.04.14 23:59:56)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d9dbda8bd58e8ecf8cd69c838cdedadc8fdfdadf8f)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397534396784 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534396785 2014.04.14 23:59:56)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 66646466653131703534233c336165633060656030)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397534396919 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397534396920 2014.04.14 23:59:56)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f2f1a7a2f9a5f3e5f3f4e6a8a6f5f1f7a4f4f1f4a4)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397534397495 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534397496 2014.04.14 23:59:57)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 34376431396335233462206e603337316232373262)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397534397638 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397534397639 2014.04.14 23:59:57)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c2c694c19796d7c3c1d09b94c7c4c7c5c497c7c2)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397534397651 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397534397652 2014.04.14 23:59:57)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d1d2d683d18786c7d7d0c08b84d7d4d7d5d487d7d2)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2528          1397534397778 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version vb4)
	(_time 1397534397779 2014.04.14 23:59:57)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e4c494c4d181e584c4b5c15164b18484b481b484d)
	(_entity
		(_time 1397528638661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state1 ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state2 ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(6))(_sensitivity(2)(3)(7))(_dssslsensitivity 2))))
			(nxt_state(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 2030          1397534397903 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534397904 2014.04.14 23:59:57)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc9cc9ecf9d9bddcfced99093ce9dcdcecd9ecdc8)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000056 55 2324          1397534398060 tb_architecture
(_unit VHDL (settable_counters_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1397534398061 2014.04.14 23:59:58)
	(_source (\./../src/settable_counters2_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 67656267653137706b64763d346134616262316164)
	(_entity
		(_time 1397534398054)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . settable_counters)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 25 (_architecture (_code 3))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 27 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 44 (_process (_wait_for)(_target(1))(_read(1)(6)))))
			(stim(_architecture 2 0 53 (_process (_wait_for)(_target(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 1990          1397534480810 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397534480811 2014.04.15 00:01:20)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5abaff2a5f2f2b3f0aae0fff0a2a6a0f3a3a6a3f3)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397534480952 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534480953 2014.04.15 00:01:20)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 313f6334356666276263746b643632346737323767)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397534481072 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397534481073 2014.04.15 00:01:21)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9f909a90c0c89e889e998bc5cb989c9ac9999c99c9)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397534481213 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534481214 2014.04.15 00:01:21)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2b242d2f707c2a3c2b7d3f717f2c282e7d2d282d7d)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397534481348 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397534481349 2014.04.15 00:01:21)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8b7e9ecb1eeefaebab8a9e2edbebdbebcbdeebebb)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397534481361 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397534481362 2014.04.15 00:01:21)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c8c7999dc19e9fdecec9d9929dcecdcecccd9ececb)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2528          1397534481489 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version vb4)
	(_time 1397534481490 2014.04.15 00:01:21)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 454b1447161315534740571e1d4013434043104346)
	(_entity
		(_time 1397528638661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state1 ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state2 ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(6))(_sensitivity(2)(3)(7))(_dssslsensitivity 2))))
			(nxt_state(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 2030          1397534481621 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534481622 2014.04.15 00:01:21)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1df8083868781c7d5d4c38a89d487d7d4d784d7d2)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000056 55 2324          1397534481756 tb_architecture
(_unit VHDL (settable_counters_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1397534481757 2014.04.15 00:01:21)
	(_source (\./../src/settable_counters2_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4e40194c1e181e59424d5f141d481d484b4b18484d)
	(_entity
		(_time 1397534398053)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . settable_counters)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 25 (_architecture (_code 3))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 27 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 44 (_process (_wait_for)(_target(1))(_read(1)(6)))))
			(stim(_architecture 2 0 53 (_process (_wait_for)(_target(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 1990          1397534544699 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397534544700 2014.04.15 00:02:24)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 37393732356060216238726d623034326131343161)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397534544828 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534544829 2014.04.15 00:02:24)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b4bab4e0b5e3e3a2e7e6f1eee1b3b7b1e2b2b7b2e2)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397534544967 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397534544968 2014.04.15 00:02:24)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 414e1143491640564047551b154642441747424717)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397534545096 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534545097 2014.04.15 00:02:25)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code beb1eeeae2e9bfa9bee8aae4eab9bdbbe8b8bdb8e8)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397534545223 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397534545224 2014.04.15 00:02:25)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b343d3e686d6c2d393b2a616e3d3e3d3f3e6d3d38)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397534545236 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397534545237 2014.04.15 00:02:25)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4b444d49181d1c5d4d4a5a111e4d4e4d4f4e1d4d48)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2528          1397534545369 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version vb4)
	(_time 1397534545370 2014.04.15 00:02:25)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d9d085868187c1d5d2c58c8fd281d1d2d182d1d4)
	(_entity
		(_time 1397528638661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state1 ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state2 ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(6))(_sensitivity(2)(3)(7))(_dssslsensitivity 2))))
			(nxt_state(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(0)(1)(6)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 2030          1397534545515 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397534545516 2014.04.15 00:02:25)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 646a6064363234726061763f3c6132626162316267)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000058 55 1904          1397534545656 settable_counters
(_unit VHDL (settable_counters 0 28 (settable_counters 0 41 ))
	(_version vb4)
	(_time 1397534545657 2014.04.15 00:02:25)
	(_source (\./../src/settable_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1fff4a1f5a7a1e6f4f3e0aba2f7a2f7f4f4a7f7f2)
	(_entity
		(_time 1397534398036)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 44 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(en_cnt))
			((up)(up))
		)
	)
	(_instantiation u1 0 45 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_entity (_out ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2324          1397534545671 tb_architecture
(_unit VHDL (settable_counters_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1397534545672 2014.04.15 00:02:25)
	(_source (\./../src/settable_counters2_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 000e0406055650170c03115a530653060505560603)
	(_entity
		(_time 1397534398053)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . settable_counters)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 25 (_architecture (_code 3))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 27 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 44 (_process (_wait_for)(_target(1))(_read(1)(6)))))
			(stim(_architecture 2 0 53 (_process (_wait_for)(_target(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 1990          1397535766610 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397535766611 2014.04.15 00:22:46)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4a4e41481e1d1d5c1f450f101f4d494f1c4c494c1c)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397535766751 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535766752 2014.04.15 00:22:46)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d6d2dd84d58181c08584938c83d1d5d380d0d5d080)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397535767819 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397535767820 2014.04.15 00:22:47)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fdf8faada0aafceafcfbe9a7a9fafef8abfbfefbab)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397535768814 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535768815 2014.04.15 00:22:48)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e5e7b1b6e9b2e4f2e5b3f1bfb1e2e6e0b3e3e6e3b3)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397535769818 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397535769819 2014.04.15 00:22:49)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdcfca98989b9adbcfcddc9798cbc8cbc9c89bcbce)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397535769832 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397535769833 2014.04.15 00:22:49)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code dcdedb8e8e8a8bcadaddcd8689dad9dad8d98adadf)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000056 55 2030          1397535770822 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535770823 2014.04.15 00:22:50)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5b6bfe1e6e3e5a3b1b0a7eeedb0e3b3b0b3e0b3b6)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000058 55 1904          1397535771813 settable_counters
(_unit VHDL (settable_counters 0 28 (settable_counters 0 41 ))
	(_version vb4)
	(_time 1397535771814 2014.04.15 00:22:51)
	(_source (\./../src/settable_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9ecd92cccbcd8a989f8cc7ce9bce9b9898cb9b9e)
	(_entity
		(_time 1397534398036)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 44 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(en_cnt))
			((up)(up))
		)
	)
	(_instantiation u1 0 45 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_entity (_out ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2324          1397535771826 tb_architecture
(_unit VHDL (settable_counters_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1397535771827 2014.04.15 00:22:51)
	(_source (\./../src/settable_counters2_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code acaffcfbfafafcbba0afbdf6ffaaffaaa9a9faaaaf)
	(_entity
		(_time 1397534398053)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . settable_counters)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 25 (_architecture (_code 3))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 27 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 44 (_process (_wait_for)(_target(1))(_read(1)(6)))))
			(stim(_architecture 2 0 53 (_process (_wait_for)(_target(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 1990          1397535786905 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397535786906 2014.04.15 00:23:06)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 939c979c95c4c485c69cd6c9c6949096c5959095c5)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2094          1397535787044 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535787045 2014.04.15 00:23:07)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1f1014184c4848094c4d5a454a181c1a49191c1949)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 1991          1397535788041 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397535788042 2014.04.15 00:23:08)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 07090001095006100601135d530004025101040151)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
I 000056 55 2121          1397535789048 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535789049 2014.04.15 00:23:09)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code efe1edbcb0b8eef8efb9fbb5bbe8eceab9e9ece9b9)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000058 55 2083          1397535790048 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397535790049 2014.04.15 00:23:10)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d8d785d18180c1d5d7c68d82d1d2d1d3d281d1d4)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2124          1397535790066 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397535790067 2014.04.15 00:23:10)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e7e8e7b4e1b1b0f1e1e6f6bdb2e1e2e1e3e2b1e1e4)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
I 000051 55 2762          1397535790200 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version vb4)
	(_time 1397535790201 2014.04.15 00:23:10)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 737d757226252365717761282b7625757675267570)
	(_entity
		(_time 1397528638661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state1 ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state2 ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state3 ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 48 (_process (_target(6))(_sensitivity(2)(3)(7))(_dssslsensitivity 2))))
			(nxt_state(_architecture 1 0 58 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 2030          1397535790320 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535790321 2014.04.15 00:23:10)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1efe7b2b6b7b1f7e5e4f3bab9e4b7e7e4e7b4e7e2)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000058 55 1904          1397535790455 settable_counters
(_unit VHDL (settable_counters 0 28 (settable_counters 0 41 ))
	(_version vb4)
	(_time 1397535790456 2014.04.15 00:23:10)
	(_source (\./../src/settable_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d636b6d3c3b3d7a686f7c373e6b3e6b68683b6b6e)
	(_entity
		(_time 1397534398036)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 44 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(en_cnt))
			((up)(up))
		)
	)
	(_instantiation u1 0 45 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_entity (_out ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2324          1397535790471 tb_architecture
(_unit VHDL (settable_counters_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1397535790472 2014.04.15 00:23:10)
	(_source (\./../src/settable_counters2_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7d737b7c2c2b2d6a717e6c272e7b2e7b78782b7b7e)
	(_entity
		(_time 1397534398053)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . settable_counters)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 25 (_architecture (_code 3))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 27 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 44 (_process (_wait_for)(_target(1))(_read(1)(6)))))
			(stim(_architecture 2 0 53 (_process (_wait_for)(_target(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . tb_architecture 4 -1
	)
)
V 000051 55 1990          1397535859766 behavioral
(_unit VHDL (seconds_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397535859767 2014.04.15 00:24:19)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2e78292a7e7979387b216b747b292d2b78282d2878)
	(_entity
		(_time 1397527938510)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 771 )
	)
	(_model . behavioral 1 -1
	)
)
V 000056 55 2094          1397535860087 tb_architecture
(_unit VHDL (seconds_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535860088 2014.04.15 00:24:20)
	(_source (\./../src/seconds_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 66306066653131703534233c336165633060656030)
	(_entity
		(_time 1397523373283)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((en_out)(en_out))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 23 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 42 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
V 000051 55 1991          1397535860220 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version vb4)
	(_time 1397535860221 2014.04.15 00:24:20)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f3a4a2a3f9a4f2e4f2f5e7a9a7f4f0f6a5f5f0f5a5)
	(_entity
		(_time 1397526971656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
	)
	(_model . behavioral 1 -1
	)
)
V 000056 55 2121          1397535860348 tb_architecture
(_unit VHDL (minutes_counter_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535860349 2014.04.15 00:24:20)
	(_source (\./../src/minutes_counter_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 70272271792771677026642a247773752676737626)
	(_entity
		(_time 1397526191190)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 29 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt1))
			((en_cnt2)(en_cnt2))
			((minutes_nonzero)(minutes_nonzero))
			((q)(q))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(stim(_architecture 1 0 44 (_process (_wait_for)(_target(1)(2)(3)(4)(5))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
V 000058 55 2083          1397535860485 cascaded_counters
(_unit VHDL (cascaded_counters 0 28 (cascaded_counters 0 42 ))
	(_version vb4)
	(_time 1397535860486 2014.04.15 00:24:20)
	(_source (\./../src/cascaded_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdaaf8ada8abaaebfffdeca7a8fbf8fbf9f8abfbfe)
	(_entity
		(_time 1397527202103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 45 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(non_z))
			((en_out)(en_carry))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 46 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt1)(en_cnt))
			((en_cnt2)(en_carry))
			((minutes_nonzero)(non_z))
			((q)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36 (_entity (_out ))))
		(_signal (_internal en_carry ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal non_z ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000056 55 2124          1397535860499 tb_architecture
(_unit VHDL (cascaded_counters_tb 0 14 (tb_architecture 0 17 ))
	(_version vb4)
	(_time 1397535860500 2014.04.15 00:24:20)
	(_source (\./../src/cascaded_counters_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0c5b080a5e5a5b1a0a0d1d56590a090a08095a0a0f)
	(_entity
		(_time 1397527202118)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 34 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)(clr_bar))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_target(0)))))
			(sys_clk(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)(4))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 2 -1
	)
)
V 000051 55 2762          1397535860622 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version vb4)
	(_time 1397535860623 2014.04.15 00:24:20)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 89df8c87d6dfd99f8b8d9bd2d18cdf8f8c8fdc8f8a)
	(_entity
		(_time 1397528638661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in )(_event))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state1 ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state2 ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state3 ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 48 (_process (_target(6))(_sensitivity(2)(3)(7))(_dssslsensitivity 2))))
			(nxt_state(_architecture 1 0 58 (_process (_simple)(_target(7))(_sensitivity(0)(1)(6)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 3 -1
	)
)
V 000056 55 2030          1397535860768 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version vb4)
	(_time 1397535860769 2014.04.15 00:24:20)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 16401c11464046001213044d4e1340101310431015)
	(_entity
		(_time 1397528638672)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . tb_architecture 4 -1
	)
)
V 000058 55 1904          1397535860890 settable_counters
(_unit VHDL (settable_counters 0 28 (settable_counters 0 41 ))
	(_version vb4)
	(_time 1397535860891 2014.04.15 00:24:20)
	(_source (\./../src/settable_counters.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 93c5989c95c5c384969182c9c095c0959696c59590)
	(_entity
		(_time 1397534398036)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 44 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(en_cnt))
			((up)(up))
		)
	)
	(_instantiation u1 0 45 (_entity . cascaded_counters)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up))
			((en_cnt)(en_cnt))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35 (_entity (_out ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal en_cnt ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000056 55 2324          1397535860906 tb_architecture
(_unit VHDL (settable_counters_tb 0 9 (tb_architecture 0 12 ))
	(_version vb4)
	(_time 1397535860907 2014.04.15 00:24:20)
	(_source (\./../src/settable_counters2_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a3f5a8f4a5f5f3b4afa0b2f9f0a5f0a5a6a6f5a5a0)
	(_entity
		(_time 1397534398053)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 32 (_entity . settable_counters)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 25 (_architecture (_code 3))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 27 (_architecture (_uni ((i 0))))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 44 (_process (_wait_for)(_target(1))(_read(1)(6)))))
			(stim(_architecture 2 0 53 (_process (_wait_for)(_target(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
	)
	(_model . tb_architecture 4 -1
	)
)
