{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1687185852178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NetworkAnalyser EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"NetworkAnalyser\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687185852184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687185852264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687185852265 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687185852513 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687185852532 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687185852728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687185852728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687185852728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687185852728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687185852728 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687185852728 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1298 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687185852737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1300 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687185852737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687185852737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1304 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687185852737 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1306 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687185852737 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687185852737 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687185852741 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1687185852744 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 20 " "No exact pin location assignment(s) for 1 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "auto_stp_external_clock_0 " "Pin auto_stp_external_clock_0 not assigned to an exact location on the device" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1687185854083 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1687185854083 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1687185854347 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1687185854347 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1687185854347 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1687185854347 ""}
{ "Info" "ISTA_SDC_FOUND" "NetworkAnalyser.sdc " "Reading SDC File: 'NetworkAnalyser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1687185854351 ""}
{ "Warning" "WSTA_NON_SDC_IN_SDC_FILE" "set_instance_assignment " "Command \"set_instance_assignment\" found in SDC file is not a proper SDC command and is being ignored" {  } {  } 0 332145 "Command \"%1!s!\" found in SDC file is not a proper SDC command and is being ignored" 0 0 "Fitter" 0 -1 1687185854351 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687185854354 "|NetworkAnalyser|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687185854354 "|NetworkAnalyser|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1687185854357 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1687185854357 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1687185854357 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1687185854357 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1687185854358 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1687185854358 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1687185854358 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1687185854358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687185854402 ""}  } { { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687185854402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687185854402 ""}  } { { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 17 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687185854402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687185854402 ""}  } { { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687185854402 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687185854709 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687185854711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687185854711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687185854713 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687185854715 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687185854717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687185854717 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687185854718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687185854742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1687185854743 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687185854743 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687185854764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687185855468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687185855634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687185855646 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687185855916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687185855916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687185856281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1687185856935 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687185856935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687185857068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1687185857069 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1687185857069 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687185857069 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1687185857093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687185857150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687185857411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687185857458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687185857746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687185858188 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 Cyclone IV E " "10 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KERNEL_CS 3.3-V LVTTL A5 " "Pin KERNEL_CS uses I/O standard 3.3-V LVTTL at A5" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_CS } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_CS" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 28 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KERNEL_SCLK 3.3-V LVTTL A8 " "Pin KERNEL_SCLK uses I/O standard 3.3-V LVTTL at A8" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_SCLK } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_SCLK" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 31 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INT_IN 3.3-V LVTTL A3 " "Pin INT_IN uses I/O standard 3.3-V LVTTL at A3" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { INT_IN } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "INT_IN" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 33 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INT_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_1 3.3-V LVTTL K19 " "Pin BUTTON_1 uses I/O standard 3.3-V LVTTL at K19" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { BUTTON_1 } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_1" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 37 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_2 3.3-V LVTTL J18 " "Pin BUTTON_2 uses I/O standard 3.3-V LVTTL at J18" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { BUTTON_2 } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_2" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 38 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_3 3.3-V LVTTL K18 " "Pin BUTTON_3 uses I/O standard 3.3-V LVTTL at K18" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { BUTTON_3 } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_3" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 39 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KERNEL_MOSI 3.3-V LVTTL A7 " "Pin KERNEL_MOSI uses I/O standard 3.3-V LVTTL at A7" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { KERNEL_MOSI } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KERNEL_MOSI" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 29 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KERNEL_MOSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON_0 3.3-V LVTTL H20 " "Pin BUTTON_0 uses I/O standard 3.3-V LVTTL at H20" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { BUTTON_0 } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON_0" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 36 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUTTON_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVTTL T2 " "Pin CLOCK uses I/O standard 3.3-V LVTTL at T2" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { CLOCK } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "NetworkAnalyser.vhd" "" { Text "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/NetworkAnalyser.vhd" 17 0 0 } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "auto_stp_external_clock_0 3.3-V LVTTL T1 " "Pin auto_stp_external_clock_0 uses I/O standard 3.3-V LVTTL at T1" {  } { { "/ice/q13/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ice/q13/quartus/linux64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "/ice/q13/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ice/q13/quartus/linux64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ice/q13/quartus/linux64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1687185859451 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1687185859451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/output_files/NetworkAnalyser.fit.smsg " "Generated suppressed messages file /ice/code.lab/IceNET/IceNET.NetworkAnalyser/hardware/output_files/NetworkAnalyser.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687185859566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687185860104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 16:44:20 2023 " "Processing ended: Mon Jun 19 16:44:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687185860104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687185860104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687185860104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687185860104 ""}
