{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725468354232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725468354233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  4 22:15:53 2024 " "Processing started: Wed Sep  4 22:15:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725468354233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725468354233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sign_addsub_test -c sign_addsub_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sign_addsub_test -c sign_addsub_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725468354233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725468356166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725468356167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_lib/ha.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_lib/ha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "basic_lib/ha.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/Quartus_project/basic_lib/ha.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725468365662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725468365662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_lib/fa.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_lib/fa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "basic_lib/fa.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/Quartus_project/basic_lib/fa.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725468365676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725468365676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "signed_addsub_8.sv " "Can't analyze file -- file signed_addsub_8.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1725468365678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tt08_signedaddsub_hdl/src/tt_um_sign_addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/tt08_signedaddsub_hdl/src/tt_um_sign_addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tt_um_sign_addsub " "Found entity 1: tt_um_sign_addsub" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725468365680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725468365680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tt_um_sign_addsub " "Elaborating entity \"tt_um_sign_addsub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725468365865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused tt_um_sign_addsub.sv(33) " "Verilog HDL or VHDL warning at tt_um_sign_addsub.sv(33): object \"_unused\" assigned a value but never read" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725468365866 "|tt_um_sign_addsub"}
{ "Warning" "WSGN_SEARCH_FILE" "signed_addsub_4.sv 1 1 " "Using design file signed_addsub_4.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signed_addsub_4 " "Found entity 1: signed_addsub_4" {  } { { "signed_addsub_4.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/Quartus_project/signed_addsub_4.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725468365895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725468365895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_addsub_4 signed_addsub_4:A1 " "Elaborating entity \"signed_addsub_4\" for hierarchy \"signed_addsub_4:A1\"" {  } { { "../src/tt_um_sign_addsub.sv" "A1" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725468365896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha signed_addsub_4:A1\|ha:ha_in_loop\[0\].ha_input " "Elaborating entity \"ha\" for hierarchy \"signed_addsub_4:A1\|ha:ha_in_loop\[0\].ha_input\"" {  } { { "signed_addsub_4.sv" "ha_in_loop\[0\].ha_input" { Text "D:/Github/tt08_SignedAddSub_HDL/Quartus_project/signed_addsub_4.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725468365903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa signed_addsub_4:A1\|fa:fa_2c " "Elaborating entity \"fa\" for hierarchy \"signed_addsub_4:A1\|fa:fa_2c\"" {  } { { "signed_addsub_4.sv" "fa_2c" { Text "D:/Github/tt08_SignedAddSub_HDL/Quartus_project/signed_addsub_4.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725468365939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uo_out\[4\] GND " "Pin \"uo_out\[4\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uo_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uo_out\[5\] GND " "Pin \"uo_out\[5\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uo_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uo_out\[6\] GND " "Pin \"uo_out\[6\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uo_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uo_out\[7\] GND " "Pin \"uo_out\[7\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uo_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_out\[0\] GND " "Pin \"uio_out\[0\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_out\[1\] GND " "Pin \"uio_out\[1\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_out\[2\] GND " "Pin \"uio_out\[2\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_out\[3\] GND " "Pin \"uio_out\[3\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_out\[4\] GND " "Pin \"uio_out\[4\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_out\[5\] GND " "Pin \"uio_out\[5\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_out\[6\] GND " "Pin \"uio_out\[6\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_out\[7\] GND " "Pin \"uio_out\[7\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_oe\[0\] GND " "Pin \"uio_oe\[0\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_oe[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_oe\[1\] GND " "Pin \"uio_oe\[1\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_oe[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_oe\[2\] GND " "Pin \"uio_oe\[2\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_oe[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_oe\[3\] GND " "Pin \"uio_oe\[3\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_oe[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_oe\[4\] GND " "Pin \"uio_oe\[4\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_oe[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_oe\[5\] GND " "Pin \"uio_oe\[5\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_oe[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_oe\[6\] GND " "Pin \"uio_oe\[6\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_oe[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uio_oe\[7\] GND " "Pin \"uio_oe\[7\]\" is stuck at GND" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725468366751 "|tt_um_sign_addsub|uio_oe[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725468366751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725468366843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725468367779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725468367779 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uio_in\[2\] " "No output dependent on input pin \"uio_in\[2\]\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|uio_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uio_in\[3\] " "No output dependent on input pin \"uio_in\[3\]\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|uio_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uio_in\[4\] " "No output dependent on input pin \"uio_in\[4\]\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|uio_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uio_in\[5\] " "No output dependent on input pin \"uio_in\[5\]\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|uio_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uio_in\[6\] " "No output dependent on input pin \"uio_in\[6\]\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|uio_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uio_in\[7\] " "No output dependent on input pin \"uio_in\[7\]\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|uio_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ena " "No output dependent on input pin \"ena\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|ena"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../src/tt_um_sign_addsub.sv" "" { Text "D:/Github/tt08_SignedAddSub_HDL/src/tt_um_sign_addsub.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725468368569 "|tt_um_sign_addsub|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725468368569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725468368570 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725468368570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725468368570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725468368570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725468368595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  4 22:16:08 2024 " "Processing ended: Wed Sep  4 22:16:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725468368595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725468368595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725468368595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725468368595 ""}
