git clone --depth 1 --no-tags https://github.com/whutddk/RiftCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315222577
git clone --depth 1 --no-tags https://github.com/luppp22/MIPS54SP-Lifesaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314248788
git clone --depth 1 --no-tags https://github.com/red435/verilog_APB_SPI_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313336718
git clone --depth 1 --no-tags https://github.com/zoubs/PrinciplesofComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313833257
git clone --depth 1 --no-tags https://github.com/fiberhood/MorphleLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315463818
git clone --depth 1 --no-tags https://github.com/roife/dasm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313687853
git clone --depth 1 --no-tags https://github.com/PyFive-RISC-V/pyfive_top_202011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315957047
git clone --depth 1 --no-tags https://github.com/wuhanstudio/picorv32_EG4S20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315920553
git clone --depth 1 --no-tags https://github.com/shalan/QSPI_XIP_CTRL_DMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316055438
git clone --depth 1 --no-tags https://github.com/cebarobot/UCAS-CALab-mycpu_axi_verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316103277
git clone --depth 1 --no-tags https://github.com/Uzair540/Reverse-Engineering-Rocket-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316537583
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/SOC-Design-ARM-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316103982
git clone --depth 1 --no-tags https://github.com/akashlevy/NEM-Relay-CGRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314009583
git clone --depth 1 --no-tags https://github.com/calphool/M4ToVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315249644
git clone --depth 1 --no-tags https://github.com/ika-musume/ArcadeStuffs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314962152
git clone --depth 1 --no-tags https://github.com/Banyc/Verilog-Workplace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316190336
git clone --depth 1 --no-tags https://github.com/rsnkhatri3/vsdPLLSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316237370
git clone --depth 1 --no-tags https://github.com/flyjancy/common_cells.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316225682
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-SEGASYS1_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313032267
git clone --depth 1 --no-tags https://github.com/JosiahMendes/MIPS32-T501.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314557861
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCPXG_Netlist_for_Kintex7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313515066
git clone --depth 1 --no-tags https://github.com/millerresearch/spinet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313967076
git clone --depth 1 --no-tags https://github.com/kumarraj5364/AMBA-APB-PROTOCOL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316160427
git clone --depth 1 --no-tags https://github.com/yuangpeng/COD_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312236194
git clone --depth 1 --no-tags https://github.com/JackHCC/EGo1-Vivado-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312493978
git clone --depth 1 --no-tags https://github.com/vipinkmenon/tutorialsOnVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313532805
git clone --depth 1 --no-tags https://github.com/ggrummer/Dazzelite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315493625
git clone --depth 1 --no-tags https://github.com/tomkhenry/SHA-1_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312676550
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/jkff-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312343414
git clone --depth 1 --no-tags https://github.com/cole-maxwell/network_on_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314047200
git clone --depth 1 --no-tags https://github.com/nr-electronics/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316704304
git clone --depth 1 --no-tags https://github.com/merledu/Ibtida.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315022596
git clone --depth 1 --no-tags https://github.com/sytan98/MIPS-CPU-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315214115
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/Verilog_Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316578629
git clone --depth 1 --no-tags https://github.com/gatecat/nexus-dsp-hwtests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314272015
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/CoCo2_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316009324
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/tff-counter-up.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312343912
git clone --depth 1 --no-tags https://github.com/Arkaeriit/reflet-microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315129558
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/finite-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316743053
git clone --depth 1 --no-tags https://github.com/Soham-coder/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313082065
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/2s-complement-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312342748
git clone --depth 1 --no-tags https://github.com/hohaicongthuan/Verilog-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313677164
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/7-segment-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312340892
git clone --depth 1 --no-tags https://github.com/AISkyLab/EPM240T100C5N-MiniBoard-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312618494
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/relative-magnitude-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312345743
git clone --depth 1 --no-tags https://github.com/ChernichenkoStephan/Riscv_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314829933
git clone --depth 1 --no-tags https://github.com/suoglu/Verilog-Utilty-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314684706
git clone --depth 1 --no-tags https://github.com/lwaekfjlk/5-Stage-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314839155
git clone --depth 1 --no-tags https://github.com/jinyier/RTL_INFOTRACK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314324782
git clone --depth 1 --no-tags https://github.com/xw2519/ISA-MIPS-coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315126349
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/counter-up-and-down.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312345176
git clone --depth 1 --no-tags https://github.com/secure-foundations/herqules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314114391
git clone --depth 1 --no-tags https://github.com/syahmisenpai97/verilog-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312327360
git clone --depth 1 --no-tags https://github.com/chinoproject/chinocpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314792293
git clone --depth 1 --no-tags https://github.com/ichirodev/basic-cpu-vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315674228
git clone --depth 1 --no-tags https://github.com/sebajor/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316291820
git clone --depth 1 --no-tags https://github.com/daneshvar-amrollahi/Computer-Architecture-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316815847
git clone --depth 1 --no-tags https://github.com/azzeloof/snek.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316299353
git clone --depth 1 --no-tags https://github.com/kazkojima/device-key.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312793174
git clone --depth 1 --no-tags https://github.com/Feb22th1997/modulation_recog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312988359
git clone --depth 1 --no-tags https://github.com/nandland/keypad-state-machine-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314660675
git clone --depth 1 --no-tags https://github.com/Colin-Suckow/fpga_vga_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314382137
git clone --depth 1 --no-tags https://github.com/Li-Zhe-Alex/verilog-execise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314283977
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Arcade-BUBBLE_BOBBLE_HARDWARE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316721998
git clone --depth 1 --no-tags https://github.com/jhmny/DE2-115-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314107268
git clone --depth 1 --no-tags https://github.com/mballance/caravel_fwpayload.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314406045
git clone --depth 1 --no-tags https://github.com/favioacostad/SPI_IP_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316587304
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-TimePilot84_MISTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314946614
git clone --depth 1 --no-tags https://github.com/lbbaker5900/ece-cortical-MainResearch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316566932
git clone --depth 1 --no-tags https://github.com/thegamingbot/16-bit-Kogge-Stone-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312583307
git clone --depth 1 --no-tags https://github.com/zhangshijie1998/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312323932
git clone --depth 1 --no-tags https://github.com/pluierry/BUMIANZHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312995079
git clone --depth 1 --no-tags https://github.com/fpelogia/RVSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315078867
git clone --depth 1 --no-tags https://github.com/mo-hemdan/femto_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315719415
git clone --depth 1 --no-tags https://github.com/shrubbroom/Simple-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316724836
git clone --depth 1 --no-tags https://github.com/wjdwls0630/khu_sensor_65n.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312624322
git clone --depth 1 --no-tags https://github.com/Palmr/gameboy-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316177791
git clone --depth 1 --no-tags https://github.com/sinoyou/BUAA_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316721703
git clone --depth 1 --no-tags https://github.com/stneng/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315673622
git clone --depth 1 --no-tags https://github.com/Yuming-s-Project/NetworkOnChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314649429
git clone --depth 1 --no-tags https://github.com/pasindumarasinghe/Verilog_8bit-CPU_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313637463
git clone --depth 1 --no-tags https://github.com/Nik-Sch/EDiC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312816308
git clone --depth 1 --no-tags https://github.com/UestcXiye/Computer-Composition-and-Structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315620889
git clone --depth 1 --no-tags https://github.com/shalan/ADPoR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316055716
git clone --depth 1 --no-tags https://github.com/thegamingbot/64-bit-4-2-Compression-Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312589932
git clone --depth 1 --no-tags https://github.com/fnmolina/traffic-lights-controller-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316838486
git clone --depth 1 --no-tags https://github.com/JorgeGarcia2/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316410375
git clone --depth 1 --no-tags https://github.com/seanhwang10/ASIC-Design-works-in-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315783292
git clone --depth 1 --no-tags https://github.com/ranjanbhai/Arty-S7-50-Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316198998
git clone --depth 1 --no-tags https://github.com/tianyilim/mips_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314825005
git clone --depth 1 --no-tags https://github.com/kumarkhandagle/Verilog_Interview_Preparation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315236508
git clone --depth 1 --no-tags https://github.com/Ashkan-Soleymani98/DigitalSystemsDesign---Fall2017-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312591970
git clone --depth 1 --no-tags https://github.com/rlangoy/CRC32-Avalon-MM-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313257248
git clone --depth 1 --no-tags https://github.com/jiaxu-2019/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313778079
git clone --depth 1 --no-tags https://github.com/azarmadr/xge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313241961
