0.6
2019.1
May 24 2019
15:06:07
C:/Users/Wiktor/Documents/studia/sem5/designlab/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Wiktor/Documents/studia/sem5/designlab/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v,1731260536,verilog,,,,tb_full_adder,,,,,,,,
C:/Users/Wiktor/Documents/studia/sem5/designlab/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1731261563,verilog,,C:/Users/Wiktor/Documents/studia/sem5/designlab/full_adder/full_adder.srcs/sim_1/new/tb_full_adder.v,,adder;full_adder,,,,,,,,
