

================================================================
== Vitis HLS Report for 'Linear_layer_ds0_Pipeline_l_bias_i10_l_j10'
================================================================
* Date:           Thu Sep  7 08:50:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.039 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4611|     4611|  46.110 us|  46.110 us|  4611|  4611|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i10_l_j10  |     4609|     4609|         3|          1|          1|  4608|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    123|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      69|    195|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln256_1_fu_295_p2     |         +|   0|  0|  14|          13|           1|
    |add_ln256_fu_307_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln257_fu_340_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln75_fu_375_p2        |         +|   0|  0|  44|          37|          37|
    |icmp_ln256_fu_289_p2      |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln257_fu_313_p2      |      icmp|   0|  0|  11|           9|           9|
    |select_ln256_1_fu_327_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln256_fu_319_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 123|          88|          69|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i10_load             |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j10_load             |   9|          2|    9|         18|
    |i10_fu_94                             |   9|          2|    4|          8|
    |indvar_flatten_fu_98                  |   9|          2|   13|         26|
    |j10_fu_90                             |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   54|        108|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |i10_fu_94                             |   4|   0|    4|          0|
    |indvar_flatten_fu_98                  |  13|   0|   13|          0|
    |j10_fu_90                             |   9|   0|    9|          0|
    |select_ln256_1_reg_422                |   4|   0|    4|          0|
    |select_ln256_1_reg_422_pp0_iter1_reg  |   4|   0|    4|          0|
    |v137_V_reg_447                        |  12|   0|   12|          0|
    |zext_ln257_reg_426                    |   9|   0|   64|         55|
    |zext_ln257_reg_426_pp0_iter1_reg      |   9|   0|   64|         55|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  69|   0|  179|        110|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_l_bias_i10_l_j10|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_l_bias_i10_l_j10|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_l_bias_i10_l_j10|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_l_bias_i10_l_j10|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_l_bias_i10_l_j10|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_l_bias_i10_l_j10|  return value|
|v331_address0            |  out|   10|   ap_memory|                                        v331|         array|
|v331_ce0                 |  out|    1|   ap_memory|                                        v331|         array|
|v331_q0                  |   in|   12|   ap_memory|                                        v331|         array|
|acc_outp3_V_address0     |  out|    9|   ap_memory|                                 acc_outp3_V|         array|
|acc_outp3_V_ce0          |  out|    1|   ap_memory|                                 acc_outp3_V|         array|
|acc_outp3_V_we0          |  out|    1|   ap_memory|                                 acc_outp3_V|         array|
|acc_outp3_V_d0           |  out|   48|   ap_memory|                                 acc_outp3_V|         array|
|acc_outp3_V_1_address0   |  out|    9|   ap_memory|                               acc_outp3_V_1|         array|
|acc_outp3_V_1_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_1|         array|
|acc_outp3_V_1_we0        |  out|    1|   ap_memory|                               acc_outp3_V_1|         array|
|acc_outp3_V_1_d0         |  out|   48|   ap_memory|                               acc_outp3_V_1|         array|
|acc_outp3_V_2_address0   |  out|    9|   ap_memory|                               acc_outp3_V_2|         array|
|acc_outp3_V_2_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_2|         array|
|acc_outp3_V_2_we0        |  out|    1|   ap_memory|                               acc_outp3_V_2|         array|
|acc_outp3_V_2_d0         |  out|   48|   ap_memory|                               acc_outp3_V_2|         array|
|acc_outp3_V_3_address0   |  out|    9|   ap_memory|                               acc_outp3_V_3|         array|
|acc_outp3_V_3_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_3|         array|
|acc_outp3_V_3_we0        |  out|    1|   ap_memory|                               acc_outp3_V_3|         array|
|acc_outp3_V_3_d0         |  out|   48|   ap_memory|                               acc_outp3_V_3|         array|
|acc_outp3_V_4_address0   |  out|    9|   ap_memory|                               acc_outp3_V_4|         array|
|acc_outp3_V_4_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_4|         array|
|acc_outp3_V_4_we0        |  out|    1|   ap_memory|                               acc_outp3_V_4|         array|
|acc_outp3_V_4_d0         |  out|   48|   ap_memory|                               acc_outp3_V_4|         array|
|acc_outp3_V_5_address0   |  out|    9|   ap_memory|                               acc_outp3_V_5|         array|
|acc_outp3_V_5_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_5|         array|
|acc_outp3_V_5_we0        |  out|    1|   ap_memory|                               acc_outp3_V_5|         array|
|acc_outp3_V_5_d0         |  out|   48|   ap_memory|                               acc_outp3_V_5|         array|
|acc_outp3_V_6_address0   |  out|    9|   ap_memory|                               acc_outp3_V_6|         array|
|acc_outp3_V_6_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_6|         array|
|acc_outp3_V_6_we0        |  out|    1|   ap_memory|                               acc_outp3_V_6|         array|
|acc_outp3_V_6_d0         |  out|   48|   ap_memory|                               acc_outp3_V_6|         array|
|acc_outp3_V_7_address0   |  out|    9|   ap_memory|                               acc_outp3_V_7|         array|
|acc_outp3_V_7_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_7|         array|
|acc_outp3_V_7_we0        |  out|    1|   ap_memory|                               acc_outp3_V_7|         array|
|acc_outp3_V_7_d0         |  out|   48|   ap_memory|                               acc_outp3_V_7|         array|
|acc_outp3_V_8_address0   |  out|    9|   ap_memory|                               acc_outp3_V_8|         array|
|acc_outp3_V_8_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_8|         array|
|acc_outp3_V_8_we0        |  out|    1|   ap_memory|                               acc_outp3_V_8|         array|
|acc_outp3_V_8_d0         |  out|   48|   ap_memory|                               acc_outp3_V_8|         array|
|acc_outp3_V_9_address0   |  out|    9|   ap_memory|                               acc_outp3_V_9|         array|
|acc_outp3_V_9_ce0        |  out|    1|   ap_memory|                               acc_outp3_V_9|         array|
|acc_outp3_V_9_we0        |  out|    1|   ap_memory|                               acc_outp3_V_9|         array|
|acc_outp3_V_9_d0         |  out|   48|   ap_memory|                               acc_outp3_V_9|         array|
|acc_outp3_V_10_address0  |  out|    9|   ap_memory|                              acc_outp3_V_10|         array|
|acc_outp3_V_10_ce0       |  out|    1|   ap_memory|                              acc_outp3_V_10|         array|
|acc_outp3_V_10_we0       |  out|    1|   ap_memory|                              acc_outp3_V_10|         array|
|acc_outp3_V_10_d0        |  out|   48|   ap_memory|                              acc_outp3_V_10|         array|
|acc_outp3_V_11_address0  |  out|    9|   ap_memory|                              acc_outp3_V_11|         array|
|acc_outp3_V_11_ce0       |  out|    1|   ap_memory|                              acc_outp3_V_11|         array|
|acc_outp3_V_11_we0       |  out|    1|   ap_memory|                              acc_outp3_V_11|         array|
|acc_outp3_V_11_d0        |  out|   48|   ap_memory|                              acc_outp3_V_11|         array|
+-------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j10 = alloca i32 1"   --->   Operation 6 'alloca' 'j10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i10 = alloca i32 1"   --->   Operation 7 'alloca' 'i10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v331, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i10"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j10"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [bert_layer.cpp:256]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.09ns)   --->   "%icmp_ln256 = icmp_eq  i13 %indvar_flatten_load, i13 4608" [bert_layer.cpp:256]   --->   Operation 15 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.67ns)   --->   "%add_ln256_1 = add i13 %indvar_flatten_load, i13 1" [bert_layer.cpp:256]   --->   Operation 16 'add' 'add_ln256_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %for.inc20, void %for.end22.exitStub" [bert_layer.cpp:256]   --->   Operation 17 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j10_load = load i9 %j10" [bert_layer.cpp:257]   --->   Operation 18 'load' 'j10_load' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i10_load = load i4 %i10" [bert_layer.cpp:256]   --->   Operation 19 'load' 'i10_load' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln256 = add i4 %i10_load, i4 1" [bert_layer.cpp:256]   --->   Operation 20 'add' 'add_ln256' <Predicate = (!icmp_ln256)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.66ns)   --->   "%icmp_ln257 = icmp_eq  i9 %j10_load, i9 384" [bert_layer.cpp:257]   --->   Operation 21 'icmp' 'icmp_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.96ns)   --->   "%select_ln256 = select i1 %icmp_ln257, i9 0, i9 %j10_load" [bert_layer.cpp:256]   --->   Operation 22 'select' 'select_ln256' <Predicate = (!icmp_ln256)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln256_1 = select i1 %icmp_ln257, i4 %add_ln256, i4 %i10_load" [bert_layer.cpp:256]   --->   Operation 23 'select' 'select_ln256_1' <Predicate = (!icmp_ln256)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i9 %select_ln256" [bert_layer.cpp:257]   --->   Operation 24 'zext' 'zext_ln257' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v331_addr = getelementptr i12 %v331, i64 0, i64 %zext_ln257" [bert_layer.cpp:259]   --->   Operation 25 'getelementptr' 'v331_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%v137_V = load i10 %v331_addr" [bert_layer.cpp:259]   --->   Operation 26 'load' 'v137_V' <Predicate = (!icmp_ln256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_1 : Operation 27 [1/1] (0.95ns)   --->   "%switch_ln261 = switch i4 %select_ln256_1, void %arrayidx195.case.11, i4 0, void %arrayidx195.case.0, i4 1, void %arrayidx195.case.1, i4 2, void %arrayidx195.case.2, i4 3, void %arrayidx195.case.3, i4 4, void %arrayidx195.case.4, i4 5, void %arrayidx195.case.5, i4 6, void %arrayidx195.case.6, i4 7, void %arrayidx195.case.7, i4 8, void %arrayidx195.case.8, i4 9, void %arrayidx195.case.9, i4 10, void %arrayidx195.case.10" [bert_layer.cpp:261]   --->   Operation 27 'switch' 'switch_ln261' <Predicate = (!icmp_ln256)> <Delay = 0.95>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln257 = add i9 %select_ln256, i9 1" [bert_layer.cpp:257]   --->   Operation 28 'add' 'add_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln257 = store i13 %add_ln256_1, i13 %indvar_flatten" [bert_layer.cpp:257]   --->   Operation 29 'store' 'store_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln257 = store i4 %select_ln256_1, i4 %i10" [bert_layer.cpp:257]   --->   Operation 30 'store' 'store_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln257 = store i9 %add_ln257, i9 %j10" [bert_layer.cpp:257]   --->   Operation 31 'store' 'store_ln257' <Predicate = (!icmp_ln256)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln257 = br void %for.inc" [bert_layer.cpp:257]   --->   Operation 32 'br' 'br_ln257' <Predicate = (!icmp_ln256)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%v137_V = load i10 %v331_addr" [bert_layer.cpp:259]   --->   Operation 33 'load' 'v137_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 768> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln256)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i10_l_j10_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4608, i64 4608, i64 4608"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln258 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:258]   --->   Operation 36 'specpipeline' 'specpipeline_ln258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [bert_layer.cpp:257]   --->   Operation 37 'specloopname' 'specloopname_ln257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i12.i24, i12 %v137_V, i24 0"   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln312 = sext i36 %p_Result_s"   --->   Operation 39 'sext' 'sext_ln312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %v137_V"   --->   Operation 40 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.71ns)   --->   "%add_ln75 = add i37 %sext_ln312, i37 %sext_ln75"   --->   Operation 41 'add' 'add_ln75' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i37 %add_ln75" [bert_layer.cpp:261]   --->   Operation 42 'sext' 'sext_ln261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%acc_outp3_V_addr = getelementptr i48 %acc_outp3_V, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 43 'getelementptr' 'acc_outp3_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%acc_outp3_V_1_addr = getelementptr i48 %acc_outp3_V_1, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 44 'getelementptr' 'acc_outp3_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%acc_outp3_V_2_addr = getelementptr i48 %acc_outp3_V_2, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 45 'getelementptr' 'acc_outp3_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%acc_outp3_V_3_addr = getelementptr i48 %acc_outp3_V_3, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 46 'getelementptr' 'acc_outp3_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%acc_outp3_V_4_addr = getelementptr i48 %acc_outp3_V_4, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 47 'getelementptr' 'acc_outp3_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%acc_outp3_V_5_addr = getelementptr i48 %acc_outp3_V_5, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 48 'getelementptr' 'acc_outp3_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%acc_outp3_V_6_addr = getelementptr i48 %acc_outp3_V_6, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 49 'getelementptr' 'acc_outp3_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%acc_outp3_V_7_addr = getelementptr i48 %acc_outp3_V_7, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 50 'getelementptr' 'acc_outp3_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%acc_outp3_V_8_addr = getelementptr i48 %acc_outp3_V_8, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 51 'getelementptr' 'acc_outp3_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%acc_outp3_V_9_addr = getelementptr i48 %acc_outp3_V_9, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 52 'getelementptr' 'acc_outp3_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%acc_outp3_V_10_addr = getelementptr i48 %acc_outp3_V_10, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 53 'getelementptr' 'acc_outp3_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%acc_outp3_V_11_addr = getelementptr i48 %acc_outp3_V_11, i64 0, i64 %zext_ln257" [bert_layer.cpp:261]   --->   Operation 54 'getelementptr' 'acc_outp3_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_10_addr" [bert_layer.cpp:261]   --->   Operation 55 'store' 'store_ln261' <Predicate = (select_ln256_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 56 'br' 'br_ln261' <Predicate = (select_ln256_1 == 10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_9_addr" [bert_layer.cpp:261]   --->   Operation 57 'store' 'store_ln261' <Predicate = (select_ln256_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 58 'br' 'br_ln261' <Predicate = (select_ln256_1 == 9)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_8_addr" [bert_layer.cpp:261]   --->   Operation 59 'store' 'store_ln261' <Predicate = (select_ln256_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 60 'br' 'br_ln261' <Predicate = (select_ln256_1 == 8)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_7_addr" [bert_layer.cpp:261]   --->   Operation 61 'store' 'store_ln261' <Predicate = (select_ln256_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 62 'br' 'br_ln261' <Predicate = (select_ln256_1 == 7)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_6_addr" [bert_layer.cpp:261]   --->   Operation 63 'store' 'store_ln261' <Predicate = (select_ln256_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 64 'br' 'br_ln261' <Predicate = (select_ln256_1 == 6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_5_addr" [bert_layer.cpp:261]   --->   Operation 65 'store' 'store_ln261' <Predicate = (select_ln256_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 66 'br' 'br_ln261' <Predicate = (select_ln256_1 == 5)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_4_addr" [bert_layer.cpp:261]   --->   Operation 67 'store' 'store_ln261' <Predicate = (select_ln256_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 68 'br' 'br_ln261' <Predicate = (select_ln256_1 == 4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_3_addr" [bert_layer.cpp:261]   --->   Operation 69 'store' 'store_ln261' <Predicate = (select_ln256_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 70 'br' 'br_ln261' <Predicate = (select_ln256_1 == 3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_2_addr" [bert_layer.cpp:261]   --->   Operation 71 'store' 'store_ln261' <Predicate = (select_ln256_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 72 'br' 'br_ln261' <Predicate = (select_ln256_1 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_1_addr" [bert_layer.cpp:261]   --->   Operation 73 'store' 'store_ln261' <Predicate = (select_ln256_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 74 'br' 'br_ln261' <Predicate = (select_ln256_1 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_addr" [bert_layer.cpp:261]   --->   Operation 75 'store' 'store_ln261' <Predicate = (select_ln256_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 76 'br' 'br_ln261' <Predicate = (select_ln256_1 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln261 = store i48 %sext_ln261, i9 %acc_outp3_V_11_addr" [bert_layer.cpp:261]   --->   Operation 77 'store' 'store_ln261' <Predicate = (select_ln256_1 == 15) | (select_ln256_1 == 14) | (select_ln256_1 == 13) | (select_ln256_1 == 12) | (select_ln256_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 384> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln261 = br void %arrayidx195.exit" [bert_layer.cpp:261]   --->   Operation 78 'br' 'br_ln261' <Predicate = (select_ln256_1 == 15) | (select_ln256_1 == 14) | (select_ln256_1 == 13) | (select_ln256_1 == 12) | (select_ln256_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v331]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp3_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j10                 (alloca           ) [ 0100]
i10                 (alloca           ) [ 0100]
indvar_flatten      (alloca           ) [ 0100]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln256          (icmp             ) [ 0110]
add_ln256_1         (add              ) [ 0000]
br_ln256            (br               ) [ 0000]
j10_load            (load             ) [ 0000]
i10_load            (load             ) [ 0000]
add_ln256           (add              ) [ 0000]
icmp_ln257          (icmp             ) [ 0000]
select_ln256        (select           ) [ 0000]
select_ln256_1      (select           ) [ 0111]
zext_ln257          (zext             ) [ 0111]
v331_addr           (getelementptr    ) [ 0110]
switch_ln261        (switch           ) [ 0000]
add_ln257           (add              ) [ 0000]
store_ln257         (store            ) [ 0000]
store_ln257         (store            ) [ 0000]
store_ln257         (store            ) [ 0000]
br_ln257            (br               ) [ 0000]
v137_V              (load             ) [ 0101]
specloopname_ln0    (specloopname     ) [ 0000]
empty               (speclooptripcount) [ 0000]
specpipeline_ln258  (specpipeline     ) [ 0000]
specloopname_ln257  (specloopname     ) [ 0000]
p_Result_s          (bitconcatenate   ) [ 0000]
sext_ln312          (sext             ) [ 0000]
sext_ln75           (sext             ) [ 0000]
add_ln75            (add              ) [ 0000]
sext_ln261          (sext             ) [ 0000]
acc_outp3_V_addr    (getelementptr    ) [ 0000]
acc_outp3_V_1_addr  (getelementptr    ) [ 0000]
acc_outp3_V_2_addr  (getelementptr    ) [ 0000]
acc_outp3_V_3_addr  (getelementptr    ) [ 0000]
acc_outp3_V_4_addr  (getelementptr    ) [ 0000]
acc_outp3_V_5_addr  (getelementptr    ) [ 0000]
acc_outp3_V_6_addr  (getelementptr    ) [ 0000]
acc_outp3_V_7_addr  (getelementptr    ) [ 0000]
acc_outp3_V_8_addr  (getelementptr    ) [ 0000]
acc_outp3_V_9_addr  (getelementptr    ) [ 0000]
acc_outp3_V_10_addr (getelementptr    ) [ 0000]
acc_outp3_V_11_addr (getelementptr    ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
store_ln261         (store            ) [ 0000]
br_ln261            (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v331">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v331"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_outp3_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_outp3_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_outp3_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc_outp3_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc_outp3_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc_outp3_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="acc_outp3_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc_outp3_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="acc_outp3_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="acc_outp3_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="acc_outp3_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="acc_outp3_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp3_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bias_i10_l_j10_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i12.i24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j10_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j10/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i10_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i10/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v331_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v331_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v137_V/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="acc_outp3_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="48" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="2"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="acc_outp3_V_1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="48" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="2"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_1_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="acc_outp3_V_2_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="48" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="2"/>
<pin id="133" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_2_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="acc_outp3_V_3_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="48" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="2"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_3_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="acc_outp3_V_4_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="48" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="2"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_4_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="acc_outp3_V_5_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="48" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="2"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_5_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="acc_outp3_V_6_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="48" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="2"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_6_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="acc_outp3_V_7_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="48" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="2"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_7_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="acc_outp3_V_8_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="48" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="2"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_8_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="acc_outp3_V_9_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="48" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="9" slack="2"/>
<pin id="182" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_9_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="acc_outp3_V_10_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="48" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="9" slack="2"/>
<pin id="189" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_10_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="acc_outp3_V_11_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="48" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="9" slack="2"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp3_V_11_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln261_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="0" index="1" bw="48" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln261_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="0" index="1" bw="48" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln261_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="48" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln261_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="48" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln261_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="48" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln261_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="48" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln261_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="0" index="1" bw="48" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln261_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="48" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln261_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="48" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln261_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="48" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln261_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="0" index="1" bw="48" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln261_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="48" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="13" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="indvar_flatten_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="13" slack="0"/>
<pin id="288" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln256_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="0"/>
<pin id="291" dir="0" index="1" bw="13" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln256_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln256_1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="j10_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j10_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i10_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i10_load/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln256_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln256/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln257_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln256_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="9" slack="0"/>
<pin id="322" dir="0" index="2" bw="9" slack="0"/>
<pin id="323" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln256/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln256_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln256_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln257_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln257_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln257_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="0" index="1" bw="13" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln257_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln257_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="9" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="36" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="1"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln312_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="36" slack="0"/>
<pin id="370" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln312/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln75_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="1"/>
<pin id="374" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln75_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="36" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln261_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="37" slack="0"/>
<pin id="383" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln261/3 "/>
</bind>
</comp>

<comp id="397" class="1005" name="j10_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j10 "/>
</bind>
</comp>

<comp id="404" class="1005" name="i10_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i10 "/>
</bind>
</comp>

<comp id="411" class="1005" name="indvar_flatten_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="0"/>
<pin id="413" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln256_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln256 "/>
</bind>
</comp>

<comp id="422" class="1005" name="select_ln256_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="2"/>
<pin id="424" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln256_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="zext_ln257_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="2"/>
<pin id="428" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln257 "/>
</bind>
</comp>

<comp id="442" class="1005" name="v331_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="1"/>
<pin id="444" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v331_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="v137_V_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="1"/>
<pin id="449" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v137_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="185" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="178" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="171" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="164" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="157" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="150" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="143" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="136" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="129" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="122" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="115" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="192" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="301" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="301" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="313" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="307" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="304" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="319" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="344"><net_src comp="319" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="295" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="327" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="340" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="86" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="88" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="393"><net_src comp="381" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="394"><net_src comp="381" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="395"><net_src comp="381" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="396"><net_src comp="381" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="400"><net_src comp="90" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="407"><net_src comp="94" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="414"><net_src comp="98" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="421"><net_src comp="289" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="327" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="335" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="437"><net_src comp="426" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="438"><net_src comp="426" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="439"><net_src comp="426" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="440"><net_src comp="426" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="441"><net_src comp="426" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="445"><net_src comp="102" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="450"><net_src comp="109" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="372" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v331 | {}
	Port: acc_outp3_V | {3 }
	Port: acc_outp3_V_1 | {3 }
	Port: acc_outp3_V_2 | {3 }
	Port: acc_outp3_V_3 | {3 }
	Port: acc_outp3_V_4 | {3 }
	Port: acc_outp3_V_5 | {3 }
	Port: acc_outp3_V_6 | {3 }
	Port: acc_outp3_V_7 | {3 }
	Port: acc_outp3_V_8 | {3 }
	Port: acc_outp3_V_9 | {3 }
	Port: acc_outp3_V_10 | {3 }
	Port: acc_outp3_V_11 | {3 }
 - Input state : 
	Port: Linear_layer_ds0_Pipeline_l_bias_i10_l_j10 : v331 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln256 : 2
		add_ln256_1 : 2
		br_ln256 : 3
		j10_load : 1
		i10_load : 1
		add_ln256 : 2
		icmp_ln257 : 2
		select_ln256 : 3
		select_ln256_1 : 3
		zext_ln257 : 4
		v331_addr : 5
		v137_V : 6
		switch_ln261 : 4
		add_ln257 : 4
		store_ln257 : 3
		store_ln257 : 4
		store_ln257 : 5
	State 2
	State 3
		sext_ln312 : 1
		add_ln75 : 2
		sext_ln261 : 3
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4
		store_ln261 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln256_1_fu_295  |    0    |    14   |
|    add   |    add_ln256_fu_307   |    0    |    13   |
|          |    add_ln257_fu_340   |    0    |    14   |
|          |    add_ln75_fu_375    |    0    |    43   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln256_fu_289   |    0    |    12   |
|          |   icmp_ln257_fu_313   |    0    |    11   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln256_fu_319  |    0    |    9    |
|          | select_ln256_1_fu_327 |    0    |    4    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln257_fu_335   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_s_fu_361   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   sext_ln312_fu_368   |    0    |    0    |
|   sext   |    sext_ln75_fu_372   |    0    |    0    |
|          |   sext_ln261_fu_381   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   120   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i10_reg_404     |    4   |
|  icmp_ln256_reg_418  |    1   |
|indvar_flatten_reg_411|   13   |
|      j10_reg_397     |    9   |
|select_ln256_1_reg_422|    4   |
|    v137_V_reg_447    |   12   |
|   v331_addr_reg_442  |   10   |
|  zext_ln257_reg_426  |   64   |
+----------------------+--------+
|         Total        |   117  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   120  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   117  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   117  |   129  |
+-----------+--------+--------+--------+
