0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/julia/Documents/1195/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
C:/Users/julia/Documents/1195/Lab1/Lab1.srcs/sim_1/imports/Lab1/assert_tb.vhd,1726514130,vhdl,,,,fa_tb,,,,,,,,
C:/Users/julia/Documents/1195/Lab1/Lab1.srcs/sim_1/new/Testbench32.vhd,1726587190,vhdl,,,,testbench32,,,,,,,,
C:/Users/julia/Documents/1195/Lab1/Lab1.srcs/sources_1/new/adder1.vhd,1726517703,vhdl,,,,adder1,,,,,,,,
C:/Users/julia/Documents/1195/Lab1/Lab1.srcs/sources_1/new/adder32.vhd,1726537860,vhdl,,,,adder32,,,,,,,,
