{"version":"1.1.0","info":[["/home/george-sleen/Documents/projects/verilog-cpu/rtl/core/alu.sv",[[],null,0]],["/home/george-sleen/Documents/projects/verilog-cpu/rtl/core/core.sv",[[],null,0]],["/home/george-sleen/Documents/projects/verilog-cpu/rtl/core/decode.sv",[[],null,0]],["/home/george-sleen/Documents/projects/verilog-cpu/rtl/core/imm_decode.sv",[[],null,0]],["/home/george-sleen/Documents/projects/verilog-cpu/rtl/memory/intruction_rom.sv",[[],null,0]],["/home/george-sleen/Documents/projects/verilog-cpu/rtl/top.sv",[[null,null,null,null,[["XLEN",[[0,0],[0,24]],[[0,14],[0,18]],[],["parameter","int"]]]],null,0]],["/home/george-sleen/Documents/projects/verilog-cpu/sim/tb_core.sv",[[],null,0]]]}