
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu May 11 21:44:32 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                                                                                                                     
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                 66           8  {sys_clk}                                                                                                                                          
   ddrphy_clk_in                                   10.000       {0 5}          Generated (sys_clk)    2842           0  {axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                                          
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0_WL} 
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)       1           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT1}                                                                           
   clkout2                                         2.500        {0 1.25}       Generated (sys_clk)      38           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL} 
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred  6.730        {0 3.365}      Generated (sys_clk)     324           1  {pll_top_inst/u_pll_e3/goppll/CLKOUT1}                                                                                                             
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)     238           0  {pll_top_inst/u_pll_e3/goppll/CLKOUT0}                                                                                                             
 top|pixclk_in                                     1000.000     {0 500}        Declared                  0           0  {pixclk_in}                                                                                                                                        
===========================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     274.650 MHz         20.000          3.641         16.359
 ddrphy_clk_in              100.000 MHz     134.427 MHz         10.000          7.439          2.561
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                            148.588 MHz     241.138 MHz          6.730          4.147          2.583
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     179.083 MHz        100.000          5.584         94.416
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.359       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in                2.561       0.000              0          10145
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               10.630       0.000              0            101
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                4.809       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.583       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -3.510    -981.847            314            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -9.154    -315.671             38             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    94.416       0.000              0           1103
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.342       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in               -0.158      -1.437             27          10145
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -5.027    -409.462            101            101
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -6.190     -36.670              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.401       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.453       0.000              0            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     5.981       0.000              0             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.196       0.000              0           1103
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.265       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                4.734       0.000              0           1441
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               12.067       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -3.806     -78.119             22             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -9.513    -203.483             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    95.937       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.863       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                0.410       0.000              0           1441
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -5.036    -107.023             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.037       0.000              0             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     7.601       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     2.120       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             66
 ddrphy_clk_in                                       3.100       0.000              0           2842
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.630       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.467       0.000              0            324
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            238
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.475       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in                4.703       0.000              0          10145
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in                9.737       0.000              0            101
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                2.742       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.807       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -2.481    -699.564            314            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -5.935    -202.412             38             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    96.078       0.000              0           1103
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.266       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in               -0.167      -4.039             71          10145
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -3.051    -242.240            101            101
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -3.854     -22.804              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.316       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.305       0.000              0            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.631       0.000              0             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.140       0.000              0           1103
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.988       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                6.072       0.000              0           1441
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               10.769       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -2.740     -56.149             22             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -6.216    -132.605             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    97.047       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.622       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                0.262       0.000              0           1441
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -3.031     -63.646             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.725       0.000              0             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     4.773       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.507       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             66
 ddrphy_clk_in                                       3.480       0.000              0           2842
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.754       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.647       0.000              0            324
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            238
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_157/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_157/Q0                    tco                   0.289       5.716 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.410       6.126         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_161/Y1                    td                    0.212       6.338 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.450       6.788         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63672
 CLMA_58_148/Y1                    td                    0.212       7.000 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.607       7.607         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63675
 CLMA_58_161/Y2                    td                    0.196       7.803 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.562       8.365         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_160/CE                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.365         Logic Levels: 3  
                                                                                   Logic: 0.909ns(30.939%), Route: 2.029ns(69.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   8.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.359                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_157/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_157/Q0                    tco                   0.289       5.716 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.410       6.126         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_161/Y1                    td                    0.212       6.338 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.450       6.788         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63672
 CLMA_58_148/Y1                    td                    0.212       7.000 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.607       7.607         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63675
 CLMA_58_161/Y2                    td                    0.196       7.803 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.562       8.365         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_160/CE                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.365         Logic Levels: 3  
                                                                                   Logic: 0.909ns(30.939%), Route: 2.029ns(69.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   8.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.359                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_157/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_157/Q0                    tco                   0.289       5.716 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.410       6.126         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMA_58_161/Y1                    td                    0.212       6.338 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.450       6.788         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63672
 CLMA_58_148/Y1                    td                    0.212       7.000 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.607       7.607         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63675
 CLMA_58_161/Y2                    td                    0.196       7.803 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.562       8.365         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_160/CE                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.365         Logic Levels: 3  
                                                                                   Logic: 0.909ns(30.939%), Route: 2.029ns(69.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   8.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.359                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_46_168/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.402         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
 CLMA_46_168/B4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.035       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_161/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK

 CLMA_58_161/Q3                    tco                   0.221       5.316 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=21)       0.098       5.414         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg
 CLMA_58_160/B0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.414         Logic Levels: 0  
                                                                                   Logic: 0.221ns(69.279%), Route: 0.098ns(30.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.080       5.044                          

 Data required time                                                  5.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.044                          
 Data arrival time                                                   5.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_50_161/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.403         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMS_50_161/A0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.403         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_50_161/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.094       5.001                          

 Data required time                                                  5.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.001                          
 Data arrival time                                                   5.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_110_224/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK

 CLMA_110_224/Q3                   tco                   0.288      11.242 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.769      12.011         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [3]
 CLMA_90_208/Y6AB                  td                    0.452      12.463 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1065_8[3]_muxf6/F
                                   net (fanout=2)        0.398      12.861         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_90_204/Y0                    td                    0.320      13.181 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=3)        0.648      13.829         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMS_74_209/Y3                    td                    0.210      14.039 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=4)        0.255      14.294         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      14.771 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.771         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_74_208/Y3                    td                    0.563      15.334 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.398      15.732         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMS_74_205/Y1                    td                    0.212      15.944 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/gateop_perm/Z
                                   net (fanout=10)       0.425      16.369         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7390
 CLMS_66_209/Y2                    td                    0.210      16.579 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/gateop_perm/Z
                                   net (fanout=2)        0.253      16.832         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7400
 CLMS_66_209/Y0                    td                    0.320      17.152 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.120      17.272         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5770
 CLMS_66_209/Y1                    td                    0.212      17.484 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.400      17.884         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6322
 CLMA_70_208/C4                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.884         Logic Levels: 8  
                                                                                   Logic: 3.264ns(47.100%), Route: 3.666ns(52.900%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMA_70_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.123      20.445                          

 Data required time                                                 20.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.445                          
 Data arrival time                                                  17.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.561                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.407      11.652         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mr1_ddr3 [3]
 CLMS_34_185/Y1                    td                    0.304      11.956 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.567      12.523         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N157
 CLMA_34_192/Y1                    td                    0.460      12.983 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=3)        0.694      13.677         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      14.154 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.154         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/_N5172
 CLMA_38_192/Y3                    td                    0.501      14.655 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.270      14.925         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mc_rl [3]
 CLMA_38_196/Y3                    td                    0.288      15.213 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.283      16.496         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9834
 CLMA_42_240/Y3                    td                    0.303      16.799 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[12]/gateop/F
                                   net (fanout=2)        0.403      17.202         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9895
 CLMS_38_237/B2                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  17.202         Logic Levels: 5  
                                                                                   Logic: 2.624ns(41.997%), Route: 3.624ns(58.003%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMS_38_237/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.369      20.199                          

 Data required time                                                 20.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.199                          
 Data arrival time                                                  17.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.997                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.407      11.652         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mr1_ddr3 [3]
 CLMS_34_185/Y1                    td                    0.304      11.956 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.567      12.523         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N157
 CLMA_34_192/Y1                    td                    0.460      12.983 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=3)        0.694      13.677         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      14.154 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.154         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/_N5172
 CLMA_38_192/Y3                    td                    0.501      14.655 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.270      14.925         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mc_rl [3]
 CLMA_38_196/Y3                    td                    0.288      15.213 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.283      16.496         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9834
 CLMA_42_240/Y3                    td                    0.303      16.799 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[12]/gateop/F
                                   net (fanout=2)        0.547      17.346         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9895
 CLMS_38_241/B0                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  17.346         Logic Levels: 5  
                                                                                   Logic: 2.624ns(41.051%), Route: 3.768ns(58.949%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMS_38_241/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.198      20.370                          

 Data required time                                                 20.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.370                          
 Data arrival time                                                  17.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.024                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WADM3
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMS_70_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_70_165/Q3                    tco                   0.221      10.607 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       0.237      10.844         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_74_165/M3                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WADM3

 Data arrival time                                                  10.844         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.253%), Route: 0.237ns(51.747%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMS_74_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.158                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WADM0
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMA_70_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_160/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=37)       0.251      10.859         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_74_165/M0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WADM0

 Data arrival time                                                  10.859         Logic Levels: 0  
                                                                                   Logic: 0.222ns(46.934%), Route: 0.251ns(53.066%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMS_74_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.859                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.143                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_24/ram16x1d/WADM3
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMS_70_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_70_165/Q3                    tco                   0.221      10.607 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       0.265      10.872         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_70_173/M3                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_24/ram16x1d/WADM3

 Data arrival time                                                  10.872         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.473%), Route: 0.265ns(54.527%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMS_70_173/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_24/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.872                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.123                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288       5.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402       5.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468       6.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.401       6.520         _N61909          
 CLMA_210_176/Y1                   td                    0.316       6.836 f       N45/gateop_perm/Z
                                   net (fanout=345)      1.687       8.523         N45              
 CLMA_122_160/RSCO                 td                    0.147       8.670 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.670         ntR22            
 CLMA_122_164/RSCO                 td                    0.147       8.817 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.817         ntR21            
 CLMA_122_168/RSCO                 td                    0.147       8.964 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.964         ntR20            
 CLMA_122_172/RSCO                 td                    0.147       9.111 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.111         ntR19            
 CLMA_122_176/RSCO                 td                    0.147       9.258 f       wr_addr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.258         ntR18            
 CLMA_122_180/RSCI                                                         f       wr_addr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   9.258         Logic Levels: 7  
                                                                                   Logic: 1.807ns(42.053%), Route: 2.490ns(57.947%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMA_122_180/CLK                                                          r       wr_addr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   9.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.630                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/ddr_rd_adr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288       5.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402       5.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468       6.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.401       6.520         _N61909          
 CLMA_210_176/Y1                   td                    0.316       6.836 f       N45/gateop_perm/Z
                                   net (fanout=345)      1.610       8.446         N45              
 CLMS_118_169/RSCO                 td                    0.147       8.593 f       hdmi_out_inst/ddr_rd_adr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.593         ntR14            
 CLMS_118_173/RSCO                 td                    0.147       8.740 f       hdmi_out_inst/ddr_rd_adr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.740         ntR13            
 CLMS_118_177/RSCO                 td                    0.147       8.887 f       hdmi_out_inst/ddr_rd_adr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.887         ntR12            
 CLMS_118_181/RSCO                 td                    0.147       9.034 f       hdmi_out_inst/ddr_rd_adr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.034         ntR11            
 CLMS_118_185/RSCO                 td                    0.147       9.181 f       hdmi_out_inst/ddr_rd_adr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.181         ntR10            
 CLMS_118_193/RSCI                                                         f       hdmi_out_inst/ddr_rd_adr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   9.181         Logic Levels: 7  
                                                                                   Logic: 1.807ns(42.820%), Route: 2.413ns(57.180%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMS_118_193/CLK                                                          r       hdmi_out_inst/ddr_rd_adr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   9.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.707                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[23]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288       5.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402       5.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468       6.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.401       6.520         _N61909          
 CLMA_210_176/Y1                   td                    0.316       6.836 f       N45/gateop_perm/Z
                                   net (fanout=345)      1.687       8.523         N45              
 CLMA_122_160/RSCO                 td                    0.147       8.670 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.670         ntR22            
 CLMA_122_164/RSCO                 td                    0.147       8.817 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.817         ntR21            
 CLMA_122_168/RSCO                 td                    0.147       8.964 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.964         ntR20            
 CLMA_122_172/RSCO                 td                    0.147       9.111 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.111         ntR19            
 CLMA_122_176/RSCI                                                         f       wr_addr[23]/opit_0_A2Q21/RS

 Data arrival time                                                   9.111         Logic Levels: 6  
                                                                                   Logic: 1.660ns(40.000%), Route: 2.490ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMA_122_176/CLK                                                          r       wr_addr[23]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   9.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.777                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.221       4.838 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.216       5.054         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.155       5.209 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.087       5.296         _N61905          
 CLMA_210_176/Y1                   td                    0.156       5.452 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.612       6.064         N45              
 DRM_234_168/RSTA[1]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.064         Logic Levels: 2  
                                                                                   Logic: 0.532ns(36.766%), Route: 0.915ns(63.234%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 DRM_234_168/CLKA[1]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.033      11.091                          

 Data required time                                                 11.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.091                          
 Data arrival time                                                   6.064                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.027                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.221       4.838 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.216       5.054         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.155       5.209 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.087       5.296         _N61905          
 CLMA_210_176/Y1                   td                    0.156       5.452 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.618       6.070         N45              
 DRM_234_168/RSTA[0]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.070         Logic Levels: 2  
                                                                                   Logic: 0.532ns(36.614%), Route: 0.921ns(63.386%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 DRM_234_168/CLKA[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.037      11.095                          

 Data required time                                                 11.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.095                          
 Data arrival time                                                   6.070                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.025                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.221       4.838 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.216       5.054         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.155       5.209 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.087       5.296         _N61905          
 CLMA_210_176/Y1                   td                    0.156       5.452 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.748       6.200         N45              
 DRM_178_192/RSTA[0]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.200         Logic Levels: 2  
                                                                                   Logic: 0.532ns(33.607%), Route: 1.051ns(66.393%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 DRM_178_192/CLKA[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.037      11.095                          

 Data required time                                                 11.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.095                          
 Data arrival time                                                   6.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.895                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_214_180/Q0                   tco                   0.289    1775.234 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.268    1775.502         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
 CLMA_218_180/AD                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                1775.502         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.885%), Route: 0.268ns(48.115%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531    1780.386         ntclkbufg_0      
 CLMA_218_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                              0.029    1780.311                          

 Data required time                                               1780.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.311                          
 Data arrival time                                                1775.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.809                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMA_202_200/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_202_200/Q2                   tco                   0.290    1775.235 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.263    1775.498         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [4]
 CLMA_202_196/CD                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1775.498         Logic Levels: 0  
                                                                                   Logic: 0.290ns(52.441%), Route: 0.263ns(47.559%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531    1780.386         ntclkbufg_0      
 CLMA_202_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                              0.029    1780.311                          

 Data required time                                               1780.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.311                          
 Data arrival time                                                1775.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.813                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMS_202_201/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_202_201/Q0                   tco                   0.289    1775.234 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264    1775.498         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [5]
 CLMA_202_196/AD                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                1775.498         Logic Levels: 0  
                                                                                   Logic: 0.289ns(52.260%), Route: 0.264ns(47.740%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531    1780.386         ntclkbufg_0      
 CLMA_202_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                              0.029    1780.311                          

 Data required time                                               1780.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.311                          
 Data arrival time                                                1775.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.813                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMA_198_200/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_198_200/Q2                   tco                   0.224    6734.837 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.921         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
 CLMS_198_201/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                6734.921         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    6740.954         ntclkbufg_0      
 CLMS_198_201/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.190                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMA_198_184/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q/CLK

 CLMA_198_184/Q2                   tco                   0.224    6734.837 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q/Q
                                   net (fanout=1)        0.084    6734.921         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [3]
 CLMS_198_185/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                6734.921         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    6740.954         ntclkbufg_0      
 CLMS_198_185/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.190                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMA_198_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_198_196/Q0                   tco                   0.226    6734.839 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.100    6734.939         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMS_198_197/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                6734.939         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    6740.954         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                              -0.014    6741.044                          

 Data required time                                               6741.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.044                          
 Data arrival time                                                6734.939                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.105                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/r_out[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_214_181/CLK                                                          r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_214_181/Q2                   tco                   0.290       5.245 r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=79)       1.370       6.615         hdmi_out_inst/pix_cnt [0]
 CLMS_174_197/Y1                   td                    0.212       6.827 r       hdmi_out_inst/N202_7[4]/gateop/F
                                   net (fanout=1)        0.966       7.793         hdmi_out_inst/_N7042
 CLMS_226_201/Y3                   td                    0.210       8.003 r       hdmi_out_inst/N202_8[4]/gateop_perm/Z
                                   net (fanout=1)        0.689       8.692         hdmi_out_inst/_N7050
 CLMA_214_192/A1                                                           r       hdmi_out_inst/r_out[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.692         Logic Levels: 2  
                                                                                   Logic: 0.712ns(19.053%), Route: 3.025ns(80.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMA_214_192/CLK                                                          r       hdmi_out_inst/r_out[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.313      11.656                          
 clock uncertainty                                      -0.150      11.506                          

 Setup time                                             -0.231      11.275                          

 Data required time                                                 11.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.275                          
 Data arrival time                                                   8.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.583                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff1[210]/opit_0/CLK
Endpoint    : hdmi_out_inst/r_out[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       hdmi_out_inst/buff1[210]/opit_0/CLK

 CLMA_214_172/Q3                   tco                   0.288       5.243 r       hdmi_out_inst/buff1[210]/opit_0/Q
                                   net (fanout=1)        1.141       6.384         hdmi_out_inst/disp_buff [210]
 CLMA_174_200/Y1                   td                    0.468       6.852 f       hdmi_out_inst/N202_7[2]/gateop/F
                                   net (fanout=1)        0.847       7.699         hdmi_out_inst/_N7040
 CLMS_226_201/Y2                   td                    0.210       7.909 r       hdmi_out_inst/N202_8[2]/gateop_perm/Z
                                   net (fanout=1)        0.717       8.626         hdmi_out_inst/_N7048
 CLMS_218_185/C1                                                           r       hdmi_out_inst/r_out[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.626         Logic Levels: 2  
                                                                                   Logic: 0.966ns(26.314%), Route: 2.705ns(73.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMS_218_185/CLK                                                          r       hdmi_out_inst/r_out[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.234      11.265                          

 Data required time                                                 11.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.265                          
 Data arrival time                                                   8.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.639                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_218_192/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/CLK

 CLMA_218_192/Q1                   tco                   0.291       5.246 r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.784       6.030         hdmi_out_inst/hv_cnt_inst/h_count [11]
 CLMA_198_184/Y1                   td                    0.460       6.490 r       hdmi_out_inst/hv_cnt_inst/N82_15/gateop_perm/Z
                                   net (fanout=1)        0.398       6.888         hdmi_out_inst/hv_cnt_inst/_N62375
 CLMA_194_181/Y0                   td                    0.210       7.098 r       hdmi_out_inst/hv_cnt_inst/N82_17/gateop_perm/Z
                                   net (fanout=7)        0.598       7.696         hdmi_out_inst/hv_cnt_inst/N82
 CLMA_210_184/CECO                 td                    0.184       7.880 r       hdmi_out_inst/hv_cnt_inst/v_count[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       7.880         ntR843           
 CLMA_210_192/CECO                 td                    0.184       8.064 r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       8.064         ntR842           
 CLMA_210_196/CECI                                                         r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CE

 Data arrival time                                                   8.064         Logic Levels: 4  
                                                                                   Logic: 1.329ns(42.747%), Route: 1.780ns(57.253%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.706                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/sel_r/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMA_218_176/CLK                                                          r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK

 CLMA_218_176/Q0                   tco                   0.222       4.835 f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.920         hdmi_out_inst/sel_r
 CLMA_218_176/A0                                                           f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_218_176/CLK                                                          r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.094       4.519                          

 Data required time                                                  4.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.519                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMA_198_180/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_198_180/Q0                   tco                   0.222       4.835 f       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       4.922         hdmi_out_inst/hv_cnt_inst/h_count [0]
 CLMA_198_180/A0                                                           f       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_198_180/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.094       4.519                          

 Data required time                                                  4.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.519                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMS_214_181/CLK                                                          r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_214_181/Q0                   tco                   0.222       4.835 f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.104       4.939         hdmi_out_inst/pix_cnt [1]
 CLMS_214_181/A0                                                           f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.939         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.098%), Route: 0.104ns(31.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_214_181/CLK                                                          r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.094       4.519                          

 Data required time                                                  4.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.519                          
 Data arrival time                                                   4.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.420                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288   58805.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402   58805.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468   58806.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.444   58806.563         _N61909          
 CLMS_214_185/Y1                   td                    0.304   58806.867 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.475   58807.342         rstn             
 CLMA_210_176/Y2                   td                    0.286   58807.628 r       hdmi_out_inst/hv_cnt_inst/N108/gateop_perm/Z
                                   net (fanout=1)        0.243   58807.871         hdmi_out_inst/hv_cnt_inst/N108
 CLMA_210_176/RS                                                           r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS

 Data arrival time                                               58807.871         Logic Levels: 3  
                                                                                   Logic: 1.346ns(46.254%), Route: 1.564ns(53.746%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.376   58804.361                          

 Data required time                                              58804.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.361                          
 Data arrival time                                               58807.871                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.510                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288   58805.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402   58805.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468   58806.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.444   58806.563         _N61909          
 CLMS_214_185/Y1                   td                    0.304   58806.867 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.133   58807.000         rstn             
 CLMS_214_185/Y2                   td                    0.210   58807.210 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.970   58808.180         N47              
 DRM_178_168/RSTB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                               58808.180         Logic Levels: 3  
                                                                                   Logic: 1.270ns(39.453%), Route: 1.949ns(60.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 DRM_178_168/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.019   58804.718                          

 Data required time                                              58804.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.718                          
 Data arrival time                                               58808.180                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.462                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288   58805.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402   58805.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468   58806.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.444   58806.563         _N61909          
 CLMS_214_185/Y1                   td                    0.304   58806.867 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.133   58807.000         rstn             
 CLMS_214_185/Y2                   td                    0.210   58807.210 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.894   58808.104         N47              
 DRM_178_192/RSTB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                               58808.104         Logic Levels: 3  
                                                                                   Logic: 1.270ns(40.407%), Route: 1.873ns(59.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 DRM_178_192/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.019   58804.718                          

 Data required time                                              58804.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.718                          
 Data arrival time                                               58808.104                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.386                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.349       5.188         _72xx_init_done  
 CLMA_218_192/B1                                                           f       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.188         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.879%), Route: 0.349ns(61.121%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_218_192/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.106       4.735                          

 Data required time                                                  4.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.735                          
 Data arrival time                                                   5.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[8]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.246       5.085         _72xx_init_done  
 CLMA_218_192/D3                                                           f       hdmi_out_inst/hv_cnt_inst/h_count[8]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.085         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.436%), Route: 0.246ns(52.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_218_192/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.222       4.619                          

 Data required time                                                  4.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.619                          
 Data arrival time                                                   5.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[5]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.246       5.085         _72xx_init_done  
 CLMA_218_192/C2                                                           f       hdmi_out_inst/hv_cnt_inst/h_count[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.085         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.436%), Route: 0.246ns(52.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_218_192/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.235       4.606                          

 Data required time                                                  4.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.606                          
 Data arrival time                                                   5.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.303    4972.544         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.341    4972.885 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.968    4973.853         N47              
 DRM_178_168/RSTB[0]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4973.853         Logic Levels: 1  
                                                                                   Logic: 0.628ns(21.663%), Route: 2.271ns(78.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 DRM_178_168/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.020    4964.699                          

 Data required time                                               4964.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.699                          
 Data arrival time                                                4973.853                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.154                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.303    4972.544         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.322    4972.866 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.894    4973.760         N47              
 DRM_178_192/RSTB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4973.760         Logic Levels: 1  
                                                                                   Logic: 0.609ns(21.703%), Route: 2.197ns(78.297%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 DRM_178_192/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.019    4964.700                          

 Data required time                                               4964.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.700                          
 Data arrival time                                                4973.760                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.060                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.303    4972.544         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.341    4972.885 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.858    4973.743         N47              
 DRM_178_192/RSTB[1]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4973.743         Logic Levels: 1  
                                                                                   Logic: 0.628ns(22.517%), Route: 2.161ns(77.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 DRM_178_192/CLKB[1]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.029    4964.690                          

 Data required time                                               4964.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.690                          
 Data arrival time                                                4973.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.053                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMS_202_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_202_181/Q1                   tco                   0.229      10.615 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      10.826         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [1]
 CLMA_198_184/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  10.826         Logic Levels: 0  
                                                                                   Logic: 0.229ns(52.045%), Route: 0.211ns(47.955%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_198_184/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.981                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_198_197/Q1                   tco                   0.229      10.615 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.229      10.844         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [4]
 CLMS_198_193/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  10.844         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.000%), Route: 0.229ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.999                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMS_202_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_202_181/Q2                   tco                   0.228      10.614 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.361      10.975         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [0]
 CLMS_198_193/M3                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  10.975         Logic Levels: 0  
                                                                                   Logic: 0.228ns(38.710%), Route: 0.361ns(61.290%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.130                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_190_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_128/Q0                   tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.410       5.660         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_190_137/Y1                   td                    0.288       5.948 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.397       6.345         ms72xx_ctl/ms7200_ctl/_N57983
 CLMA_190_132/Y2                   td                    0.210       6.555 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.462       7.017         ms72xx_ctl/ms7200_ctl/_N57988
 CLMA_186_140/Y0                   td                    0.210       7.227 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.604       7.831         ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_128/Y2                   td                    0.210       8.041 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.269       8.310         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_133/Y1                   td                    0.460       8.770 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.401       9.171         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_182_129/Y0                   td                    0.196       9.367 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.375       9.742         ms72xx_ctl/ms7200_ctl/N8
 CLMA_186_128/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.742         Logic Levels: 6  
                                                                                   Logic: 1.863ns(38.967%), Route: 2.918ns(61.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.617         ntclkbufg_2      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.416                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_190_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_128/Q0                   tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.410       5.660         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_190_137/Y1                   td                    0.288       5.948 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.397       6.345         ms72xx_ctl/ms7200_ctl/_N57983
 CLMA_190_132/Y2                   td                    0.210       6.555 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.462       7.017         ms72xx_ctl/ms7200_ctl/_N57988
 CLMA_186_140/Y0                   td                    0.210       7.227 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.604       7.831         ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_128/Y2                   td                    0.210       8.041 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.269       8.310         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_133/Y1                   td                    0.460       8.770 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.401       9.171         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_182_129/Y0                   td                    0.196       9.367 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.375       9.742         ms72xx_ctl/ms7200_ctl/N8
 CLMA_186_128/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.742         Logic Levels: 6  
                                                                                   Logic: 1.863ns(38.967%), Route: 2.918ns(61.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.617         ntclkbufg_2      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.416                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_190_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_128/Q0                   tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.410       5.660         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_190_137/Y1                   td                    0.288       5.948 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.397       6.345         ms72xx_ctl/ms7200_ctl/_N57983
 CLMA_190_132/Y2                   td                    0.210       6.555 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.462       7.017         ms72xx_ctl/ms7200_ctl/_N57988
 CLMA_186_140/Y0                   td                    0.210       7.227 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.604       7.831         ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_128/Y2                   td                    0.210       8.041 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.269       8.310         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_133/Y1                   td                    0.460       8.770 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.401       9.171         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_182_129/Y1                   td                    0.460       9.631 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.401      10.032         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_186_124/A0                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0

 Data arrival time                                                  10.032         Logic Levels: 6  
                                                                                   Logic: 2.127ns(41.944%), Route: 2.944ns(58.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.617         ntclkbufg_2      
 CLMA_186_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Setup time                                             -0.194     104.563                          

 Data required time                                                104.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.563                          
 Data arrival time                                                  10.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.531                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_174_157/Q1                   tco                   0.224       4.841 f       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.218       5.059         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_178_148/ADA0[6]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_174_157/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.314       5.152         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_178_148/ADA0[8]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   5.152         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.308%), Route: 0.314ns(58.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMS_174_161/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_174_161/Q0                   tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.318       5.157         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_178_148/ADA0[9]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   5.157         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.111%), Route: 0.318ns(58.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_181/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_181/Q0                   tco                   0.287       5.714 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=246)      1.540       7.254         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_148/RSCO                  td                    0.137       7.391 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.391         ntR38            
 CLMA_58_152/RSCO                  td                    0.137       7.528 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.528         ntR37            
 CLMA_58_156/RSCO                  td                    0.137       7.665 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.665         ntR36            
 CLMA_58_160/RSCO                  td                    0.137       7.802 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.802         ntR35            
 CLMA_58_164/RSCO                  td                    0.137       7.939 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.939         ntR34            
 CLMA_58_168/RSCO                  td                    0.137       8.076 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.076         ntR33            
 CLMA_58_172/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.076         Logic Levels: 6  
                                                                                   Logic: 1.109ns(41.865%), Route: 1.540ns(58.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   8.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.265                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_181/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_181/Q0                   tco                   0.287       5.714 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=246)      1.540       7.254         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_148/RSCO                  td                    0.137       7.391 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.391         ntR38            
 CLMA_58_152/RSCO                  td                    0.137       7.528 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.528         ntR37            
 CLMA_58_156/RSCO                  td                    0.137       7.665 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.665         ntR36            
 CLMA_58_160/RSCO                  td                    0.137       7.802 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.802         ntR35            
 CLMA_58_164/RSCO                  td                    0.137       7.939 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.939         ntR34            
 CLMA_58_168/RSCO                  td                    0.137       8.076 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.076         ntR33            
 CLMA_58_172/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   8.076         Logic Levels: 6  
                                                                                   Logic: 1.109ns(41.865%), Route: 1.540ns(58.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   8.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.265                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_181/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_181/Q0                   tco                   0.287       5.714 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=246)      1.540       7.254         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_148/RSCO                  td                    0.137       7.391 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.391         ntR38            
 CLMA_58_152/RSCO                  td                    0.137       7.528 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.528         ntR37            
 CLMA_58_156/RSCO                  td                    0.137       7.665 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.665         ntR36            
 CLMA_58_160/RSCO                  td                    0.137       7.802 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.802         ntR35            
 CLMA_58_164/RSCO                  td                    0.137       7.939 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.939         ntR34            
 CLMA_58_168/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.939         Logic Levels: 5  
                                                                                   Logic: 0.972ns(38.694%), Route: 1.540ns(61.306%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   7.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.402                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_177/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.457       5.774         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMS_62_169/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.774         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.695%), Route: 0.457ns(67.305%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.863                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_177/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.580       5.897         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_46_168/RSCO                  td                    0.105       6.002 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.002         ntR395           
 CLMA_46_172/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.002         Logic Levels: 1  
                                                                                   Logic: 0.327ns(36.053%), Route: 0.580ns(63.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   6.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_177/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.580       5.897         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_46_168/RSCO                  td                    0.105       6.002 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.002         ntR395           
 CLMA_46_172/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.002         Logic Levels: 1  
                                                                                   Logic: 0.327ns(36.053%), Route: 0.580ns(63.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   6.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      1.164      12.409         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_184/RSCO                  td                    0.147      12.556 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[225]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.556         ntR550           
 CLMA_10_192/RSCO                  td                    0.147      12.703 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.703         ntR549           
 CLMA_10_196/RSCO                  td                    0.147      12.850 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.850         ntR548           
 CLMA_10_200/RSCO                  td                    0.147      12.997 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.997         ntR547           
 CLMA_10_204/RSCO                  td                    0.147      13.144 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.144         ntR546           
 CLMA_10_208/RSCO                  td                    0.147      13.291 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.291         ntR545           
 CLMA_10_212/RSCO                  td                    0.147      13.438 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.438         ntR544           
 CLMA_10_216/RSCO                  td                    0.147      13.585 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.585         ntR543           
 CLMA_10_220/RSCO                  td                    0.147      13.732 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.732         ntR542           
 CLMA_10_224/RSCO                  td                    0.147      13.879 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.879         ntR541           
 CLMA_10_228/RSCO                  td                    0.147      14.026 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.026         ntR540           
 CLMA_10_232/RSCO                  td                    0.147      14.173 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.173         ntR539           
 CLMA_10_236/RSCO                  td                    0.147      14.320 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.320         ntR538           
 CLMA_10_240/RSCO                  td                    0.147      14.467 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[48]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.467         ntR537           
 CLMA_10_244/RSCO                  td                    0.147      14.614 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.614         ntR536           
 CLMA_10_248/RSCO                  td                    0.147      14.761 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.761         ntR535           
 CLMA_10_252/RSCO                  td                    0.147      14.908 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.908         ntR534           
 CLMA_10_256/RSCO                  td                    0.147      15.055 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.055         ntR533           
 CLMA_10_260/RSCO                  td                    0.147      15.202 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.202         ntR532           
 CLMA_10_264/RSCO                  td                    0.147      15.349 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.349         ntR531           
 CLMA_10_268/RSCO                  td                    0.147      15.496 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.496         ntR530           
 CLMA_10_272/RSCO                  td                    0.147      15.643 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.643         ntR529           
 CLMA_10_276/RSCO                  td                    0.147      15.790 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.790         ntR528           
 CLMA_10_280/RSCO                  td                    0.147      15.937 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.937         ntR527           
 CLMA_10_284/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RS

 Data arrival time                                                  15.937         Logic Levels: 24 
                                                                                   Logic: 3.819ns(76.641%), Route: 1.164ns(23.359%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.652      20.507         ntclkbufg_0      
 CLMA_10_284/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.734                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      1.164      12.409         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_184/RSCO                  td                    0.147      12.556 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[225]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.556         ntR550           
 CLMA_10_192/RSCO                  td                    0.147      12.703 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.703         ntR549           
 CLMA_10_196/RSCO                  td                    0.147      12.850 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.850         ntR548           
 CLMA_10_200/RSCO                  td                    0.147      12.997 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.997         ntR547           
 CLMA_10_204/RSCO                  td                    0.147      13.144 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.144         ntR546           
 CLMA_10_208/RSCO                  td                    0.147      13.291 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.291         ntR545           
 CLMA_10_212/RSCO                  td                    0.147      13.438 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.438         ntR544           
 CLMA_10_216/RSCO                  td                    0.147      13.585 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.585         ntR543           
 CLMA_10_220/RSCO                  td                    0.147      13.732 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.732         ntR542           
 CLMA_10_224/RSCO                  td                    0.147      13.879 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.879         ntR541           
 CLMA_10_228/RSCO                  td                    0.147      14.026 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.026         ntR540           
 CLMA_10_232/RSCO                  td                    0.147      14.173 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.173         ntR539           
 CLMA_10_236/RSCO                  td                    0.147      14.320 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.320         ntR538           
 CLMA_10_240/RSCO                  td                    0.147      14.467 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[48]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.467         ntR537           
 CLMA_10_244/RSCO                  td                    0.147      14.614 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.614         ntR536           
 CLMA_10_248/RSCO                  td                    0.147      14.761 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.761         ntR535           
 CLMA_10_252/RSCO                  td                    0.147      14.908 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.908         ntR534           
 CLMA_10_256/RSCO                  td                    0.147      15.055 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.055         ntR533           
 CLMA_10_260/RSCO                  td                    0.147      15.202 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.202         ntR532           
 CLMA_10_264/RSCO                  td                    0.147      15.349 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.349         ntR531           
 CLMA_10_268/RSCO                  td                    0.147      15.496 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.496         ntR530           
 CLMA_10_272/RSCO                  td                    0.147      15.643 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.643         ntR529           
 CLMA_10_276/RSCO                  td                    0.147      15.790 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.790         ntR528           
 CLMA_10_280/RSCO                  td                    0.147      15.937 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.937         ntR527           
 CLMA_10_284/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/RS

 Data arrival time                                                  15.937         Logic Levels: 24 
                                                                                   Logic: 3.819ns(76.641%), Route: 1.164ns(23.359%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.652      20.507         ntclkbufg_0      
 CLMA_10_284/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.734                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[0]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      1.164      12.409         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_184/RSCO                  td                    0.147      12.556 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[225]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.556         ntR550           
 CLMA_10_192/RSCO                  td                    0.147      12.703 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.703         ntR549           
 CLMA_10_196/RSCO                  td                    0.147      12.850 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.850         ntR548           
 CLMA_10_200/RSCO                  td                    0.147      12.997 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.997         ntR547           
 CLMA_10_204/RSCO                  td                    0.147      13.144 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      13.144         ntR546           
 CLMA_10_208/RSCO                  td                    0.147      13.291 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.291         ntR545           
 CLMA_10_212/RSCO                  td                    0.147      13.438 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.438         ntR544           
 CLMA_10_216/RSCO                  td                    0.147      13.585 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.585         ntR543           
 CLMA_10_220/RSCO                  td                    0.147      13.732 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.732         ntR542           
 CLMA_10_224/RSCO                  td                    0.147      13.879 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.879         ntR541           
 CLMA_10_228/RSCO                  td                    0.147      14.026 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.026         ntR540           
 CLMA_10_232/RSCO                  td                    0.147      14.173 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.173         ntR539           
 CLMA_10_236/RSCO                  td                    0.147      14.320 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.320         ntR538           
 CLMA_10_240/RSCO                  td                    0.147      14.467 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[48]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.467         ntR537           
 CLMA_10_244/RSCO                  td                    0.147      14.614 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      14.614         ntR536           
 CLMA_10_248/RSCO                  td                    0.147      14.761 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.761         ntR535           
 CLMA_10_252/RSCO                  td                    0.147      14.908 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.908         ntR534           
 CLMA_10_256/RSCO                  td                    0.147      15.055 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.055         ntR533           
 CLMA_10_260/RSCO                  td                    0.147      15.202 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.202         ntR532           
 CLMA_10_264/RSCO                  td                    0.147      15.349 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.349         ntR531           
 CLMA_10_268/RSCO                  td                    0.147      15.496 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.496         ntR530           
 CLMA_10_272/RSCO                  td                    0.147      15.643 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.643         ntR529           
 CLMA_10_276/RSCO                  td                    0.147      15.790 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      15.790         ntR528           
 CLMA_10_280/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[0]/opit_0_inv/RS

 Data arrival time                                                  15.790         Logic Levels: 23 
                                                                                   Logic: 3.672ns(75.931%), Route: 1.164ns(24.069%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.652      20.507         ntclkbufg_0      
 CLMA_10_280/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[0]/opit_0_inv/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Recovery time                                           0.000      20.671                          

 Data required time                                                 20.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.671                          
 Data arrival time                                                  15.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.881                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.224      10.610 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.317      10.927         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_176/RSCO                  td                    0.105      11.032 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.032         ntR394           
 CLMA_46_180/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.032         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.929%), Route: 0.317ns(49.071%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.224      10.610 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.317      10.927         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_176/RSCO                  td                    0.105      11.032 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.032         ntR394           
 CLMA_46_180/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.032         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.929%), Route: 0.317ns(49.071%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.224      10.610 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.317      10.927         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_176/RSCO                  td                    0.105      11.032 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.032         ntR394           
 CLMA_46_180/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/RS

 Data arrival time                                                  11.032         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.929%), Route: 0.317ns(49.071%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288       5.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402       5.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468       6.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.401       6.520         _N61909          
 CLMA_210_176/Y1                   td                    0.316       6.836 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.762       7.598         N45              
 CLMS_198_197/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.598         Logic Levels: 2  
                                                                                   Logic: 1.072ns(40.652%), Route: 1.565ns(59.348%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   7.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.067                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288       5.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402       5.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468       6.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.401       6.520         _N61909          
 CLMA_210_176/Y1                   td                    0.316       6.836 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.762       7.598         N45              
 CLMS_198_197/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.598         Logic Levels: 2  
                                                                                   Logic: 1.072ns(40.652%), Route: 1.565ns(59.348%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   7.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.067                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288       5.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402       5.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468       6.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.401       6.520         _N61909          
 CLMA_210_176/Y1                   td                    0.316       6.836 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.762       7.598         N45              
 CLMS_198_197/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.598         Logic Levels: 2  
                                                                                   Logic: 1.072ns(40.652%), Route: 1.565ns(59.348%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      20.386         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   7.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.067                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.221       4.838 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.216       5.054         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.155       5.209 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.087       5.296         _N61905          
 CLMA_210_176/Y1                   td                    0.156       5.452 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.455       5.907         N45              
 CLMA_202_180/RSCO                 td                    0.115       6.022 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.022         ntR6             
 CLMA_202_184/RSCI                                                         f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.022         Logic Levels: 3  
                                                                                   Logic: 0.647ns(46.050%), Route: 0.758ns(53.950%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_202_184/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.000      11.058                          

 Data required time                                                 11.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.058                          
 Data arrival time                                                   6.022                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.036                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.221       4.838 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.216       5.054         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.155       5.209 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.087       5.296         _N61905          
 CLMA_210_176/Y1                   td                    0.156       5.452 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.455       5.907         N45              
 CLMA_202_180/RSCO                 td                    0.115       6.022 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.022         ntR6             
 CLMA_202_184/RSCI                                                         f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.022         Logic Levels: 3  
                                                                                   Logic: 0.647ns(46.050%), Route: 0.758ns(53.950%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_202_184/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.000      11.058                          

 Data required time                                                 11.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.058                          
 Data arrival time                                                   6.022                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.036                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.221       4.838 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.216       5.054         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.155       5.209 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.087       5.296         _N61905          
 CLMA_210_176/Y1                   td                    0.156       5.452 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.432       5.884         N45              
 CLMA_218_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   5.884         Logic Levels: 2  
                                                                                   Logic: 0.532ns(41.989%), Route: 0.735ns(58.011%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_218_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   5.884                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.954                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288   58805.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402   58805.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468   58806.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.444   58806.563         _N61909          
 CLMS_214_185/Y1                   td                    0.304   58806.867 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.133   58807.000         rstn             
 CLMS_214_185/Y2                   td                    0.196   58807.196 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.730   58807.926         N47              
 CLMA_202_200/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               58807.926         Logic Levels: 3  
                                                                                   Logic: 1.256ns(42.361%), Route: 1.709ns(57.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_202_200/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58807.926                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.806                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288   58805.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402   58805.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468   58806.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.444   58806.563         _N61909          
 CLMS_214_185/Y1                   td                    0.304   58806.867 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.133   58807.000         rstn             
 CLMS_214_185/Y2                   td                    0.196   58807.196 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.721   58807.917         N47              
 CLMS_198_193/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                               58807.917         Logic Levels: 3  
                                                                                   Logic: 1.256ns(42.490%), Route: 1.700ns(57.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58807.917                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.797                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   58804.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288   58805.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402   58805.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468   58806.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.444   58806.563         _N61909          
 CLMS_214_185/Y1                   td                    0.304   58806.867 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.133   58807.000         rstn             
 CLMS_214_185/Y2                   td                    0.196   58807.196 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.721   58807.917         N47              
 CLMS_198_193/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                               58807.917         Logic Levels: 3  
                                                                                   Logic: 1.256ns(42.490%), Route: 1.700ns(57.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58807.917                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.797                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.340       5.179         _72xx_init_done  
 CLMS_214_185/Y2                   td                    0.206       5.385 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.378       5.763         N47              
 CLMS_202_185/RSCO                 td                    0.115       5.878 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.878         ntR25            
 CLMS_202_193/RSCI                                                         f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.878         Logic Levels: 2  
                                                                                   Logic: 0.543ns(43.061%), Route: 0.718ns(56.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_202_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                            0.000       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   5.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.037                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.340       5.179         _72xx_init_done  
 CLMS_214_185/Y2                   td                    0.206       5.385 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.378       5.763         N47              
 CLMS_202_185/RSCO                 td                    0.115       5.878 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.878         ntR25            
 CLMS_202_193/RSCI                                                         f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.878         Logic Levels: 2  
                                                                                   Logic: 0.543ns(43.061%), Route: 0.718ns(56.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_202_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                            0.000       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   5.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.037                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.340       5.179         _72xx_init_done  
 CLMS_214_185/Y2                   td                    0.206       5.385 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.318       5.703         N47              
 CLMA_214_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.703         Logic Levels: 1  
                                                                                   Logic: 0.428ns(39.411%), Route: 0.658ns(60.589%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                           -0.220       4.621                          

 Data required time                                                  4.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.621                          
 Data arrival time                                                   5.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.082                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.303    4972.544         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.341    4972.885 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.730    4973.615         N47              
 CLMA_202_200/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.615         Logic Levels: 1  
                                                                                   Logic: 0.628ns(23.600%), Route: 2.033ns(76.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_202_200/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4973.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.513                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.303    4972.544         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.341    4972.885 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.721    4973.606         N47              
 CLMS_198_193/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                4973.606         Logic Levels: 1  
                                                                                   Logic: 0.628ns(23.680%), Route: 2.024ns(76.320%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4973.606                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.504                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585    4970.954         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.303    4972.544         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.341    4972.885 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.721    4973.606         N47              
 CLMS_198_193/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                4973.606         Logic Levels: 1  
                                                                                   Logic: 0.628ns(23.680%), Route: 2.024ns(76.320%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N18             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4973.606                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.504                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.123      11.735         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.232      11.967 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.378      12.345         N47              
 CLMS_202_185/RSCO                 td                    0.115      12.460 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.460         ntR25            
 CLMS_202_193/RSCI                                                         f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.460         Logic Levels: 2  
                                                                                   Logic: 0.573ns(27.628%), Route: 1.501ns(72.372%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_202_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                            0.000       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                  12.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.601                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.123      11.735         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.232      11.967 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.378      12.345         N47              
 CLMS_202_185/RSCO                 td                    0.115      12.460 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.460         ntR25            
 CLMS_202_193/RSCI                                                         f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.460         Logic Levels: 2  
                                                                                   Logic: 0.573ns(27.628%), Route: 1.501ns(72.372%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_202_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                            0.000       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                  12.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.601                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.531      10.386         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.123      11.735         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.232      11.967 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.318      12.285         N47              
 CLMA_214_180/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.285         Logic Levels: 1  
                                                                                   Logic: 0.458ns(24.118%), Route: 1.441ns(75.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  12.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.646                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.288       5.249 r       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.402       5.651         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.468       6.119 r       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.401       6.520         _N61909          
 CLMA_210_176/Y1                   td                    0.316       6.836 f       N45/gateop_perm/Z
                                   net (fanout=345)      1.367       8.203         N45              
 CLMA_174_124/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   8.203         Logic Levels: 2  
                                                                                   Logic: 1.072ns(33.066%), Route: 2.170ns(66.934%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.617         ntclkbufg_2      
 CLMA_174_124/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Recovery time                                          -0.617     104.140                          

 Data required time                                                104.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.140                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.937                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N18             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.617         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.221       4.838 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.216       5.054         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.155       5.209 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.087       5.296         _N61905          
 CLMA_210_176/Y1                   td                    0.163       5.459 r       N45/gateop_perm/Z
                                   net (fanout=345)      1.106       6.565         N45              
 CLMA_174_124/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.565         Logic Levels: 2  
                                                                                   Logic: 0.539ns(27.669%), Route: 1.409ns(72.331%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N18             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.961         ntclkbufg_2      
 CLMA_174_124/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.226       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                   6.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.120                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.289      11.243 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.062      12.305         ddr_init_done    
 CLMS_166_197/Y0                   td                    0.196      12.501 f       N1/gateop_perm/Z 
                                   net (fanout=1)        3.294      15.795         nt_init_done     
 IOL_19_374/DO                     td                    0.139      15.934 f       init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.934         init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.853      19.787 f       init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      19.896         init_done        
 B2                                                                        f       init_done (port) 

 Data arrival time                                                  19.896         Logic Levels: 3  
                                                                                   Logic: 4.477ns(50.067%), Route: 4.465ns(49.933%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_50_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_50_180/Q1                    tco                   0.289      11.243 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=74)       0.796      12.039         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/calib_done
 CLMA_46_208/Y2                    td                    0.341      12.380 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.050      14.430         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.569 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.569         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.472 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.568         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.568         Logic Levels: 3  
                                                                                   Logic: 4.672ns(61.361%), Route: 2.942ns(38.639%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.585      10.954         ntclkbufg_0      
 CLMA_126_180/CLK                                                          r       axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/CLK

 CLMA_126_180/Q0                   tco                   0.287      11.241 f       axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/Q
                                   net (fanout=2)        3.074      14.315         nt_led[2]        
 IOL_67_373/DO                     td                    0.139      14.454 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      14.454         led_obuf[2]/ntO  
 IOBR_TB_65_376/PAD                td                    3.853      18.307 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.097      18.404         led[2]           
 A5                                                                        f       led[2] (port)    

 Data arrival time                                                  18.404         Logic Levels: 2  
                                                                                   Logic: 4.279ns(57.436%), Route: 3.171ns(42.564%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.107       0.107         nt_mem_dq[13]    
 IOBS_LR_0_204/DIN                 td                    0.552       0.659 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.659         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_205/RX_DATA_DD              td                    0.461       1.120 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.431       1.551         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_14_201/Y3                    td                    0.156       1.707 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.219       1.926         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N63258
 CLMA_14_196/B1                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.926         Logic Levels: 3  
                                                                                   Logic: 1.169ns(60.696%), Route: 0.757ns(39.304%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[31] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       mem_dq[31] (port)
                                   net (fanout=1)        0.094       0.094         nt_mem_dq[31]    
 IOBS_LR_0_264/DIN                 td                    0.552       0.646 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.646         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_265/RX_DATA_DD              td                    0.461       1.107 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.452       1.559         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_10_252/Y1                    td                    0.156       1.715 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.215       1.930         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N63969
 CLMS_10_257/D3                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.930         Logic Levels: 3  
                                                                                   Logic: 1.169ns(60.570%), Route: 0.761ns(39.430%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[23] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M4                                                      0.000       0.000 f       mem_dq[23] (port)
                                   net (fanout=1)        0.050       0.050         nt_mem_dq[23]    
 IOBS_LR_0_213/DIN                 td                    0.552       0.602 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.602         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_214/RX_DATA_DD              td                    0.461       1.063 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.323       1.386         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [7]
 CLMS_14_213/Y2                    td                    0.347       1.733 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.219       1.952         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N63920
 CLMA_18_212/C4                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.952         Logic Levels: 3  
                                                                                   Logic: 1.360ns(69.672%), Route: 0.592ns(30.328%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_42_169/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_42_169/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_46_165/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_74_181/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_74_181/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_193/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.630       1.250           0.620           High Pulse Width  CLMS_50_169/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 0.630       1.250           0.620           Low Pulse Width   CLMS_50_169/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.467       3.365           0.898           High Pulse Width  DRM_234_192/CLKB[0]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.467       3.365           0.898           Low Pulse Width   DRM_234_192/CLKB[0]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.467       3.365           0.898           High Pulse Width  DRM_234_192/CLKB[1]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_178_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_178_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_178_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_160/Q2                    tco                   0.224       3.591 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.075       3.666         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_58_161/Y1                    td                    0.359       4.025 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.278       4.303         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63672
 CLMA_58_148/Y1                    td                    0.162       4.465 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.369       4.834         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63675
 CLMA_58_161/Y2                    td                    0.150       4.984 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.381       5.365         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_160/CE                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.365         Logic Levels: 3  
                                                                                   Logic: 0.895ns(44.795%), Route: 1.103ns(55.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      23.366                          
 clock uncertainty                                      -0.050      23.316                          

 Setup time                                             -0.476      22.840                          

 Data required time                                                 22.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.840                          
 Data arrival time                                                   5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.475                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_160/Q2                    tco                   0.224       3.591 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.075       3.666         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_58_161/Y1                    td                    0.359       4.025 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.278       4.303         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63672
 CLMA_58_148/Y1                    td                    0.162       4.465 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.369       4.834         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63675
 CLMA_58_161/Y2                    td                    0.150       4.984 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.381       5.365         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_160/CE                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.365         Logic Levels: 3  
                                                                                   Logic: 0.895ns(44.795%), Route: 1.103ns(55.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      23.366                          
 clock uncertainty                                      -0.050      23.316                          

 Setup time                                             -0.476      22.840                          

 Data required time                                                 22.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.840                          
 Data arrival time                                                   5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.475                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_160/Q2                    tco                   0.224       3.591 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.075       3.666         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMA_58_161/Y1                    td                    0.359       4.025 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.278       4.303         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63672
 CLMA_58_148/Y1                    td                    0.162       4.465 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.369       4.834         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63675
 CLMA_58_161/Y2                    td                    0.150       4.984 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=19)       0.381       5.365         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_160/CE                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.365         Logic Levels: 3  
                                                                                   Logic: 0.895ns(44.795%), Route: 1.103ns(55.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      23.366                          
 clock uncertainty                                      -0.050      23.316                          

 Setup time                                             -0.476      22.840                          

 Data required time                                                 22.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.840                          
 Data arrival time                                                   5.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.475                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_46_168/Q0                    tco                   0.179       3.344 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.403         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
 CLMA_46_168/B4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.029       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_161/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK

 CLMA_58_161/Q3                    tco                   0.178       3.343 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=21)       0.068       3.411         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg
 CLMA_58_160/B0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.178ns(72.358%), Route: 0.068ns(27.642%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.066       3.114                          

 Data required time                                                  3.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.114                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_50_161/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_50_161/Q0                    tco                   0.179       3.344 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.403         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMS_50_161/A0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_50_161/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.078       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   3.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_110_224/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK

 CLMA_110_224/Q3                   tco                   0.220       6.956 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.536       7.492         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [3]
 CLMA_90_208/Y6AB                  td                    0.347       7.839 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1065_8[3]_muxf6/F
                                   net (fanout=2)        0.255       8.094         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_90_204/Y0                    td                    0.264       8.358 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=3)        0.396       8.754         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMS_74_209/Y3                    td                    0.162       8.916 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=4)        0.150       9.066         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.368       9.434 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.434         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_74_208/Y3                    td                    0.434       9.868 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.237      10.105         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMS_74_205/Y1                    td                    0.151      10.256 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/gateop_perm/Z
                                   net (fanout=10)       0.277      10.533         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7390
 CLMS_66_209/Y2                    td                    0.162      10.695 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/gateop_perm/Z
                                   net (fanout=2)        0.147      10.842         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7400
 CLMS_66_209/Y0                    td                    0.264      11.106 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.068      11.174         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5770
 CLMS_66_209/Y1                    td                    0.162      11.336 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.234      11.570         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N6322
 CLMA_70_208/C4                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.570         Logic Levels: 8  
                                                                                   Logic: 2.534ns(52.420%), Route: 2.300ns(47.580%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMA_70_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.094      16.273                          

 Data required time                                                 16.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.273                          
 Data arrival time                                                  11.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.703                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.258       7.217         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mr1_ddr3 [3]
 CLMS_34_185/Y1                    td                    0.244       7.461 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.347       7.808         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.365       8.173 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.173         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_192/Y3                    td                    0.387       8.560 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.162       8.722         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_38_192/COUT                  td                    0.391       9.113 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.113         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/_N5174
 CLMA_38_196/Y0                    td                    0.206       9.319 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.078       9.397         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mc_rl [4]
 CLMA_38_196/Y3                    td                    0.360       9.757 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.868      10.625         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9834
 CLMA_42_240/Y3                    td                    0.243      10.868 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[12]/gateop/F
                                   net (fanout=2)        0.255      11.123         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9895
 CLMS_38_237/B2                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.123         Logic Levels: 6  
                                                                                   Logic: 2.419ns(55.140%), Route: 1.968ns(44.860%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMS_38_237/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.286      16.081                          

 Data required time                                                 16.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.081                          
 Data arrival time                                                  11.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.958                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_34_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.258       7.217         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mr1_ddr3 [3]
 CLMS_34_185/Y1                    td                    0.244       7.461 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.347       7.808         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.365       8.173 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.173         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_34_192/Y3                    td                    0.387       8.560 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.162       8.722         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_38_192/COUT                  td                    0.391       9.113 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.113         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/_N5174
 CLMA_38_196/Y0                    td                    0.206       9.319 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.078       9.397         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mc_rl [4]
 CLMA_38_196/Y3                    td                    0.360       9.757 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.855      10.612         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9834
 CLMA_38_240/Y3                    td                    0.243      10.855 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[14]/gateop/F
                                   net (fanout=1)        0.348      11.203         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9897
 CLMS_38_237/B1                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.203         Logic Levels: 6  
                                                                                   Logic: 2.419ns(54.153%), Route: 2.048ns(45.847%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMS_38_237/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.170      16.197                          

 Data required time                                                 16.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.197                          
 Data arrival time                                                  11.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.994                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WADM3
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMS_70_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_70_165/Q3                    tco                   0.178       6.565 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       0.167       6.732         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_74_165/M3                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WADM3

 Data arrival time                                                   6.732         Logic Levels: 0  
                                                                                   Logic: 0.178ns(51.594%), Route: 0.167ns(48.406%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMS_74_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.732                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.167                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WADM0
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMA_70_160/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_70_160/Q0                    tco                   0.179       6.566 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=37)       0.168       6.734         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_74_165/M0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WADM0

 Data arrival time                                                   6.734         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.585%), Route: 0.168ns(48.415%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMS_74_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.734                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.165                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_24/ram16x1d/WADM3
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMS_70_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/CLK

 CLMS_70_165/Q3                    tco                   0.178       6.565 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       0.181       6.746         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_70_173/M3                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_24/ram16x1d/WADM3

 Data arrival time                                                   6.746         Logic Levels: 0  
                                                                                   Logic: 0.178ns(49.582%), Route: 0.181ns(50.418%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMS_70_173/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_24/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.746                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.149                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.220       3.313 f       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.568         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.360       3.928 f       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.254       4.182         _N61909          
 CLMA_210_176/Y1                   td                    0.244       4.426 f       N45/gateop_perm/Z
                                   net (fanout=345)      1.192       5.618         N45              
 CLMA_122_160/RSCO                 td                    0.113       5.731 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.731         ntR22            
 CLMA_122_164/RSCO                 td                    0.113       5.844 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.844         ntR21            
 CLMA_122_168/RSCO                 td                    0.113       5.957 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.957         ntR20            
 CLMA_122_172/RSCO                 td                    0.113       6.070 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.070         ntR19            
 CLMA_122_176/RSCO                 td                    0.113       6.183 f       wr_addr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.183         ntR18            
 CLMA_122_180/RSCI                                                         f       wr_addr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   6.183         Logic Levels: 7  
                                                                                   Logic: 1.389ns(44.951%), Route: 1.701ns(55.049%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMA_122_180/CLK                                                          r       wr_addr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.737                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/ddr_rd_adr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.220       3.313 f       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.568         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.360       3.928 f       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.254       4.182         _N61909          
 CLMA_210_176/Y1                   td                    0.244       4.426 f       N45/gateop_perm/Z
                                   net (fanout=345)      1.129       5.555         N45              
 CLMS_118_169/RSCO                 td                    0.113       5.668 f       hdmi_out_inst/ddr_rd_adr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.668         ntR14            
 CLMS_118_173/RSCO                 td                    0.113       5.781 f       hdmi_out_inst/ddr_rd_adr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.781         ntR13            
 CLMS_118_177/RSCO                 td                    0.113       5.894 f       hdmi_out_inst/ddr_rd_adr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.894         ntR12            
 CLMS_118_181/RSCO                 td                    0.113       6.007 f       hdmi_out_inst/ddr_rd_adr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.007         ntR11            
 CLMS_118_185/RSCO                 td                    0.113       6.120 f       hdmi_out_inst/ddr_rd_adr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.120         ntR10            
 CLMS_118_193/RSCI                                                         f       hdmi_out_inst/ddr_rd_adr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   6.120         Logic Levels: 7  
                                                                                   Logic: 1.389ns(45.887%), Route: 1.638ns(54.113%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMS_118_193/CLK                                                          r       hdmi_out_inst/ddr_rd_adr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.800                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : wr_addr[23]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.220       3.313 f       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.568         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.360       3.928 f       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.254       4.182         _N61909          
 CLMA_210_176/Y1                   td                    0.244       4.426 f       N45/gateop_perm/Z
                                   net (fanout=345)      1.192       5.618         N45              
 CLMA_122_160/RSCO                 td                    0.113       5.731 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.731         ntR22            
 CLMA_122_164/RSCO                 td                    0.113       5.844 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.844         ntR21            
 CLMA_122_168/RSCO                 td                    0.113       5.957 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.957         ntR20            
 CLMA_122_172/RSCO                 td                    0.113       6.070 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.070         ntR19            
 CLMA_122_176/RSCI                                                         f       wr_addr[23]/opit_0_A2Q21/RS

 Data arrival time                                                   6.070         Logic Levels: 6  
                                                                                   Logic: 1.276ns(42.862%), Route: 1.701ns(57.138%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMA_122_176/CLK                                                          r       wr_addr[23]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.850                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.182       3.068 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.140       3.208         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.125       3.333 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.061       3.394         _N61905          
 CLMA_210_176/Y1                   td                    0.131       3.525 r       N45/gateop_perm/Z
                                   net (fanout=345)      0.370       3.895         N45              
 DRM_234_168/RSTA[1]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   3.895         Logic Levels: 2  
                                                                                   Logic: 0.438ns(43.409%), Route: 0.571ns(56.591%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 DRM_234_168/CLKA[1]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.012       6.946                          

 Data required time                                                  6.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.946                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.051                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.182       3.068 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.140       3.208         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.125       3.333 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.061       3.394         _N61905          
 CLMA_210_176/Y1                   td                    0.131       3.525 r       N45/gateop_perm/Z
                                   net (fanout=345)      0.379       3.904         N45              
 DRM_234_168/RSTA[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   3.904         Logic Levels: 2  
                                                                                   Logic: 0.438ns(43.026%), Route: 0.580ns(56.974%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 DRM_234_168/CLKA[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.016       6.950                          

 Data required time                                                  6.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.950                          
 Data arrival time                                                   3.904                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.046                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.182       3.068 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.140       3.208         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.125       3.333 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.061       3.394         _N61905          
 CLMA_210_176/Y1                   td                    0.131       3.525 r       N45/gateop_perm/Z
                                   net (fanout=345)      0.477       4.002         N45              
 DRM_178_192/RSTA[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.002         Logic Levels: 2  
                                                                                   Logic: 0.438ns(39.247%), Route: 0.678ns(60.753%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 DRM_178_192/CLKA[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.016       6.950                          

 Data required time                                                  6.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.950                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.948                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_198_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_198_196/Q0                   tco                   0.221    1773.300 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079    1773.379         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMS_198_197/M0                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                1773.379         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.667%), Route: 0.079ns(26.333%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895    1776.387         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.742                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_214_180/Q0                   tco                   0.221    1773.300 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.170    1773.470         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
 CLMA_218_180/AD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                1773.470         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.522%), Route: 0.170ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895    1776.387         ntclkbufg_0      
 CLMA_218_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                              0.024    1776.213                          

 Data required time                                               1776.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.213                          
 Data arrival time                                                1773.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.743                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_202_200/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_202_200/Q2                   tco                   0.223    1773.302 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.167    1773.469         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [4]
 CLMA_202_196/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1773.469         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.179%), Route: 0.167ns(42.821%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895    1776.387         ntclkbufg_0      
 CLMA_202_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                              0.024    1776.213                          

 Data required time                                               1776.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.213                          
 Data arrival time                                                1773.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.744                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMA_198_200/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_198_200/Q2                   tco                   0.180    6733.062 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.120         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
 CLMS_198_201/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                6733.120         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    6736.736         ntclkbufg_0      
 CLMS_198_201/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMA_198_184/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q/CLK

 CLMA_198_184/Q2                   tco                   0.180    6733.062 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q/Q
                                   net (fanout=1)        0.058    6733.120         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [3]
 CLMS_198_185/CD                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                6733.120         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    6736.736         ntclkbufg_0      
 CLMS_198_185/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMA_198_196/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_198_196/Q0                   tco                   0.182    6733.064 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.063    6733.127         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMS_198_197/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                6733.127         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    6736.736         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                              -0.011    6736.923                          

 Data required time                                               6736.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.923                          
 Data arrival time                                                6733.127                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.796                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff1[212]/opit_0/CLK
Endpoint    : hdmi_out_inst/r_out[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       hdmi_out_inst/buff1[212]/opit_0/CLK

 CLMA_214_172/Q1                   tco                   0.223       3.312 f       hdmi_out_inst/buff1[212]/opit_0/Q
                                   net (fanout=1)        0.706       4.018         hdmi_out_inst/disp_buff [212]
 CLMS_174_197/Y1                   td                    0.360       4.378 f       hdmi_out_inst/N202_7[4]/gateop/F
                                   net (fanout=1)        0.679       5.057         hdmi_out_inst/_N7042
 CLMS_226_201/Y3                   td                    0.151       5.208 f       hdmi_out_inst/N202_8[4]/gateop_perm/Z
                                   net (fanout=1)        0.448       5.656         hdmi_out_inst/_N7050
 CLMA_214_192/A1                                                           f       hdmi_out_inst/r_out[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.656         Logic Levels: 2  
                                                                                   Logic: 0.734ns(28.594%), Route: 1.833ns(71.406%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMA_214_192/CLK                                                          r       hdmi_out_inst/r_out[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.192       9.804                          
 clock uncertainty                                      -0.150       9.654                          

 Setup time                                             -0.191       9.463                          

 Data required time                                                  9.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.463                          
 Data arrival time                                                   5.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.807                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_218_192/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/CLK

 CLMA_218_192/Q1                   tco                   0.223       3.312 f       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.527       3.839         hdmi_out_inst/hv_cnt_inst/h_count [11]
 CLMA_198_184/Y1                   td                    0.359       4.198 f       hdmi_out_inst/hv_cnt_inst/N82_15/gateop_perm/Z
                                   net (fanout=1)        0.251       4.449         hdmi_out_inst/hv_cnt_inst/_N62375
 CLMA_194_181/Y0                   td                    0.150       4.599 f       hdmi_out_inst/hv_cnt_inst/N82_17/gateop_perm/Z
                                   net (fanout=7)        0.402       5.001         hdmi_out_inst/hv_cnt_inst/N82
 CLMA_210_184/CECO                 td                    0.132       5.133 f       hdmi_out_inst/hv_cnt_inst/v_count[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.133         ntR843           
 CLMA_210_192/CECO                 td                    0.132       5.265 f       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.265         ntR842           
 CLMA_210_196/CECI                                                         f       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CE

 Data arrival time                                                   5.265         Logic Levels: 4  
                                                                                   Logic: 0.996ns(45.772%), Route: 1.180ns(54.228%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMA_210_196/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.576       9.074                          

 Data required time                                                  9.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.074                          
 Data arrival time                                                   5.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.809                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff1[210]/opit_0/CLK
Endpoint    : hdmi_out_inst/r_out[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       hdmi_out_inst/buff1[210]/opit_0/CLK

 CLMA_214_172/Q3                   tco                   0.220       3.309 f       hdmi_out_inst/buff1[210]/opit_0/Q
                                   net (fanout=1)        0.764       4.073         hdmi_out_inst/disp_buff [210]
 CLMA_174_200/Y1                   td                    0.360       4.433 f       hdmi_out_inst/N202_7[2]/gateop/F
                                   net (fanout=1)        0.597       5.030         hdmi_out_inst/_N7040
 CLMS_226_201/Y2                   td                    0.150       5.180 f       hdmi_out_inst/N202_8[2]/gateop_perm/Z
                                   net (fanout=1)        0.469       5.649         hdmi_out_inst/_N7048
 CLMS_218_185/C1                                                           f       hdmi_out_inst/r_out[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.649         Logic Levels: 2  
                                                                                   Logic: 0.730ns(28.516%), Route: 1.830ns(71.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMS_218_185/CLK                                                          r       hdmi_out_inst/r_out[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.190       9.460                          

 Data required time                                                  9.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.460                          
 Data arrival time                                                   5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.811                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/sel_r/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMA_218_176/CLK                                                          r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK

 CLMA_218_176/Q0                   tco                   0.179       3.061 f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.120         hdmi_out_inst/sel_r
 CLMA_218_176/A0                                                           f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_218_176/CLK                                                          r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.078       2.804                          

 Data required time                                                  2.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.804                          
 Data arrival time                                                   3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMA_198_180/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_198_180/Q0                   tco                   0.179       3.061 f       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.061       3.122         hdmi_out_inst/hv_cnt_inst/h_count [0]
 CLMA_198_180/A0                                                           f       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_198_180/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.078       2.804                          

 Data required time                                                  2.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.804                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK

 CLMS_198_193/Q0                   tco                   0.182       3.064 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.155       3.219         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMS_202_185/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   3.219         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.006%), Route: 0.155ns(45.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_202_185/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.011       2.890                          

 Data required time                                                  2.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.890                          
 Data arrival time                                                   3.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q2                   tco                   0.223   58803.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.254   58803.570         rst_value[6]     
 CLMA_210_176/Y0                   td                    0.380   58803.950 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272   58804.222         _N61905          
 CLMS_214_185/Y1                   td                    0.224   58804.446 f       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.300   58804.746         rstn             
 CLMA_210_176/Y2                   td                    0.227   58804.973 f       hdmi_out_inst/hv_cnt_inst/N108/gateop_perm/Z
                                   net (fanout=1)        0.141   58805.114         hdmi_out_inst/hv_cnt_inst/N108
 CLMA_210_176/RS                                                           f       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS

 Data arrival time                                               58805.114         Logic Levels: 3  
                                                                                   Logic: 1.054ns(52.152%), Route: 0.967ns(47.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_210_176/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.114                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.481                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q2                   tco                   0.223   58803.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.254   58803.570         rst_value[6]     
 CLMA_210_176/Y0                   td                    0.380   58803.950 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272   58804.222         _N61905          
 CLMS_214_185/Y1                   td                    0.222   58804.444 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.081   58804.525         rstn             
 CLMS_214_185/Y2                   td                    0.150   58804.675 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.672   58805.347         N47              
 DRM_178_168/RSTB[0]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                               58805.347         Logic Levels: 3  
                                                                                   Logic: 0.975ns(43.256%), Route: 1.279ns(56.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 DRM_178_168/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.015   58802.888                          

 Data required time                                              58802.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.888                          
 Data arrival time                                               58805.347                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.459                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff1[192]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.220   58803.313 f       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255   58803.568         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.360   58803.928 f       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.254   58804.182         _N61909          
 CLMA_210_176/Y1                   td                    0.244   58804.426 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.626   58805.052         N45              
 CLMS_174_197/RS                                                           f       hdmi_out_inst/buff1[192]/opit_0/RS

 Data arrival time                                               58805.052         Logic Levels: 2  
                                                                                   Logic: 0.824ns(42.062%), Route: 1.135ns(57.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMS_174_197/CLK                                                          r       hdmi_out_inst/buff1[192]/opit_0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.052                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.419                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.231       3.299         _72xx_init_done  
 CLMA_218_192/B1                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.299         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.068%), Route: 0.231ns(55.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_218_192/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.084       2.994                          

 Data required time                                                  2.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.994                          
 Data arrival time                                                   3.299                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[8]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.179       3.065 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.169       3.234         _72xx_init_done  
 CLMA_218_192/D3                                                           f       hdmi_out_inst/hv_cnt_inst/h_count[8]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.234         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.437%), Route: 0.169ns(48.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_218_192/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.184       2.894                          

 Data required time                                                  2.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.894                          
 Data arrival time                                                   3.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.265       3.333         _72xx_init_done  
 CLMA_198_192/A1                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.333         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.716%), Route: 0.265ns(59.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_198_192/CLK                                                          r       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.093       2.985                          

 Data required time                                                  2.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.985                          
 Data arrival time                                                   3.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.921    4967.878         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.264    4968.142 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.672    4968.814         N47              
 DRM_178_168/RSTB[0]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4968.814         Logic Levels: 1  
                                                                                   Logic: 0.485ns(23.340%), Route: 1.593ns(76.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 DRM_178_168/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.015    4962.879                          

 Data required time                                               4962.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.879                          
 Data arrival time                                                4968.814                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.935                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.921    4967.878         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.264    4968.142 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.609    4968.751         N47              
 DRM_178_192/RSTB[1]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4968.751         Logic Levels: 1  
                                                                                   Logic: 0.485ns(24.069%), Route: 1.530ns(75.931%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 DRM_178_192/CLKB[1]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.022    4962.872                          

 Data required time                                               4962.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.872                          
 Data arrival time                                                4968.751                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.879                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.921    4967.878         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.264    4968.142 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.592    4968.734         N47              
 DRM_178_192/RSTB[0]                                                       f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/RSTB

 Data arrival time                                                4968.734         Logic Levels: 1  
                                                                                   Logic: 0.485ns(24.274%), Route: 1.513ns(75.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 DRM_178_192/CLKB[0]                                                       r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.015    4962.879                          

 Data required time                                               4962.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.879                          
 Data arrival time                                                4968.734                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.855                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMS_202_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_202_181/Q1                   tco                   0.184       6.571 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       6.707         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [1]
 CLMA_198_184/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.500%), Route: 0.136ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_198_184/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.631                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_198_197/Q1                   tco                   0.184       6.571 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       6.710         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [4]
 CLMS_198_193/M0                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   6.710         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.634                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMS_202_181/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_202_181/Q2                   tco                   0.183       6.570 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235       6.805         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [0]
 CLMS_198_193/M3                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                   6.805         Logic Levels: 0  
                                                                                   Logic: 0.183ns(43.780%), Route: 0.235ns(56.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.729                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_190_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_128/Q0                   tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.267       3.581         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_190_137/Y1                   td                    0.224       3.805 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.256       4.061         ms72xx_ctl/ms7200_ctl/_N57983
 CLMA_190_132/Y2                   td                    0.162       4.223 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.282       4.505         ms72xx_ctl/ms7200_ctl/_N57988
 CLMA_186_140/Y0                   td                    0.150       4.655 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.377       5.032         ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_128/Y2                   td                    0.162       5.194 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.161       5.355         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_133/Y1                   td                    0.359       5.714 f       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.254       5.968         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_182_129/Y0                   td                    0.150       6.118 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.252       6.370         ms72xx_ctl/ms7200_ctl/N8
 CLMA_186_128/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.370         Logic Levels: 6  
                                                                                   Logic: 1.428ns(43.576%), Route: 1.849ns(56.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.886         ntclkbufg_2      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.078                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_190_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_128/Q0                   tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.267       3.581         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_190_137/Y1                   td                    0.224       3.805 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.256       4.061         ms72xx_ctl/ms7200_ctl/_N57983
 CLMA_190_132/Y2                   td                    0.162       4.223 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.282       4.505         ms72xx_ctl/ms7200_ctl/_N57988
 CLMA_186_140/Y0                   td                    0.150       4.655 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.377       5.032         ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_128/Y2                   td                    0.162       5.194 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.161       5.355         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_133/Y1                   td                    0.359       5.714 f       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.254       5.968         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_182_129/Y0                   td                    0.150       6.118 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.252       6.370         ms72xx_ctl/ms7200_ctl/N8
 CLMA_186_128/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.370         Logic Levels: 6  
                                                                                   Logic: 1.428ns(43.576%), Route: 1.849ns(56.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.886         ntclkbufg_2      
 CLMA_186_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.078                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_190_128/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_190_128/Q0                   tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.267       3.581         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_190_137/Y1                   td                    0.224       3.805 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.256       4.061         ms72xx_ctl/ms7200_ctl/_N57983
 CLMA_190_132/Y2                   td                    0.162       4.223 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.282       4.505         ms72xx_ctl/ms7200_ctl/_N57988
 CLMA_186_140/Y0                   td                    0.150       4.655 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.377       5.032         ms72xx_ctl/ms7200_ctl/N261
 CLMA_182_128/Y2                   td                    0.162       5.194 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.161       5.355         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_182_133/Y1                   td                    0.359       5.714 f       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.254       5.968         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_182_129/Y1                   td                    0.359       6.327 f       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.253       6.580         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_186_124/A0                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.580         Logic Levels: 6  
                                                                                   Logic: 1.637ns(46.946%), Route: 1.850ns(53.054%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.886         ntclkbufg_2      
 CLMA_186_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Setup time                                             -0.154     102.759                          

 Data required time                                                102.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.759                          
 Data arrival time                                                   6.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.179                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_174_157/Q1                   tco                   0.184       3.070 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.141       3.211         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_178_148/ADA0[6]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.211         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.615%), Route: 0.141ns(43.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_174_157/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.195       3.263         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_178_148/ADA0[8]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.263         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.276%), Route: 0.195ns(51.724%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMS_174_161/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_174_161/Q0                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.202       3.270         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_178_148/ADA0[9]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   3.270         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.396%), Route: 0.202ns(52.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_181/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_181/Q0                   tco                   0.221       3.588 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=246)      1.092       4.680         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_148/RSCO                  td                    0.105       4.785 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.785         ntR38            
 CLMA_58_152/RSCO                  td                    0.105       4.890 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.890         ntR37            
 CLMA_58_156/RSCO                  td                    0.105       4.995 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.995         ntR36            
 CLMA_58_160/RSCO                  td                    0.105       5.100 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.100         ntR35            
 CLMA_58_164/RSCO                  td                    0.105       5.205 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.205         ntR34            
 CLMA_58_168/RSCO                  td                    0.105       5.310 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.310         ntR33            
 CLMA_58_172/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.310         Logic Levels: 6  
                                                                                   Logic: 0.851ns(43.798%), Route: 1.092ns(56.202%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   5.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.988                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_181/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_181/Q0                   tco                   0.221       3.588 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=246)      1.092       4.680         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_148/RSCO                  td                    0.105       4.785 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.785         ntR38            
 CLMA_58_152/RSCO                  td                    0.105       4.890 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.890         ntR37            
 CLMA_58_156/RSCO                  td                    0.105       4.995 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.995         ntR36            
 CLMA_58_160/RSCO                  td                    0.105       5.100 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.100         ntR35            
 CLMA_58_164/RSCO                  td                    0.105       5.205 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.205         ntR34            
 CLMA_58_168/RSCO                  td                    0.105       5.310 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.310         ntR33            
 CLMA_58_172/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.310         Logic Levels: 6  
                                                                                   Logic: 0.851ns(43.798%), Route: 1.092ns(56.202%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   5.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.988                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_138_181/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_138_181/Q0                   tco                   0.221       3.588 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=246)      1.092       4.680         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_148/RSCO                  td                    0.105       4.785 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       4.785         ntR38            
 CLMA_58_152/RSCO                  td                    0.105       4.890 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.890         ntR37            
 CLMA_58_156/RSCO                  td                    0.105       4.995 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.995         ntR36            
 CLMA_58_160/RSCO                  td                    0.105       5.100 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.100         ntR35            
 CLMA_58_164/RSCO                  td                    0.105       5.205 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.205         ntR34            
 CLMA_58_168/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.205         Logic Levels: 5  
                                                                                   Logic: 0.746ns(40.588%), Route: 1.092ns(59.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   5.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.093                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_177/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q0                    tco                   0.182       3.347 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.367       3.714         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMS_46_165/RSCO                  td                    0.092       3.806 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.806         ntR380           
 CLMS_46_169/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.806         Logic Levels: 1  
                                                                                   Logic: 0.274ns(42.746%), Route: 0.367ns(57.254%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_177/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q0                    tco                   0.182       3.347 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.367       3.714         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMS_46_165/RSCO                  td                    0.092       3.806 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.806         ntR380           
 CLMS_46_169/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.806         Logic Levels: 1  
                                                                                   Logic: 0.274ns(42.746%), Route: 0.367ns(57.254%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_177/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q0                    tco                   0.182       3.347 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.367       3.714         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMS_46_165/RSCO                  td                    0.092       3.806 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.806         ntR380           
 CLMS_46_169/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.806         Logic Levels: 1  
                                                                                   Logic: 0.274ns(42.746%), Route: 0.367ns(57.254%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.224       6.960 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.722       7.682         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_184/RSCO                  td                    0.113       7.795 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[225]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.795         ntR550           
 CLMA_10_192/RSCO                  td                    0.113       7.908 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.908         ntR549           
 CLMA_10_196/RSCO                  td                    0.113       8.021 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.021         ntR548           
 CLMA_10_200/RSCO                  td                    0.113       8.134 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.134         ntR547           
 CLMA_10_204/RSCO                  td                    0.113       8.247 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.247         ntR546           
 CLMA_10_208/RSCO                  td                    0.113       8.360 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.360         ntR545           
 CLMA_10_212/RSCO                  td                    0.113       8.473 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.473         ntR544           
 CLMA_10_216/RSCO                  td                    0.113       8.586 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.586         ntR543           
 CLMA_10_220/RSCO                  td                    0.113       8.699 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.699         ntR542           
 CLMA_10_224/RSCO                  td                    0.113       8.812 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.812         ntR541           
 CLMA_10_228/RSCO                  td                    0.113       8.925 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.925         ntR540           
 CLMA_10_232/RSCO                  td                    0.113       9.038 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.038         ntR539           
 CLMA_10_236/RSCO                  td                    0.113       9.151 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.151         ntR538           
 CLMA_10_240/RSCO                  td                    0.113       9.264 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[48]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.264         ntR537           
 CLMA_10_244/RSCO                  td                    0.113       9.377 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.377         ntR536           
 CLMA_10_248/RSCO                  td                    0.113       9.490 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.490         ntR535           
 CLMA_10_252/RSCO                  td                    0.113       9.603 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.603         ntR534           
 CLMA_10_256/RSCO                  td                    0.113       9.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.716         ntR533           
 CLMA_10_260/RSCO                  td                    0.113       9.829 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.829         ntR532           
 CLMA_10_264/RSCO                  td                    0.113       9.942 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.942         ntR531           
 CLMA_10_268/RSCO                  td                    0.113      10.055 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.055         ntR530           
 CLMA_10_272/RSCO                  td                    0.113      10.168 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.168         ntR529           
 CLMA_10_276/RSCO                  td                    0.113      10.281 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.281         ntR528           
 CLMA_10_280/RSCO                  td                    0.113      10.394 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.394         ntR527           
 CLMA_10_284/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/RS

 Data arrival time                                                  10.394         Logic Levels: 24 
                                                                                   Logic: 2.936ns(80.262%), Route: 0.722ns(19.738%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.005      16.497         ntclkbufg_0      
 CLMA_10_284/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[37]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.072                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.224       6.960 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.722       7.682         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_184/RSCO                  td                    0.113       7.795 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[225]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.795         ntR550           
 CLMA_10_192/RSCO                  td                    0.113       7.908 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.908         ntR549           
 CLMA_10_196/RSCO                  td                    0.113       8.021 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.021         ntR548           
 CLMA_10_200/RSCO                  td                    0.113       8.134 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.134         ntR547           
 CLMA_10_204/RSCO                  td                    0.113       8.247 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.247         ntR546           
 CLMA_10_208/RSCO                  td                    0.113       8.360 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.360         ntR545           
 CLMA_10_212/RSCO                  td                    0.113       8.473 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.473         ntR544           
 CLMA_10_216/RSCO                  td                    0.113       8.586 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.586         ntR543           
 CLMA_10_220/RSCO                  td                    0.113       8.699 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.699         ntR542           
 CLMA_10_224/RSCO                  td                    0.113       8.812 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.812         ntR541           
 CLMA_10_228/RSCO                  td                    0.113       8.925 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.925         ntR540           
 CLMA_10_232/RSCO                  td                    0.113       9.038 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.038         ntR539           
 CLMA_10_236/RSCO                  td                    0.113       9.151 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.151         ntR538           
 CLMA_10_240/RSCO                  td                    0.113       9.264 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[48]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.264         ntR537           
 CLMA_10_244/RSCO                  td                    0.113       9.377 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.377         ntR536           
 CLMA_10_248/RSCO                  td                    0.113       9.490 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.490         ntR535           
 CLMA_10_252/RSCO                  td                    0.113       9.603 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.603         ntR534           
 CLMA_10_256/RSCO                  td                    0.113       9.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.716         ntR533           
 CLMA_10_260/RSCO                  td                    0.113       9.829 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.829         ntR532           
 CLMA_10_264/RSCO                  td                    0.113       9.942 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.942         ntR531           
 CLMA_10_268/RSCO                  td                    0.113      10.055 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.055         ntR530           
 CLMA_10_272/RSCO                  td                    0.113      10.168 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.168         ntR529           
 CLMA_10_276/RSCO                  td                    0.113      10.281 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.281         ntR528           
 CLMA_10_280/RSCO                  td                    0.113      10.394 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.394         ntR527           
 CLMA_10_284/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/RS

 Data arrival time                                                  10.394         Logic Levels: 24 
                                                                                   Logic: 2.936ns(80.262%), Route: 0.722ns(19.738%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.005      16.497         ntclkbufg_0      
 CLMA_10_284/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[39]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.072                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[0]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.224       6.960 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.722       7.682         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_184/RSCO                  td                    0.113       7.795 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[225]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.795         ntR550           
 CLMA_10_192/RSCO                  td                    0.113       7.908 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.908         ntR549           
 CLMA_10_196/RSCO                  td                    0.113       8.021 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.021         ntR548           
 CLMA_10_200/RSCO                  td                    0.113       8.134 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[46]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.134         ntR547           
 CLMA_10_204/RSCO                  td                    0.113       8.247 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.247         ntR546           
 CLMA_10_208/RSCO                  td                    0.113       8.360 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.360         ntR545           
 CLMA_10_212/RSCO                  td                    0.113       8.473 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.473         ntR544           
 CLMA_10_216/RSCO                  td                    0.113       8.586 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.586         ntR543           
 CLMA_10_220/RSCO                  td                    0.113       8.699 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.699         ntR542           
 CLMA_10_224/RSCO                  td                    0.113       8.812 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.812         ntR541           
 CLMA_10_228/RSCO                  td                    0.113       8.925 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.925         ntR540           
 CLMA_10_232/RSCO                  td                    0.113       9.038 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.038         ntR539           
 CLMA_10_236/RSCO                  td                    0.113       9.151 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[40]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.151         ntR538           
 CLMA_10_240/RSCO                  td                    0.113       9.264 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[48]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.264         ntR537           
 CLMA_10_244/RSCO                  td                    0.113       9.377 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.377         ntR536           
 CLMA_10_248/RSCO                  td                    0.113       9.490 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[53]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.490         ntR535           
 CLMA_10_252/RSCO                  td                    0.113       9.603 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.603         ntR534           
 CLMA_10_256/RSCO                  td                    0.113       9.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.716         ntR533           
 CLMA_10_260/RSCO                  td                    0.113       9.829 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[47]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.829         ntR532           
 CLMA_10_264/RSCO                  td                    0.113       9.942 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[60]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.942         ntR531           
 CLMA_10_268/RSCO                  td                    0.113      10.055 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.055         ntR530           
 CLMA_10_272/RSCO                  td                    0.113      10.168 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.168         ntR529           
 CLMA_10_276/RSCO                  td                    0.113      10.281 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.281         ntR528           
 CLMA_10_280/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[0]/opit_0_inv/RS

 Data arrival time                                                  10.281         Logic Levels: 23 
                                                                                   Logic: 2.823ns(79.633%), Route: 0.722ns(20.367%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     1.005      16.497         ntclkbufg_0      
 CLMA_10_280/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[0]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.816                          
 clock uncertainty                                      -0.350      16.466                          

 Recovery time                                           0.000      16.466                          

 Data required time                                                 16.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.466                          
 Data arrival time                                                  10.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.185                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.205       6.776         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_176/RSCO                  td                    0.092       6.868 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.868         ntR394           
 CLMA_46_180/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.868         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_dqs_resp_r/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.205       6.776         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_176/RSCO                  td                    0.092       6.868 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.868         ntR394           
 CLMA_46_180/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.868         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_odt/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMA_50_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_50_172/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=277)      0.205       6.776         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_176/RSCO                  td                    0.092       6.868 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.868         ntR394           
 CLMA_46_180/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/RS

 Data arrival time                                                   6.868         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.380%), Route: 0.205ns(42.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_46_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_addr[10]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.220       3.313 f       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.568         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.360       3.928 f       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.254       4.182         _N61909          
 CLMA_210_176/Y1                   td                    0.244       4.426 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.518       4.944         N45              
 CLMS_198_197/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.944         Logic Levels: 2  
                                                                                   Logic: 0.824ns(44.516%), Route: 1.027ns(55.484%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   4.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.769                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.220       3.313 f       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.568         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.360       3.928 f       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.254       4.182         _N61909          
 CLMA_210_176/Y1                   td                    0.244       4.426 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.518       4.944         N45              
 CLMS_198_197/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.944         Logic Levels: 2  
                                                                                   Logic: 0.824ns(44.516%), Route: 1.027ns(55.484%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   4.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.769                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.220       3.313 f       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.568         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.360       3.928 f       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.254       4.182         _N61909          
 CLMA_210_176/Y1                   td                    0.244       4.426 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.518       4.944         N45              
 CLMS_198_197/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   4.944         Logic Levels: 2  
                                                                                   Logic: 0.824ns(44.516%), Route: 1.027ns(55.484%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895      16.387         ntclkbufg_0      
 CLMS_198_197/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   4.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.769                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.182       3.068 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.140       3.208         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.125       3.333 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.061       3.394         _N61905          
 CLMA_210_176/Y1                   td                    0.131       3.525 r       N45/gateop_perm/Z
                                   net (fanout=345)      0.293       3.818         N45              
 CLMA_202_180/RSCO                 td                    0.085       3.903 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.903         ntR6             
 CLMA_202_184/RSCI                                                         r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.903         Logic Levels: 3  
                                                                                   Logic: 0.523ns(51.426%), Route: 0.494ns(48.574%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_202_184/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   3.903                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.031                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.182       3.068 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.140       3.208         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.125       3.333 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.061       3.394         _N61905          
 CLMA_210_176/Y1                   td                    0.131       3.525 r       N45/gateop_perm/Z
                                   net (fanout=345)      0.293       3.818         N45              
 CLMA_202_180/RSCO                 td                    0.085       3.903 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.903         ntR6             
 CLMA_202_184/RSCI                                                         r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.903         Logic Levels: 3  
                                                                                   Logic: 0.523ns(51.426%), Route: 0.494ns(48.574%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_202_184/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   3.903                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.031                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.182       3.068 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.140       3.208         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.125       3.333 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.061       3.394         _N61905          
 CLMA_210_176/Y1                   td                    0.131       3.525 r       N45/gateop_perm/Z
                                   net (fanout=345)      0.270       3.795         N45              
 CLMA_218_180/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   3.795         Logic Levels: 2  
                                                                                   Logic: 0.438ns(48.185%), Route: 0.471ns(51.815%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_218_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                           -0.187       6.747                          

 Data required time                                                  6.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.747                          
 Data arrival time                                                   3.795                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.952                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q2                   tco                   0.223   58803.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.254   58803.570         rst_value[6]     
 CLMA_210_176/Y0                   td                    0.380   58803.950 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272   58804.222         _N61905          
 CLMS_214_185/Y1                   td                    0.222   58804.444 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.081   58804.525         rstn             
 CLMS_214_185/Y2                   td                    0.150   58804.675 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.492   58805.167         N47              
 CLMA_202_200/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.167         Logic Levels: 3  
                                                                                   Logic: 0.975ns(47.011%), Route: 1.099ns(52.989%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_202_200/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.167                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.740                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q2                   tco                   0.223   58803.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.254   58803.570         rst_value[6]     
 CLMA_210_176/Y0                   td                    0.380   58803.950 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272   58804.222         _N61905          
 CLMS_214_185/Y1                   td                    0.222   58804.444 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.081   58804.525         rstn             
 CLMS_214_185/Y2                   td                    0.150   58804.675 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.482   58805.157         N47              
 CLMS_198_193/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                               58805.157         Logic Levels: 3  
                                                                                   Logic: 0.975ns(47.238%), Route: 1.089ns(52.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.730                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   58803.093         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q2                   tco                   0.223   58803.316 f       cnt_rst/cnt[7]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.254   58803.570         rst_value[6]     
 CLMA_210_176/Y0                   td                    0.380   58803.950 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.272   58804.222         _N61905          
 CLMS_214_185/Y1                   td                    0.222   58804.444 r       N78_29/gateop_perm/Z
                                   net (fanout=45)       0.081   58804.525         rstn             
 CLMS_214_185/Y2                   td                    0.150   58804.675 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.482   58805.157         N47              
 CLMS_198_193/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                               58805.157         Logic Levels: 3  
                                                                                   Logic: 0.975ns(47.238%), Route: 1.089ns(52.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.730                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.224       3.292         _72xx_init_done  
 CLMS_214_185/Y2                   td                    0.167       3.459 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.259       3.718         N47              
 CLMS_202_185/RSCO                 td                    0.085       3.803 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       3.803         ntR25            
 CLMS_202_193/RSCI                                                         r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.803         Logic Levels: 2  
                                                                                   Logic: 0.434ns(47.328%), Route: 0.483ns(52.672%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_202_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                            0.000       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.224       3.292         _72xx_init_done  
 CLMS_214_185/Y2                   td                    0.167       3.459 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.259       3.718         N47              
 CLMS_202_185/RSCO                 td                    0.085       3.803 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       3.803         ntR25            
 CLMS_202_193/RSCI                                                         r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.803         Logic Levels: 2  
                                                                                   Logic: 0.434ns(47.328%), Route: 0.483ns(52.672%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_202_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                            0.000       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_193/CLK                                                          r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_210_193/Q0                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.224       3.292         _72xx_init_done  
 CLMS_214_185/Y2                   td                    0.167       3.459 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.204       3.663         N47              
 CLMA_214_180/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.663         Logic Levels: 1  
                                                                                   Logic: 0.349ns(44.916%), Route: 0.428ns(55.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                           -0.187       2.891                          

 Data required time                                                  2.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.891                          
 Data arrival time                                                   3.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.772                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.921    4967.878         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.264    4968.142 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.492    4968.634         N47              
 CLMA_202_200/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.634         Logic Levels: 1  
                                                                                   Logic: 0.485ns(25.553%), Route: 1.413ns(74.447%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_202_200/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.634                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.216                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.921    4967.878         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.264    4968.142 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.482    4968.624         N47              
 CLMS_198_193/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                4968.624         Logic Levels: 1  
                                                                                   Logic: 0.485ns(25.689%), Route: 1.403ns(74.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.206                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925    4966.736         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.921    4967.878         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.264    4968.142 f       N47_inv/gateop/Z 
                                   net (fanout=25)       0.482    4968.624         N47              
 CLMS_198_193/RS                                                           f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                4968.624         Logic Levels: 1  
                                                                                   Logic: 0.485ns(25.689%), Route: 1.403ns(74.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N18             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMS_198_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.206                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.763       7.332         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.184       7.516 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.259       7.775         N47              
 CLMS_202_185/RSCO                 td                    0.085       7.860 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.860         ntR25            
 CLMS_202_193/RSCI                                                         r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.860         Logic Levels: 2  
                                                                                   Logic: 0.451ns(30.618%), Route: 1.022ns(69.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_202_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                            0.000       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   7.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.773                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.763       7.332         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.184       7.516 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.259       7.775         N47              
 CLMS_202_185/RSCO                 td                    0.085       7.860 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.860         ntR25            
 CLMS_202_193/RSCI                                                         r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.860         Logic Levels: 2  
                                                                                   Logic: 0.451ns(30.618%), Route: 1.022ns(69.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_202_193/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                            0.000       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   7.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.773                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.895       6.387         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.763       7.332         ddr_init_done    
 CLMS_214_185/Y2                   td                    0.184       7.516 r       N47_inv/gateop/Z 
                                   net (fanout=25)       0.204       7.720         N47              
 CLMA_214_180/RS                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.720         Logic Levels: 1  
                                                                                   Logic: 0.366ns(27.457%), Route: 0.967ns(72.543%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_214_180/CLK                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   7.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.820                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_210_181/CLK                                                          r       cnt_rst/cnt[15]/opit_0_A2Q21/CLK

 CLMA_210_181/Q3                   tco                   0.220       3.313 f       cnt_rst/cnt[15]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255       3.568         rst_value[15]    
 CLMA_214_176/Y1                   td                    0.360       3.928 f       N78_25/gateop_perm/Z
                                   net (fanout=2)        0.254       4.182         _N61909          
 CLMA_210_176/Y1                   td                    0.244       4.426 f       N45/gateop_perm/Z
                                   net (fanout=345)      0.964       5.390         N45              
 CLMA_174_124/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.390         Logic Levels: 2  
                                                                                   Logic: 0.824ns(35.873%), Route: 1.473ns(64.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.886         ntclkbufg_2      
 CLMA_174_124/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Recovery time                                          -0.476     102.437                          

 Data required time                                                102.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.437                          
 Data arrival time                                                   5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.047                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[7]/opit_0_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N18             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.886         ntclkbufg_2      
 CLMA_210_173/CLK                                                          r       cnt_rst/cnt[7]/opit_0_A2Q21/CLK

 CLMA_210_173/Q3                   tco                   0.182       3.068 r       cnt_rst/cnt[7]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.140       3.208         rst_value[7]     
 CLMA_210_176/Y0                   td                    0.125       3.333 f       N78_21/gateop_perm/Z
                                   net (fanout=2)        0.061       3.394         _N61905          
 CLMA_210_176/Y1                   td                    0.131       3.525 r       N45/gateop_perm/Z
                                   net (fanout=345)      0.711       4.236         N45              
 CLMA_174_124/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.236         Logic Levels: 2  
                                                                                   Logic: 0.438ns(32.444%), Route: 0.912ns(67.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N18             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.093         ntclkbufg_2      
 CLMA_174_124/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.187       2.729                          

 Data required time                                                  2.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.729                          
 Data arrival time                                                   4.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.507                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_118_204/CLK                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_118_204/Q0                   tco                   0.221       6.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.693       7.650         ddr_init_done    
 CLMS_166_197/Y0                   td                    0.150       7.800 f       N1/gateop_perm/Z 
                                   net (fanout=1)        2.304      10.104         nt_init_done     
 IOL_19_374/DO                     td                    0.106      10.210 f       init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.210         init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.238      13.448 f       init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      13.557         init_done        
 B2                                                                        f       init_done (port) 

 Data arrival time                                                  13.557         Logic Levels: 3  
                                                                                   Logic: 3.715ns(54.464%), Route: 3.106ns(45.536%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_50_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_50_180/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=74)       0.547       7.506         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/calib_done
 CLMA_46_208/Y2                    td                    0.264       7.770 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.411       9.181         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.287 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.287         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.516 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.612         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.612         Logic Levels: 3  
                                                                                   Logic: 3.822ns(65.044%), Route: 2.054ns(34.956%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N18             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2842)     0.925       6.736         ntclkbufg_0      
 CLMA_126_180/CLK                                                          r       axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/CLK

 CLMA_126_180/Q0                   tco                   0.221       6.957 f       axi_ctrl_inst/axi_rdctrl_inst/rd_busy/opit_0/Q
                                   net (fanout=2)        2.163       9.120         nt_led[2]        
 IOL_67_373/DO                     td                    0.106       9.226 f       led_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       9.226         led_obuf[2]/ntO  
 IOBR_TB_65_376/PAD                td                    3.238      12.464 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.097      12.561         led[2]           
 A5                                                                        f       led[2] (port)    

 Data arrival time                                                  12.561         Logic Levels: 2  
                                                                                   Logic: 3.565ns(61.202%), Route: 2.260ns(38.798%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[31] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       mem_dq[31] (port)
                                   net (fanout=1)        0.094       0.094         nt_mem_dq[31]    
 IOBS_LR_0_264/DIN                 td                    0.372       0.466 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.466         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_265/RX_DATA_DD              td                    0.371       0.837 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.304       1.141         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_10_252/Y1                    td                    0.131       1.272 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.139       1.411         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N63969
 CLMS_10_257/D3                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.411         Logic Levels: 3  
                                                                                   Logic: 0.874ns(61.942%), Route: 0.537ns(38.058%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.107       0.107         nt_mem_dq[13]    
 IOBS_LR_0_204/DIN                 td                    0.372       0.479 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.479         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_205/RX_DATA_DD              td                    0.371       0.850 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.293       1.143         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMS_14_201/Y3                    td                    0.130       1.273 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.142       1.415         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N63258
 CLMA_14_196/B1                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.415         Logic Levels: 3  
                                                                                   Logic: 0.873ns(61.696%), Route: 0.542ns(38.304%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[23] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M4                                                      0.000       0.000 f       mem_dq[23] (port)
                                   net (fanout=1)        0.050       0.050         nt_mem_dq[23]    
 IOBS_LR_0_213/DIN                 td                    0.372       0.422 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.422         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_214/RX_DATA_DD              td                    0.371       0.793 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.214       1.007         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [7]
 CLMS_14_213/Y2                    td                    0.279       1.286 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.139       1.425         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N63920
 CLMA_18_212/C4                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.425         Logic Levels: 3  
                                                                                   Logic: 1.022ns(71.719%), Route: 0.403ns(28.281%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_42_169/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_42_169/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_46_165/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_74_181/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_74_181/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_193/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.754       1.250           0.496           High Pulse Width  CLMS_50_169/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 0.754       1.250           0.496           Low Pulse Width   CLMS_50_169/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.647       3.365           0.718           High Pulse Width  DRM_234_192/CLKB[0]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.647       3.365           0.718           Low Pulse Width   DRM_234_192/CLKB[0]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.647       3.365           0.718           High Pulse Width  DRM_234_192/CLKB[1]     hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_178_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_178_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_178_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------+
| Type       | File Name                                                   
+---------------------------------------------------------------------------+
| Input      | F:/PDS_DEMO/ObjectRecognition/place_route/top_pnr.adf       
| Output     | F:/PDS_DEMO/ObjectRecognition/report_timing/top_rtp.adf     
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/top.rtr         
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/rtr.db          
+---------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 792 MB
Total CPU  time to report_timing completion : 0h:0m:7s
Process Total CPU  time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:8s
