<stg><name>rpy_to_duty</name>


<trans_list>

<trans id="239" from="1" to="2">
<condition id="12">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="1" to="5">
<condition id="17">
<or_exp><and_exp><literal name="kill_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="2" to="3">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="3" to="4">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="4" to="5">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %regs_in_V), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %kill), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %m0_V), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %m1_V), !map !114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %m2_V), !map !118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %m3_V), !map !122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %m4_V), !map !126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %m5_V), !map !130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %kill_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %kill)

]]></Node>
<StgValue><ssdm name="kill_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %regs_in_V_addr = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="regs_in_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rpy_to_duty_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i8]* %regs_in_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface([4 x i8]* %regs_in_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i1 %kill, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i8* %m0_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i8* %m1_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i8* %m2_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i8* %m3_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i8* %m4_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i8* %m5_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %kill_read, label %1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:0  %p_Val2_s = load i8* %regs_in_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="kill_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.i8P(i8* %m5_V, i8 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="kill_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.i8P(i8* %m4_V, i8 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="kill_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.i8P(i8* %m3_V, i8 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="kill_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_none.i8P(i8* %m2_V, i8 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="kill_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_none.i8P(i8* %m1_V, i8 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="kill_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_none.i8P(i8* %m0_V, i8 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="kill_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:0  %p_Val2_s = load i8* %regs_in_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %regs_in_V_addr_1 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="regs_in_V_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:2  %p_Val2_1 = load i8* %regs_in_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:2  %p_Val2_1 = load i8* %regs_in_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %regs_in_V_addr_2 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="regs_in_V_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:5  %p_Val2_2 = load i8* %regs_in_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ifconv:3  %tmp_4 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %p_Val2_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:5  %p_Val2_2 = load i8* %regs_in_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %regs_in_V_addr_3 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="regs_in_V_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:7  %p_Val2_3 = load i8* %regs_in_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="13">
<![CDATA[
_ifconv:13  %tmp_cast = sext i13 %tmp_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:14  %tmp_8 = mul i26 -2365, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:83  %tmp_23 = mul i26 2364, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:7  %p_Val2_3 = load i8* %regs_in_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ifconv:8  %p_Val2_4 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %p_Val2_3, i5 0)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="13">
<![CDATA[
_ifconv:9  %tmp_9_cast = sext i13 %p_Val2_4 to i14

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:10  %r_V = sub i14 4096, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
_ifconv:11  %p_Val2_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Val2_s, i16 0)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="24">
<![CDATA[
_ifconv:12  %p_Val2_5_cast = sext i24 %p_Val2_5 to i26

]]></Node>
<StgValue><ssdm name="p_Val2_5_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="25" op_1_bw="8" op_2_bw="17">
<![CDATA[
_ifconv:15  %p_Val2_8 = call i25 @_ssdm_op_BitConcatenate.i25.i8.i17(i8 %p_Val2_2, i17 0)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:16  %tmp_10_cast4 = sext i25 %p_Val2_8 to i27

]]></Node>
<StgValue><ssdm name="tmp_10_cast4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="25">
<![CDATA[
_ifconv:17  %tmp_10_cast4_cast = sext i25 %p_Val2_8 to i26

]]></Node>
<StgValue><ssdm name="tmp_10_cast4_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:18  %tmp_s = sub i26 0, %tmp_10_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:19  %tmp_11_cast_cast = sext i26 %tmp_s to i27

]]></Node>
<StgValue><ssdm name="tmp_11_cast_cast"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:20  %tmp_1 = add i26 %tmp_8, %p_Val2_5_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:21  %tmp_12_cast = sext i26 %tmp_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:22  %r_V_19_tr = sub i27 %tmp_12_cast, %tmp_10_cast4

]]></Node>
<StgValue><ssdm name="r_V_19_tr"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="54" op_0_bw="27">
<![CDATA[
_ifconv:23  %sext2_cast = sext i27 %r_V_19_tr to i54

]]></Node>
<StgValue><ssdm name="sext2_cast"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:24  %mul1 = mul i54 178956971, %sext2_cast

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:25  %neg_mul1 = sub i54 0, %mul1

]]></Node>
<StgValue><ssdm name="neg_mul1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ifconv:26  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_19_tr, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27  %tmp_33 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul1, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:28  %tmp = sext i25 %tmp_33 to i27

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_51 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul1, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:30  %tmp_2 = sext i25 %tmp_51 to i27

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:31  %tmp_6 = select i1 %tmp_14, i27 %tmp, i27 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:32  %neg_ti1 = sub i27 0, %tmp_6

]]></Node>
<StgValue><ssdm name="neg_ti1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:33  %tmp_3 = select i1 %tmp_14, i27 %neg_ti1, i27 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="14">
<![CDATA[
_ifconv:34  %OP1_V_2_cast3 = zext i14 %r_V to i40

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="39" op_0_bw="14">
<![CDATA[
_ifconv:35  %OP1_V_2_cast2 = zext i14 %r_V to i39

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="38" op_0_bw="14">
<![CDATA[
_ifconv:36  %OP1_V_2_cast = zext i14 %r_V to i38

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="38" op_0_bw="27">
<![CDATA[
_ifconv:37  %OP2_V_cast = sext i27 %tmp_3 to i38

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:38  %p_Val2_6 = mul i38 %OP1_V_2_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="37" op_0_bw="37" op_1_bw="8" op_2_bw="29">
<![CDATA[
_ifconv:39  %tmp_5 = call i37 @_ssdm_op_BitConcatenate.i37.i8.i29(i8 %p_Val2_3, i29 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="37">
<![CDATA[
_ifconv:40  %tmp_13_cast1 = sext i37 %tmp_5 to i40

]]></Node>
<StgValue><ssdm name="tmp_13_cast1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="39" op_0_bw="37">
<![CDATA[
_ifconv:41  %tmp_13_cast = sext i37 %tmp_5 to i39

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="39" op_0_bw="38">
<![CDATA[
_ifconv:42  %tmp_14_cast = sext i38 %p_Val2_6 to i39

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:43  %r_V_1 = add i39 %tmp_13_cast, %tmp_14_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="47" op_0_bw="39">
<![CDATA[
_ifconv:44  %OP1_V_3_cast = sext i39 %r_V_1 to i47

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="47" op_0_bw="47" op_1_bw="39" op_2_bw="8">
<![CDATA[
_ifconv:45  %p_shl1 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_1, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv:46  %r_V_13 = sub i47 %p_shl1, %OP1_V_3_cast

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv:47  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_13, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="36" op_0_bw="47">
<![CDATA[
_ifconv:48  %tmp_67 = trunc i47 %r_V_13 to i36

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:49  %tmp_7 = icmp eq i36 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:50  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_13, i32 36, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:51  %tmp_10 = add i8 1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:52  %tmp_11 = select i1 %tmp_7, i8 %tmp_9, i8 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:53  %tmp_12 = select i1 %tmp_66, i8 %tmp_11, i8 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:54  call void @_ssdm_op_Write.ap_none.i8P(i8* %m0_V, i8 %tmp_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="25" op_1_bw="8" op_2_bw="17">
<![CDATA[
_ifconv:55  %tmp_13 = call i25 @_ssdm_op_BitConcatenate.i25.i8.i17(i8 %p_Val2_s, i17 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="25">
<![CDATA[
_ifconv:56  %tmp_14_cast1 = sext i25 %tmp_13 to i26

]]></Node>
<StgValue><ssdm name="tmp_14_cast1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:57  %r_V_21_tr = add i26 %tmp_10_cast4_cast, %tmp_14_cast1

]]></Node>
<StgValue><ssdm name="r_V_21_tr"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="54" op_0_bw="26">
<![CDATA[
_ifconv:58  %sext3_cast = sext i26 %r_V_21_tr to i54

]]></Node>
<StgValue><ssdm name="sext3_cast"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:59  %mul3 = mul i54 178956971, %sext3_cast

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:60  %neg_mul2 = sub i54 0, %mul3

]]></Node>
<StgValue><ssdm name="neg_mul2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ifconv:61  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V_21_tr, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62  %tmp_69 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul2, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:63  %tmp_15 = sext i25 %tmp_69 to i27

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:64  %tmp_70 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul3, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:65  %tmp_16 = sext i25 %tmp_70 to i27

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:66  %tmp_18 = select i1 %tmp_68, i27 %tmp_15, i27 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:67  %neg_ti2 = sub i27 0, %tmp_18

]]></Node>
<StgValue><ssdm name="neg_ti2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:68  %tmp_17 = select i1 %tmp_68, i27 %neg_ti2, i27 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="39" op_0_bw="27">
<![CDATA[
_ifconv:69  %OP2_V_1_cast = sext i27 %tmp_17 to i39

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:70  %p_Val2_9 = mul i39 %OP1_V_2_cast2, %OP2_V_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:71  %r_V_3 = add i39 %tmp_13_cast, %p_Val2_9

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="47" op_0_bw="39">
<![CDATA[
_ifconv:72  %OP1_V_4_cast = sext i39 %r_V_3 to i47

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="47" op_0_bw="47" op_1_bw="39" op_2_bw="8">
<![CDATA[
_ifconv:73  %p_shl2 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_3, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv:74  %r_V_14 = sub i47 %p_shl2, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv:75  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_14, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="36" op_0_bw="47">
<![CDATA[
_ifconv:76  %tmp_72 = trunc i47 %r_V_14 to i36

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:77  %tmp_19 = icmp eq i36 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:78  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_14, i32 36, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:79  %tmp_21 = add i8 1, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:80  %tmp_22 = select i1 %tmp_19, i8 %tmp_20, i8 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:81  %tmp_26 = select i1 %tmp_71, i8 %tmp_22, i8 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:82  call void @_ssdm_op_Write.ap_none.i8P(i8* %m1_V, i8 %tmp_26)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:84  %tmp_24 = add i26 %tmp_23, %p_Val2_5_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:85  %tmp_24_cast = sext i26 %tmp_24 to i27

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:86  %r_V_23_tr = sub i27 %tmp_24_cast, %tmp_10_cast4

]]></Node>
<StgValue><ssdm name="r_V_23_tr"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="54" op_0_bw="27">
<![CDATA[
_ifconv:87  %sext4_cast = sext i27 %r_V_23_tr to i54

]]></Node>
<StgValue><ssdm name="sext4_cast"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:88  %mul4 = mul i54 178956971, %sext4_cast

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:89  %neg_mul4 = sub i54 0, %mul4

]]></Node>
<StgValue><ssdm name="neg_mul4"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ifconv:90  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_23_tr, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:91  %tmp_74 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul4, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:92  %tmp_30 = sext i25 %tmp_74 to i27

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:93  %tmp_75 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul4, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:94  %tmp_32 = sext i25 %tmp_75 to i27

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:95  %tmp_35 = select i1 %tmp_73, i27 %tmp_30, i27 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:96  %neg_ti3 = sub i27 0, %tmp_35

]]></Node>
<StgValue><ssdm name="neg_ti3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:97  %tmp_25 = select i1 %tmp_73, i27 %neg_ti3, i27 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="38" op_0_bw="27">
<![CDATA[
_ifconv:98  %OP2_V_2_cast = sext i27 %tmp_25 to i38

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:99  %p_Val2_11 = mul i38 %OP1_V_2_cast, %OP2_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="39" op_0_bw="38">
<![CDATA[
_ifconv:100  %tmp_26_cast = sext i38 %p_Val2_11 to i39

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:101  %r_V_5 = add i39 %tmp_13_cast, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="47" op_0_bw="39">
<![CDATA[
_ifconv:102  %OP1_V_5_cast = sext i39 %r_V_5 to i47

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="47" op_0_bw="47" op_1_bw="39" op_2_bw="8">
<![CDATA[
_ifconv:103  %p_shl3 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_5, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv:104  %r_V_15 = sub i47 %p_shl3, %OP1_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv:105  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_15, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="36" op_0_bw="47">
<![CDATA[
_ifconv:106  %tmp_77 = trunc i47 %r_V_15 to i36

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:107  %tmp_27 = icmp eq i36 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:108  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_15, i32 36, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:109  %tmp_41 = add i8 1, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:110  %tmp_42 = select i1 %tmp_27, i8 %tmp_39, i8 %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:111  %tmp_43 = select i1 %tmp_76, i8 %tmp_42, i8 %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:112  call void @_ssdm_op_Write.ap_none.i8P(i8* %m2_V, i8 %tmp_43)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:113  %tmp_28 = sub i26 %tmp_8, %p_Val2_5_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:114  %tmp_28_cast = sext i26 %tmp_28 to i27

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:115  %r_V_25_tr = add i27 %tmp_28_cast, %tmp_10_cast4

]]></Node>
<StgValue><ssdm name="r_V_25_tr"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="27">
<![CDATA[
_ifconv:116  %sext9_cast = sext i27 %r_V_25_tr to i54

]]></Node>
<StgValue><ssdm name="sext9_cast"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:117  %mul5 = mul i54 178956971, %sext9_cast

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:118  %neg_mul5 = sub i54 0, %mul5

]]></Node>
<StgValue><ssdm name="neg_mul5"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ifconv:119  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_25_tr, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:120  %tmp_79 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul5, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:121  %tmp_44 = sext i25 %tmp_79 to i27

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:122  %tmp_80 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul5, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:123  %tmp_45 = sext i25 %tmp_80 to i27

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:124  %tmp_49 = select i1 %tmp_78, i27 %tmp_44, i27 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:125  %neg_ti4 = sub i27 0, %tmp_49

]]></Node>
<StgValue><ssdm name="neg_ti4"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:126  %tmp_29 = select i1 %tmp_78, i27 %neg_ti4, i27 %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="38" op_0_bw="27">
<![CDATA[
_ifconv:127  %OP2_V_3_cast = sext i27 %tmp_29 to i38

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:128  %p_Val2_13 = mul i38 %OP1_V_2_cast, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="39" op_0_bw="38">
<![CDATA[
_ifconv:129  %tmp_30_cast = sext i38 %p_Val2_13 to i39

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:130  %r_V_7 = add i39 %tmp_13_cast, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="47" op_0_bw="39">
<![CDATA[
_ifconv:131  %OP1_V_6_cast = sext i39 %r_V_7 to i47

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="47" op_0_bw="47" op_1_bw="39" op_2_bw="8">
<![CDATA[
_ifconv:132  %p_shl4 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_7, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv:133  %r_V_16 = sub i47 %p_shl4, %OP1_V_6_cast

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv:134  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_16, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="36" op_0_bw="47">
<![CDATA[
_ifconv:135  %tmp_82 = trunc i47 %r_V_16 to i36

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:136  %tmp_31 = icmp eq i36 %tmp_82, 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:137  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_16, i32 36, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:138  %tmp_47 = add i8 1, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:139  %tmp_48 = select i1 %tmp_31, i8 %tmp_46, i8 %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:140  %tmp_50 = select i1 %tmp_81, i8 %tmp_48, i8 %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:141  call void @_ssdm_op_Write.ap_none.i8P(i8* %m3_V, i8 %tmp_50)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:142  %tmp_33_cast = sext i25 %tmp_13 to i27

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:143  %r_V_27_tr = sub i27 %tmp_11_cast_cast, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="r_V_27_tr"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="55" op_0_bw="27">
<![CDATA[
_ifconv:144  %sext1_cast = sext i27 %r_V_27_tr to i55

]]></Node>
<StgValue><ssdm name="sext1_cast"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:145  %mul2 = mul i55 357913942, %sext1_cast

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:146  %neg_mul3 = sub i55 0, %mul2

]]></Node>
<StgValue><ssdm name="neg_mul3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ifconv:147  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_27_tr, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="25" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:148  %tmp_84 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %neg_mul3, i32 30, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="25">
<![CDATA[
_ifconv:149  %tmp_55 = sext i25 %tmp_84 to i28

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="25" op_0_bw="25" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:150  %tmp_85 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %mul2, i32 30, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="25">
<![CDATA[
_ifconv:151  %tmp_57 = sext i25 %tmp_85 to i28

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:152  %tmp_61 = select i1 %tmp_83, i28 %tmp_55, i28 %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:153  %neg_ti8 = sub i28 0, %tmp_61

]]></Node>
<StgValue><ssdm name="neg_ti8"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:154  %tmp_34 = select i1 %tmp_83, i28 %neg_ti8, i28 %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="40" op_0_bw="28">
<![CDATA[
_ifconv:155  %OP2_V_4_cast = sext i28 %tmp_34 to i40

]]></Node>
<StgValue><ssdm name="OP2_V_4_cast"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:156  %p_Val2_15 = mul i40 %OP1_V_2_cast3, %OP2_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:157  %r_V_9 = add i40 %tmp_13_cast1, %p_Val2_15

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="48" op_0_bw="40">
<![CDATA[
_ifconv:158  %OP1_V_7_cast = sext i40 %r_V_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="48" op_0_bw="48" op_1_bw="40" op_2_bw="8">
<![CDATA[
_ifconv:159  %p_shl5 = call i48 @_ssdm_op_BitConcatenate.i48.i40.i8(i40 %r_V_9, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:160  %r_V_17 = sub i48 %p_shl5, %OP1_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
_ifconv:161  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %r_V_17, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="36" op_0_bw="48">
<![CDATA[
_ifconv:162  %tmp_87 = trunc i48 %r_V_17 to i36

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:163  %tmp_36 = icmp eq i36 %tmp_87, 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:164  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %r_V_17, i32 36, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:165  %tmp_53 = add i8 1, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:166  %tmp_54 = select i1 %tmp_36, i8 %tmp_52, i8 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:167  %tmp_56 = select i1 %tmp_86, i8 %tmp_54, i8 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:168  call void @_ssdm_op_Write.ap_none.i8P(i8* %m4_V, i8 %tmp_56)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:169  %tmp_37 = sub i26 %tmp_23, %p_Val2_5_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:170  %tmp_37_cast = sext i26 %tmp_37 to i27

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:171  %r_V_29_tr = add i27 %tmp_37_cast, %tmp_10_cast4

]]></Node>
<StgValue><ssdm name="r_V_29_tr"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="54" op_0_bw="27">
<![CDATA[
_ifconv:172  %sext_cast = sext i27 %r_V_29_tr to i54

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:173  %mul = mul i54 178956971, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:174  %neg_mul = sub i54 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ifconv:175  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_29_tr, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:176  %tmp_89 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:177  %tmp_63 = sext i25 %tmp_89 to i27

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="25" op_0_bw="25" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:178  %tmp_90 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul, i32 29, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="27" op_0_bw="25">
<![CDATA[
_ifconv:179  %tmp_64 = sext i25 %tmp_90 to i27

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:180  %tmp_65 = select i1 %tmp_88, i27 %tmp_63, i27 %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:181  %neg_ti = sub i27 0, %tmp_65

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:182  %tmp_38 = select i1 %tmp_88, i27 %neg_ti, i27 %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="38" op_0_bw="27">
<![CDATA[
_ifconv:183  %OP2_V_5_cast = sext i27 %tmp_38 to i38

]]></Node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:184  %p_Val2_17 = mul i38 %OP1_V_2_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="39" op_0_bw="38">
<![CDATA[
_ifconv:185  %tmp_39_cast = sext i38 %p_Val2_17 to i39

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:186  %r_V_11 = add i39 %tmp_13_cast, %tmp_39_cast

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="47" op_0_bw="39">
<![CDATA[
_ifconv:187  %OP1_V_8_cast = sext i39 %r_V_11 to i47

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="47" op_0_bw="47" op_1_bw="39" op_2_bw="8">
<![CDATA[
_ifconv:188  %p_shl = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_11, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv:189  %r_V_18 = sub i47 %p_shl, %OP1_V_8_cast

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="47" op_2_bw="32">
<![CDATA[
_ifconv:190  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_18, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="36" op_0_bw="47">
<![CDATA[
_ifconv:191  %tmp_92 = trunc i47 %r_V_18 to i36

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:192  %tmp_40 = icmp eq i36 %tmp_92, 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:193  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_18, i32 36, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:194  %tmp_59 = add i8 1, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:195  %tmp_60 = select i1 %tmp_40, i8 %tmp_58, i8 %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:196  %tmp_62 = select i1 %tmp_91, i8 %tmp_60, i8 %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:197  call void @_ssdm_op_Write.ap_none.i8P(i8* %m5_V, i8 %tmp_62)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="kill_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:198  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
