#ifndef M3_RDR_DDR_MAP_H
#define M3_RDR_DDR_MAP_H 
#define M3_RDR_SYS_CONTEXT_BASE_ADDR 0
#define M3_RDR_SYS_CONTEXT_SIZE 0x70000
#define M3_RDR_SYS_CONTEXT_RDR_MEM_MAP_INDEX_OFFSET 0x0U
#define M3_RDR_SYS_CONTEXT_RDR_MEM_MAP_INDEX_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR)
#define M3_RDR_SYS_CONTEXT_RDR_MEM_MAP_INDEX_SIZE 0x80
#define M3_RDR_SYS_CONTEXT_EXC_SPECIAL_OFFSET \
 (M3_RDR_SYS_CONTEXT_RDR_MEM_MAP_INDEX_OFFSET + M3_RDR_SYS_CONTEXT_RDR_MEM_MAP_INDEX_SIZE)
#define M3_RDR_SYS_CONTEXT_EXC_SPECIAL_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_EXC_SPECIAL_OFFSET)
#define M3_RDR_SYS_CONTEXT_EXC_SPECIAL_SIZE 0x80
#define M3_RDR_SYS_CONTEXT_HEAD_OFFSET (M3_RDR_SYS_CONTEXT_EXC_SPECIAL_OFFSET + M3_RDR_SYS_CONTEXT_EXC_SPECIAL_SIZE)
#define M3_RDR_SYS_CONTEXT_HEAD_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_HEAD_OFFSET)
#define M3_RDR_SYS_CONTEXT_HEAD_SIZE 0x100
#define M3_RDR_SYS_CONTEXT_M3_COREREG_OFFSET (M3_RDR_SYS_CONTEXT_HEAD_OFFSET + M3_RDR_SYS_CONTEXT_HEAD_SIZE)
#define M3_RDR_SYS_CONTEXT_M3_COREREG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_M3_COREREG_OFFSET)
#define M3_RDR_SYS_CONTEXT_M3_COREREG_SIZE 0x200
#define M3_RDR_SYS_CONTEXT_M3_NVICREG_OFFSET \
 (M3_RDR_SYS_CONTEXT_M3_COREREG_OFFSET + M3_RDR_SYS_CONTEXT_M3_COREREG_SIZE)
#define M3_RDR_SYS_CONTEXT_M3_NVICREG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_M3_NVICREG_OFFSET)
#define M3_RDR_SYS_CONTEXT_M3_NVICREG_SIZE (0xF00 * 4)
#define M3_RDR_SYS_CONTEXT_M3_LOG_OFFSET \
 (M3_RDR_SYS_CONTEXT_M3_NVICREG_OFFSET + M3_RDR_SYS_CONTEXT_M3_NVICREG_SIZE)
#define M3_RDR_SYS_CONTEXT_M3_LOG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_M3_LOG_OFFSET)
#define M3_RDR_SYS_CONTEXT_M3_LOG_SIZE 0x1000
#define M3_RDR_SYS_CONTEXT_M3_PRIVATE_DATA_OFFSET \
 (M3_RDR_SYS_CONTEXT_M3_LOG_OFFSET + M3_RDR_SYS_CONTEXT_M3_LOG_SIZE)
#define M3_RDR_SYS_CONTEXT_M3_PRIVATE_DATA_ADDR \
 (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_M3_PRIVATE_DATA_OFFSET)
#define M3_RDR_SYS_CONTEXT_M3_PRIVATE_DATA_SIZE 0x400
#define M3_RDR_SYS_CONTEXT_PERI_IPREG_OFFSET \
 (M3_RDR_SYS_CONTEXT_M3_PRIVATE_DATA_OFFSET + M3_RDR_SYS_CONTEXT_M3_PRIVATE_DATA_SIZE)
#define M3_RDR_SYS_CONTEXT_PERI_IPREG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_PERI_IPREG_OFFSET)
#define M3_RDR_SYS_CONTEXT_PERI_IPREG_SIZE 0x400
#define M3_RDR_SYS_CONTEXT_RUNTIME_VAR_RESERVED_OFFSET \
 (M3_RDR_SYS_CONTEXT_PERI_IPREG_OFFSET + M3_RDR_SYS_CONTEXT_PERI_IPREG_SIZE)
#define M3_RDR_SYS_CONTEXT_RUNTIME_VAR_RESERVED_ADDR \
 (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_RUNTIME_VAR_RESERVED_OFFSET)
#define M3_RDR_SYS_CONTEXT_RUNTIME_VAR_RESERVED_SIZE 0x100
#define M3_RDR_SYS_CONTEXT_LPMCU_STAT_OFFSET \
 (M3_RDR_SYS_CONTEXT_RUNTIME_VAR_RESERVED_OFFSET + M3_RDR_SYS_CONTEXT_RUNTIME_VAR_RESERVED_SIZE)
#define M3_RDR_SYS_CONTEXT_LPMCU_STAT_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_LPMCU_STAT_OFFSET)
#define M3_RDR_SYS_CONTEXT_LPMCU_STAT_SIZE 0x1000
#define M3_RDR_SYS_CONTEXT_KERNEL_STAT_OFFSET \
 (M3_RDR_SYS_CONTEXT_LPMCU_STAT_OFFSET + M3_RDR_SYS_CONTEXT_LPMCU_STAT_SIZE)
#define M3_RDR_SYS_CONTEXT_KERNEL_STAT_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_KERNEL_STAT_OFFSET)
#define M3_RDR_SYS_CONTEXT_KERNEL_STAT_SIZE 0x200
#define M3_RDR_SYS_CONTEXT_EXPOSE_STORAGE_OFFSET \
 (M3_RDR_SYS_CONTEXT_KERNEL_STAT_OFFSET + M3_RDR_SYS_CONTEXT_KERNEL_STAT_SIZE)
#define M3_RDR_SYS_CONTEXT_EXPOSE_STORAGE_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR +M3_RDR_SYS_CONTEXT_EXPOSE_STORAGE_OFFSET)
#define M3_RDR_SYS_CONTEXT_EXPOSE_STORAGE_SIZE 0xF00
#define M3_RDR_SYS_CONTEXT_NOC_REG_OFFSET \
 (M3_RDR_SYS_CONTEXT_EXPOSE_STORAGE_OFFSET + M3_RDR_SYS_CONTEXT_EXPOSE_STORAGE_SIZE)
#define M3_RDR_SYS_CONTEXT_NOC_REG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_NOC_REG_OFFSET)
#define M3_RDR_SYS_CONTEXT_NOC_REG_SIZE 0x200
#define M3_RDR_SYS_CONTEXT_RUNTIME_VAR_OFFSET (M3_RDR_SYS_CONTEXT_NOC_REG_OFFSET + M3_RDR_SYS_CONTEXT_NOC_REG_SIZE)
#define M3_RDR_SYS_CONTEXT_RUNTIME_VAR_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_RUNTIME_VAR_OFFSET)
#define M3_RDR_SYS_CONTEXT_RUNTIME_VAR_SIZE 0x400
#define M3_RDR_SYS_CONTEXT_MODEM_DATA_OFFSET \
 (M3_RDR_SYS_CONTEXT_RUNTIME_VAR_OFFSET + M3_RDR_SYS_CONTEXT_RUNTIME_VAR_SIZE)
#define M3_RDR_SYS_CONTEXT_MODEM_DATA_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_MODEM_DATA_OFFSET)
#define M3_RDR_SYS_CONTEXT_MODEM_DATA_SIZE 0x100
#define M3_RDR_CRG_PERI_OFFSET (M3_RDR_SYS_CONTEXT_MODEM_DATA_OFFSET + M3_RDR_SYS_CONTEXT_MODEM_DATA_SIZE)
#define M3_RDR_CRG_PERI_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_CRG_PERI_OFFSET)
#define M3_RDR_CRG_PERI_SIZE 0x1000
#define M3_RDR_SCTRL_OFFSET (M3_RDR_CRG_PERI_OFFSET + M3_RDR_CRG_PERI_SIZE)
#define M3_RDR_SCTRL_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SCTRL_OFFSET)
#define M3_RDR_SCTRL_SIZE 0x1000
#define M3_RDR_PMCTRL_OFFSET (M3_RDR_SCTRL_OFFSET + M3_RDR_SCTRL_SIZE)
#define M3_RDR_PMCTRL_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_PMCTRL_OFFSET)
#define M3_RDR_PMCTRL_SIZE 0x1000
#define M3_RDR_PCTRL_OFFSET (M3_RDR_PMCTRL_OFFSET + M3_RDR_PMCTRL_SIZE)
#define M3_RDR_PCTRL_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_PCTRL_OFFSET)
#define M3_RDR_PCTRL_SIZE 0x1100
#define M3_RDR_ACTRL_OFFSET (M3_RDR_PCTRL_OFFSET + M3_RDR_PCTRL_SIZE)
#define M3_RDR_ACTRL_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_ACTRL_OFFSET)
#define M3_RDR_ACTRL_SIZE 0x200
#define M3_RDR_SYS_CONTEXT_IOMCU_REG_OFFSET (M3_RDR_ACTRL_OFFSET + M3_RDR_ACTRL_SIZE)
#define M3_RDR_SYS_CONTEXT_IOMCU_REG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_IOMCU_REG_OFFSET)
#define M3_RDR_SYS_CONTEXT_IOMCU_REG_SIZE 0x100
#define M3_RDR_DDR_REG_OFFSET (M3_RDR_SYS_CONTEXT_IOMCU_REG_OFFSET + M3_RDR_SYS_CONTEXT_IOMCU_REG_SIZE)
#define M3_RDR_DDR_REG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_DDR_REG_OFFSET)
#define M3_RDR_DDR_REG_SIZE 0xC00
#define M3_RDR_PMU_REG_OFFSET (M3_RDR_DDR_REG_OFFSET + M3_RDR_DDR_REG_SIZE)
#define M3_RDR_PMU_REG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_PMU_REG_OFFSET)
#define M3_RDR_PMU_REG_SIZE 0x40
#define M3_RDR_DDR_MNTN_OFFSET (M3_RDR_PMU_REG_OFFSET + M3_RDR_PMU_REG_SIZE)
#define M3_RDR_DDR_MNTN_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_DDR_MNTN_OFFSET)
#define M3_RDR_DDR_MNTN_SIZE (5 * 1024)
#define M3_RDR_LITTLE_CLUSTER_PROFILE_OFFSET (M3_RDR_DDR_MNTN_OFFSET + M3_RDR_DDR_MNTN_SIZE)
#define M3_RDR_LITTLE_CLUSTER_PROFILE_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_LITTLE_CLUSTER_PROFILE_OFFSET)
#define M3_RDR_LITTLE_CLUSTER_PROFILE_SIZE 0X270
#define M3_RDR_MID_CLUSTER_PROFILE_OFFSET \
 (M3_RDR_LITTLE_CLUSTER_PROFILE_OFFSET + M3_RDR_LITTLE_CLUSTER_PROFILE_SIZE)
#define M3_RDR_MID_CLUSTER_PROFILE_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_MID_CLUSTER_PROFILE_OFFSET)
#define M3_RDR_MID_CLUSTER_PROFILE_SIZE 0X270
#define M3_RDR_BIG_CLUSTER_PROFILE_OFFSET (M3_RDR_MID_CLUSTER_PROFILE_OFFSET + M3_RDR_MID_CLUSTER_PROFILE_SIZE)
#define M3_RDR_BIG_CLUSTER_PROFILE_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_BIG_CLUSTER_PROFILE_OFFSET)
#define M3_RDR_BIG_CLUSTER_PROFILE_SIZE 0X270
#define M3_RDR_L3_CLUSTER_PROFILE_OFFSET (M3_RDR_BIG_CLUSTER_PROFILE_OFFSET + M3_RDR_BIG_CLUSTER_PROFILE_SIZE)
#define M3_RDR_L3_CLUSTER_PROFILE_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_L3_CLUSTER_PROFILE_OFFSET)
#define M3_RDR_L3_CLUSTER_PROFILE_SIZE 0X270
#define M3_RDR_GPU_BASE_PROFILE_OFFSET (M3_RDR_L3_CLUSTER_PROFILE_OFFSET + M3_RDR_L3_CLUSTER_PROFILE_SIZE)
#define M3_RDR_GPU_BASE_PROFILE_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_GPU_BASE_PROFILE_OFFSET)
#define M3_RDR_GPU_BASE_PROFILE_SIZE 0X200
#define M3_RDR_GIC_REG_OFFSET (M3_RDR_GPU_BASE_PROFILE_OFFSET + M3_RDR_GPU_BASE_PROFILE_SIZE)
#define M3_RDR_GIC_REG_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_GIC_REG_OFFSET)
#define M3_RDR_GIC_REG_SIZE 0x7000
#define M3_RDR_PERIAVS_PARA_OFFSET (M3_RDR_GIC_REG_OFFSET + M3_RDR_GIC_REG_SIZE)
#define M3_RDR_PERIAVS_PARA_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_PERIAVS_PARA_OFFSET)
#define M3_RDR_PERIAVS_PARA_SIZE 0x200
#define M3_RDR_AOTCP_OFFSET (M3_RDR_PERIAVS_PARA_OFFSET + M3_RDR_PERIAVS_PARA_SIZE)
#define M3_RDR_AOTCP_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_AOTCP_OFFSET)
#define M3_RDR_AOTCP_SIZE 0x1100
#define M3_RDR_PMCTRL_CPU_OFFSET (M3_RDR_AOTCP_OFFSET + M3_RDR_AOTCP_SIZE)
#define M3_RDR_PMCTRL_CPU_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_PMCTRL_CPU_OFFSET)
#define M3_RDR_PMCTRL_CPU_SIZE 0x1000
#define M3_RDR_PMCTRL_GPU_OFFSET (M3_RDR_PMCTRL_CPU_OFFSET + M3_RDR_PMCTRL_CPU_SIZE)
#define M3_RDR_PMCTRL_GPU_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_PMCTRL_GPU_OFFSET)
#define M3_RDR_PMCTRL_GPU_SIZE 0x1000
#define M3_RDR_PLL_MNTN_OFFSET (M3_RDR_PMCTRL_GPU_OFFSET + M3_RDR_PMCTRL_GPU_SIZE)
#define M3_RDR_PLL_MNTN_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_PLL_MNTN_OFFSET)
#define M3_RDR_PLL_MNTN_SIZE 0x150
#define M3_RDR_DDR_VOTE_TIME_OFFSET (M3_RDR_PLL_MNTN_OFFSET + M3_RDR_PLL_MNTN_SIZE)
#define M3_RDR_DDR_VOTE_TIME_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_DDR_VOTE_TIME_OFFSET)
#define M3_RDR_DDR_VOTE_TIME_SIZE 0x5A0
#define M3_RDR_DDR_LOWPOWER_TIME_OFFSET (M3_RDR_DDR_VOTE_TIME_OFFSET + M3_RDR_DDR_VOTE_TIME_SIZE)
#define M3_RDR_DDR_LOWPOWER_TIME_ADDR \
 (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_DDR_LOWPOWER_TIME_OFFSET)
#define M3_RDR_DDR_LOWPOWER_TIME_SIZE 0x280
#define M3_RDR_CXPU_RAM_OFFSET (M3_RDR_DDR_LOWPOWER_TIME_OFFSET + M3_RDR_DDR_LOWPOWER_TIME_SIZE)
#define M3_RDR_CXPU_SEC_DATA_OFFSET (M3_RDR_CXPU_RAM_OFFSET + 0x1140)
#define M3_RDR_CXPU_SEC_DATA_SIZE 0x1000
#define M3_RDR_CXPU_RAM_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_CXPU_RAM_OFFSET)
#define M3_RDR_CXPU_RAM_SIZE 0x8000
#define M3_RDR_GXPU_RAM_OFFSET (M3_RDR_CXPU_RAM_OFFSET + M3_RDR_CXPU_RAM_SIZE)
#define M3_RDR_GXPU_DATA_SIZE 0xA00
#define M3_RDR_GXPU_RAM_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_GXPU_RAM_OFFSET)
#define M3_RDR_GXPU_RAM_SIZE 0x8000
#define M3_RDR_SR_INFO_OFFSET (M3_RDR_GXPU_RAM_OFFSET + M3_RDR_GXPU_RAM_SIZE)
#define M3_RDR_SR_INFO_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SR_INFO_OFFSET)
#define M3_RDR_SR_INFO_SIZE (0x400)
#define M3_RDR_IPC_TRACK_OFFSET (M3_RDR_SR_INFO_OFFSET + M3_RDR_SR_INFO_SIZE)
#define M3_RDR_IPC_TRACK_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_IPC_TRACK_OFFSET)
#define M3_RDR_IPC_TRACK_SIZE (0x1000)
#define M3_RDR_THERMAL_FREQ_LIMIT_OFFSET (M3_RDR_IPC_TRACK_OFFSET + M3_RDR_IPC_TRACK_SIZE)
#define M3_RDR_THERMAL_FREQ_LIMIT_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_THERMAL_FREQ_LIMIT_OFFSET)
#define M3_RDR_THERMAL_FREQ_LIMIT_SIZE (0x80)
#define M3_RDR_SYS_CONTEXT_RESERVED_ADDR (M3_RDR_THERMAL_FREQ_LIMIT_ADDR + M3_RDR_THERMAL_FREQ_LIMIT_SIZE)
#if ((M3_RDR_SYS_CONTEXT_RESERVED_ADDR) > (M3_RDR_SYS_CONTEXT_BASE_ADDR + 0x30000))
#error "rdr space overflow! please reorganize the rdr space"
#endif
#define M3_RDR_SYS_CONTEXT_M3_IMAGE_ADDR (M3_RDR_SYS_CONTEXT_BASE_ADDR + 0x30000)
#define M3_RDR_SYS_CONTEXT_M3_IMAGE_SIZE 0x32000
#if ((M3_RDR_SYS_CONTEXT_M3_IMAGE_ADDR + M3_RDR_SYS_CONTEXT_M3_IMAGE_SIZE) > (M3_RDR_SYS_CONTEXT_BASE_ADDR + M3_RDR_SYS_CONTEXT_SIZE))
#error "rdr space overflow! please reorganize the space"
#endif
#undef M3_RDR_SYS_CONTEXT_BASE_ADDR
#if defined(__KERNEL__)
#if defined(CONFIG_LPMCU_BB)
extern char *g_lpmcu_rdr_ddr_addr;
#define M3_RDR_SYS_CONTEXT_BASE_ADDR g_lpmcu_rdr_ddr_addr
#else
#define M3_RDR_SYS_CONTEXT_BASE_ADDR 0
#endif
#elif defined(__CMSIS_RTOS)
extern unsigned int g_lpmcu_rdr_ddr_addr;
#define M3_RDR_SYS_CONTEXT_BASE_ADDR g_lpmcu_rdr_ddr_addr
#elif defined(FASTBOOT_MNTN) || defined(CONFIG_BL2_LOAD_LPMCU) || defined(CONFIG_BL31_LOAD_LPMCU)
extern unsigned long long g_lpmcu_rdr_ddr_addr;
#define M3_RDR_SYS_CONTEXT_BASE_ADDR g_lpmcu_rdr_ddr_addr
#else
#define M3_RDR_SYS_CONTEXT_BASE_ADDR 0
#endif
#endif
