Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 69da72b6fbdc4a6f868972bcd3078928 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.Pc_Adder
Compiling module xil_defaultlib.IFID_Pipeline_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.regDst_mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.imm_Extender
Compiling module xil_defaultlib.IDEXE_Pipeline_Register
Compiling module xil_defaultlib.IFID_IDEXE_Module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
