srcscan starts
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd(972): WARNING: directive wired_three_state expects one argument (VHDL-1382)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file /home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Vivado_2017.1_installation_directory/Vivado/2017.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/clean_rst.v(46): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 46. (VERI-9003)
INFO: analyzing module clean_rst (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/decoder_8b10b.v(62): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 62. (VERI-9003)
INFO: analyzing module decoder_8b10b (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/decoder_8b10b.v(229): INFO: undeclared symbol feqg, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/decoder_8b10b.v(242): INFO: undeclared symbol DISPARITY6a, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/encoder_8b10b.v(62): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 62. (VERI-9003)
INFO: analyzing module encoder_8b10b (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(54): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 54. (VERI-9003)
INFO: analyzing module ge_1000baseX_test (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(104): INFO: undeclared symbol mdio_ckpin_buf, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(106): INFO: undeclared symbol mdc, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(112): INFO: undeclared symbol GE_125MHz_ref_ckpin_buf, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(121): INFO: undeclared symbol GE_125MHz_ref_ck_unbuf, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(133): INFO: undeclared symbol GE_125MHz_ref_ck, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(155): INFO: undeclared symbol tbi_rx_ckpin_buf, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(160): INFO: undeclared symbol tbi_rx_ck_unbuf, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(169): INFO: undeclared symbol tbi_rx_ck_locked, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(172): INFO: undeclared symbol tbi_rx_ck, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(198): INFO: undeclared symbol mdc_reset, assumed default net type wire (VERI-9004)
INFO: analyzing module i2c_slave_model (VERI-9002)
INFO: analyzing module mig_interface_model (VERI-9002)
INFO: analyzing module mobile_sdr (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(54): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 54. (VERI-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(56): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v" included at line 56. (VERI-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(57): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v" included at line 57. (VERI-9003)
INFO: analyzing module ge_1000baseX (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(425): INFO: undeclared symbol decoder_disparity_out, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(539): INFO: undeclared symbol ability_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(540): INFO: undeclared symbol acknowledge_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(541): INFO: undeclared symbol consistency_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(542): INFO: undeclared symbol idle_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(596): INFO: undeclared symbol rx_frame_pulse, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_an.v(54): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v" included at line 54. (VERI-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_an.v(55): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 55. (VERI-9003)
INFO: analyzing module ge_1000baseX_an (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(53): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v" included at line 53. (VERI-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(55): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 55. (VERI-9003)
INFO: analyzing module ge_1000baseX_mdio (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(103): INFO: undeclared symbol preamble_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(124): INFO: undeclared symbol op_code_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(125): INFO: undeclared symbol phy_addr_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(126): INFO: undeclared symbol reg_addr_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(127): INFO: undeclared symbol ta0_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(128): INFO: undeclared symbol ta1_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(129): INFO: undeclared symbol data_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(143): INFO: undeclared symbol st_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(157): INFO: undeclared symbol op_is_rd, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(157): INFO: undeclared symbol op_is_wr, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(159): INFO: undeclared symbol op_is_invalid, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v(173): INFO: undeclared symbol phy_addr_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(54): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 54. (VERI-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(56): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v" included at line 56. (VERI-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(57): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v" included at line 57. (VERI-9003)
INFO: analyzing module ge_1000baseX_rx (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(422): INFO: undeclared symbol ability_matched1, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(423): INFO: undeclared symbol ability_matched2, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(425): INFO: undeclared symbol ability_matched, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(443): INFO: undeclared symbol rx_config_match1, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(444): INFO: undeclared symbol rx_config_match2, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_rx.v(446): INFO: undeclared symbol rx_config_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(55): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v" included at line 55. (VERI-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(57): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/timescale.v" included at line 57. (VERI-9003)
INFO: analyzing module ge_1000baseX_sync (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(163): INFO: undeclared symbol K28_1_RX, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(164): INFO: undeclared symbol K28_5_RX, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(165): INFO: undeclared symbol K28_7_RX, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(167): INFO: undeclared symbol COMMA_RX, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(169): INFO: undeclared symbol COMMA_match, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(187): INFO: undeclared symbol VALID, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(207): INFO: undeclared symbol good_cgs_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(209): INFO: undeclared symbol cgbad, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_sync.v(211): INFO: undeclared symbol cggood, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(54): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_constants.v" included at line 54. (VERI-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(55): INFO: Compiling verilog file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_regs.v" included at line 55. (VERI-9003)
INFO: analyzing module ge_1000baseX_tx (VERI-9002)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(242): INFO: undeclared symbol config_C1_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(243): INFO: undeclared symbol config_C2_done, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(245): INFO: undeclared symbol config_cnt_K28_5, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(246): INFO: undeclared symbol config_cnt_D21_5, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(247): INFO: undeclared symbol config_cnt_D2_2, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(248): INFO: undeclared symbol config_cnt_config_lo, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(249): INFO: undeclared symbol config_cnt_config_hi, assumed default net type wire (VERI-9004)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_tx.v(341): INFO: undeclared symbol VOID, assumed default net type wire (VERI-9004)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/config_types.vhd" into library grlib (VHDL-9003)
INFO: analyzing package config_types (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/config.vhd" into library grlib (VHDL-9003)
INFO: analyzing package config (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/version.vhd" into library grlib (VHDL-9003)
INFO: analyzing package version (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd" into library grlib (VHDL-9003)
INFO: analyzing package stdlib (VHDL-1014)
INFO: analyzing package body stdlib (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/amba.vhd" into library grlib (VHDL-9003)
INFO: analyzing package amba (VHDL-1014)
INFO: analyzing package body amba (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/devices.vhd" into library grlib (VHDL-9003)
INFO: analyzing package devices (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/gencomp/gencomp.vhd" into library techmap (VHDL-9003)
INFO: analyzing package gencomp (VHDL-1014)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/gencomp/gencomp.vhd(991): INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrpkg.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package ddrpkg (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrintpkg.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package ddrintpkg (VHDL-1014)
INFO: analyzing package body ddrintpkg (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2avl_async.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2avl_async (VHDL-1012)
INFO: analyzing architecture struct of entity ahb2avl_async (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2avl_async_be.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2avl_async_be (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2avl_async_be (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/axi.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package axi (VHDL-1014)
INFO: analyzing package body axi (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axi3b.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2axi3b (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2axi3b (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axi4b.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2axi4b (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2axi4b (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/misc.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package misc (VHDL-1014)
INFO: analyzing package body misc (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2axi_mig_7series.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2axi_mig_7series (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2axi_mig_7series (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axib.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2axib (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2axib (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_pkg.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package ahb2mig_7series_pkg (VHDL-1014)
INFO: analyzing package body ahb2mig_7series_pkg (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2mig_7series (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2mig_7series (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2mig_7series_cpci_xc7k (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2mig_7series_cpci_xc7k (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2mig_7series_ddr2_dq16_ad13_ba3 (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2mig_7series_ddr2_dq16_ad13_ba3 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb2mig_7series_ddr3_dq16_ad15_ba3 (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb2mig_7series_ddr3_dq16_ad15_ba3 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahb_mst_iface (VHDL-1012)
INFO: analyzing architecture rtl of entity ahb_mst_iface (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdio.vhd" into library grlib (VHDL-9003)
INFO: analyzing package StdIO (VHDL-1014)
INFO: analyzing package body StdIO (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/testlib.vhd" into library grlib (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/testlib.vhd(35): ERROR: 'math_real' is not compiled in library ieee (VHDL-1240)
INFO: analyzing package testlib (VHDL-1014)
INFO: analyzing package body testlib (VHDL-1013)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/testlib.vhd(780): ERROR: uniform is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/testlib.vhd(781): ERROR: floor is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/testlib.vhd(781): ERROR: near integer ; type conversion expression type cannot be determined uniquely (VHDL-1155)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbctrl.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity ahbctrl (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbdpram (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbdpram (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(132): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(132): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(132): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(133): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(133): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(133): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(134): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(134): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(134): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(135): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(135): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(135): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(143): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(143): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(143): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(143): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(143): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(143): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/libjtagcom.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package libjtagcom (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtag.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package jtag (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbjtag (VHDL-1012)
INFO: analyzing architecture struct of entity ahbjtag (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(109): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(109): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(109): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(109): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(109): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(109): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(114): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(115): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(115): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(115): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(115): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(115): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(115): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(115): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(116): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(116): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(116): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(117): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(117): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(117): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(117): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(117): WARNING: Positional port connection in entity/module instantiation <tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(125): WARNING: Positional port connection in entity/module instantiation <techbuf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(125): WARNING: Positional port connection in entity/module instantiation <techbuf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(136): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(136): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(136): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <jtagcom2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbjtag_bsd (VHDL-1012)
INFO: analyzing architecture struct of entity ahbjtag_bsd (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(80): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(80): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(80): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(80): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(80): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(80): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(83): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(83): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(83): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(83): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(83): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(83): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(83): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(83): WARNING: Positional port connection in entity/module instantiation <jtagcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahbm2axi.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbm2axi (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbm2axi (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahbm2axi3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbm2axi3 (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbm2axi3 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahbm2axi4.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbm2axi4 (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbm2axi4 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbmmux.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbmmux (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbmmux (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity ahbmst (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbmst (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbram (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbram (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd(255): WARNING: Positional port connection in entity/module instantiation <syncrambw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd(255): WARNING: Positional port connection in entity/module instantiation <syncrambw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd(255): WARNING: Positional port connection in entity/module instantiation <syncrambw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd(255): WARNING: Positional port connection in entity/module instantiation <syncrambw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd(255): WARNING: Positional port connection in entity/module instantiation <syncrambw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd(255): WARNING: Positional port connection in entity/module instantiation <syncrambw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd(255): WARNING: Positional port connection in entity/module instantiation <syncrambw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ahbram_sim.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbram_sim (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbram_sim (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sim.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package sim (VHDL-1014)
INFO: analyzing package body sim (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ahbrep.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbrep (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbrep (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/ahbrom.vhd" into library work (VHDL-9003)
INFO: analyzing entity ahbrom (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbrom (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbsmux.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbsmux (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbsmux (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbstat.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbstat (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbstat (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbtrace (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbtrace (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbtrace_mb (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbtrace_mb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbtrace_mmb (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbtrace_mmb (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(647): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(647): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(647): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(648): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(648): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(648): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(649): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(655): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(655): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(655): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(656): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(656): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(656): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(657): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(662): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(662): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(662): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(663): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(663): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(663): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(664): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/uart.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package uart (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/libdcom.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package libdcom (VHDL-1014)
INFO: analyzing package body libdcom (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ahbuart (VHDL-1012)
INFO: analyzing architecture struct of entity ahbuart (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(69): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(69): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(69): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(69): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(69): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(69): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(74): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(74): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(74): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(74): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(74): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(74): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(74): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/allclkgen.vhd" into library techmap (VHDL-9003)
INFO: analyzing package allclkgen (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/allddr.vhd" into library techmap (VHDL-9003)
INFO: analyzing package allddr (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/allmem.vhd" into library techmap (VHDL-9003)
INFO: analyzing package allmem (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/allmul.vhd" into library techmap (VHDL-9003)
INFO: analyzing package allmul (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/allpads.vhd" into library techmap (VHDL-9003)
INFO: analyzing package allpads (VHDL-1014)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/allpads.vhd(608): INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/alltap.vhd" into library techmap (VHDL-9003)
INFO: analyzing package alltap (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/amba_tp.vhd" into library grlib (VHDL-9003)
INFO: analyzing package AMBA_TestPackage (VHDL-1014)
INFO: analyzing package body AMBA_TestPackage (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/apb3cdc.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity apb3cdc (VHDL-1012)
INFO: analyzing architecture rtl of entity apb3cdc (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrl.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity apbctrl (VHDL-1012)
INFO: analyzing architecture struct of entity apbctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrldp.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity apbctrldp (VHDL-1012)
INFO: analyzing architecture struct of entity apbctrldp (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlsp.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity apbctrlsp (VHDL-1012)
INFO: analyzing architecture struct of entity apbctrlsp (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity apbctrlx (VHDL-1012)
INFO: analyzing architecture rtl of entity apbctrlx (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/apbmem.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity apbmem (VHDL-1012)
INFO: analyzing architecture rtl of entity apbmem (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/apbps2.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity apbps2 (VHDL-1012)
INFO: analyzing architecture rtl of entity apbps2 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/apbuart.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity apbuart (VHDL-1012)
INFO: analyzing architecture rtl of entity apbuart (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/charrom_package.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package charrom_package (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/apbvga.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity apbvga (VHDL-1012)
INFO: analyzing architecture rtl of entity apbvga (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/arith.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package arith (VHDL-1014)
INFO: analyzing package body arith (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/aximem.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity aximem (VHDL-1012)
INFO: analyzing architecture sim of entity aximem (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/axinullslv.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity axinullslv (VHDL-1012)
INFO: analyzing architecture rtl of entity axinullslv (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/axirep.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity axirep (VHDL-1012)
INFO: analyzing architecture sim of entity axirep (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity bscanregs (VHDL-1012)
INFO: analyzing architecture hier of entity bscanregs (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(74): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(80): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity bscanregsbd (VHDL-1012)
INFO: analyzing architecture rtl of entity bscanregsbd (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(78): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(78): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(78): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(78): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(78): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(78): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(79): WARNING: Positional port connection in entity/module instantiation <scanregio> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/buffer_unisim.vhd" into library techmap (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/buffer_unisim.vhd(30): ERROR: 'bufgmux' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/buffer_unisim.vhd(31): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity clkbuf_xilinx (VHDL-1012)
INFO: analyzing architecture rtl of entity clkbuf_xilinx (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/buffer_unisim.vhd(68): ERROR: 'bufgmux' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity clkmux_xilinx (VHDL-1012)
INFO: analyzing architecture rtl of entity clkmux_xilinx (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/leon3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package leon3 (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/libfpu.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package libfpu (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmuconfig.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package mmuconfig (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/libiu.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package libiu (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmuiface.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package mmuiface (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/libcache.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package libcache (VHDL-1014)
INFO: analyzing package body libcache (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity cachemem (VHDL-1012)
INFO: analyzing architecture rtl of entity cachemem (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(331): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(331): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(331): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(331): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(331): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(331): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(331): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(360): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(360): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(360): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(361): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(361): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(361): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(361): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(371): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(371): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(371): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(372): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(372): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(372): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(373): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(373): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(373): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(374): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(374): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(374): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(374): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(385): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(385): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(385): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(386): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(386): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(386): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(387): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(387): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(387): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(388): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(388): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(388): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(388): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(392): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(392): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(392): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(393): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(393): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(393): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(394): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(394): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(394): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(395): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(395): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(395): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(396): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(404): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(404): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(404): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(404): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(405): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(405): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(405): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(405): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(405): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(409): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(409): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(409): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(409): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(410): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(410): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(410): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(410): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(411): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(421): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(421): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(421): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(422): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(422): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(422): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(422): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(426): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(426): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(426): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(427): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(427): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(427): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(428): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(460): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(460): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(460): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(460): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(460): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(460): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(460): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(490): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(490): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(490): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(490): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(490): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(491): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(491): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package can (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity can_mc (VHDL-1012)
INFO: analyzing architecture rtl of entity can_mc (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(165): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(165): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(165): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(165): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(165): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(165): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(166): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(166): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(166): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(166): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(166): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/cancomp.vhd" into library opencores (VHDL-9003)
INFO: analyzing package cancomp (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mod.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity can_mod (VHDL-1012)
INFO: analyzing architecture rtl of entity can_mod (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity can_oc (VHDL-1012)
INFO: analyzing architecture rtl of entity can_oc (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(155): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(155): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(155): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(155): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(155): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(155): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(156): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(156): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(156): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(156): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(156): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity can_rd (VHDL-1012)
INFO: analyzing architecture rtl of entity can_rd (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(182): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(182): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(182): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(182): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(182): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(182): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(183): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(183): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(183): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(183): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(183): WARNING: Positional port connection in entity/module instantiation <can_mod> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(185): WARNING: Positional port connection in entity/module instantiation <canmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(185): WARNING: Positional port connection in entity/module instantiation <canmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(185): WARNING: Positional port connection in entity/module instantiation <canmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(185): WARNING: Positional port connection in entity/module instantiation <canmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(185): WARNING: Positional port connection in entity/module instantiation <canmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd" into library opencores (VHDL-9003)
INFO: analyzing entity can_acf (VHDL-1012)
INFO: analyzing architecture RTL of entity can_acf (VHDL-9006)
INFO: analyzing entity can_btl (VHDL-1012)
INFO: analyzing architecture RTL of entity can_btl (VHDL-9006)
INFO: analyzing entity can_fifo (VHDL-1012)
INFO: analyzing architecture RTL of entity can_fifo (VHDL-9006)
INFO: analyzing entity can_crc (VHDL-1012)
INFO: analyzing architecture RTL of entity can_crc (VHDL-9006)
INFO: analyzing entity can_ibo (VHDL-1012)
INFO: analyzing architecture RTL of entity can_ibo (VHDL-9006)
INFO: analyzing entity can_bsp (VHDL-1012)
INFO: analyzing architecture RTL of entity can_bsp (VHDL-9006)
INFO: analyzing entity can_register (VHDL-1012)
INFO: analyzing architecture RTL of entity can_register (VHDL-9006)
INFO: analyzing entity can_register_asyn (VHDL-1012)
INFO: analyzing architecture RTL of entity can_register_asyn (VHDL-9006)
INFO: analyzing entity can_register_asyn_syn (VHDL-1012)
INFO: analyzing architecture RTL of entity can_register_asyn_syn (VHDL-9006)
INFO: analyzing entity can_register_syn (VHDL-1012)
INFO: analyzing architecture RTL of entity can_register_syn (VHDL-9006)
INFO: analyzing entity can_registers (VHDL-1012)
INFO: analyzing architecture RTL of entity can_registers (VHDL-9006)
INFO: analyzing entity can_top (VHDL-1012)
INFO: analyzing architecture RTL of entity can_top (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/canmux.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity canmux (VHDL-1012)
INFO: analyzing architecture rtl of entity canmux (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/cdcbus.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity cdcbus (VHDL-1012)
INFO: analyzing architecture a of entity cdcbus (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/charrom.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity charrom (VHDL-1012)
INFO: analyzing architecture rtl of entity charrom (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkand.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity clkand (VHDL-1012)
INFO: analyzing architecture rtl of entity clkand (VHDL-9006)
INFO: analyzing entity clkrand (VHDL-1012)
INFO: analyzing architecture rtl of entity clkrand (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkand.vhd(180): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkand.vhd(180): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkand.vhd(180): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkand.vhd(180): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity clkgen (VHDL-1012)
INFO: analyzing architecture struct of entity clkgen (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(85): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(90): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex5> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(95): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(95): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(95): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(95): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(95): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(95): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <clkgen_spartan3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(105): WARNING: Positional port connection in entity/module instantiation <clkgen_altera_mf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(110): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(115): WARNING: Positional port connection in entity/module instantiation <clkgen_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(120): WARNING: Positional port connection in entity/module instantiation <clkgen_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(164): WARNING: Positional port connection in entity/module instantiation <clkgen_rh_lib18t> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(164): WARNING: Positional port connection in entity/module instantiation <clkgen_rh_lib18t> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(164): WARNING: Positional port connection in entity/module instantiation <clkgen_rh_lib18t> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(164): WARNING: Positional port connection in entity/module instantiation <clkgen_rh_lib18t> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(164): WARNING: Positional port connection in entity/module instantiation <clkgen_rh_lib18t> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(164): WARNING: Positional port connection in entity/module instantiation <clkgen_rh_lib18t> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(172): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(178): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(184): WARNING: Positional port connection in entity/module instantiation <clkgen_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(190): WARNING: Positional port connection in entity/module instantiation <clkgen_fusion> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(195): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(195): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(195): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(195): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(195): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(196): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(196): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(196): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(196): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(196): WARNING: Positional port connection in entity/module instantiation <clkgen_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(201): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(201): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(201): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(201): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(201): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(202): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(202): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(202): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(202): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(202): WARNING: Positional port connection in entity/module instantiation <clkgen_saed32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(206): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(206): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(206): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(206): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(206): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(207): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(207): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(207): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(207): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(207): WARNING: Positional port connection in entity/module instantiation <clkgen_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(212): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(212): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(212): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(212): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(212): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(213): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(213): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(213): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(213): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(213): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(213): WARNING: Positional port connection in entity/module instantiation <clkgen_dare> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkgen_easic90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkgen_easic90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkgen_easic90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkgen_easic90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkgen_easic90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkgen_easic90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkgen_easic90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(233): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(233): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(233): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(233): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(233): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(233): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(233): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(233): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(234): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(234): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(234): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(234): WARNING: Positional port connection in entity/module instantiation <clkgen_n2x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkgen_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(244): WARNING: Positional port connection in entity/module instantiation <clkgen_ut90nhbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd" into library techmap (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(38): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(39): ERROR: 'dcm' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(41): ERROR: 'bufgmux' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity clkgen_virtex5 (VHDL-1012)
INFO: analyzing architecture struct of entity clkgen_virtex5 (VHDL-9006)
INFO: analyzing entity clkgen_virtex7 (VHDL-1012)
INFO: analyzing architecture struct of entity clkgen_virtex7 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(475): ERROR: 'bufgmux' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity clkand_unisim (VHDL-1012)
INFO: analyzing architecture rtl of entity clkand_unisim (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(505): ERROR: 'bufgmux' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity clkmux_unisim (VHDL-1012)
INFO: analyzing architecture rtl of entity clkmux_unisim (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkinv.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity clkinv (VHDL-1012)
INFO: analyzing architecture rtl of entity clkinv (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkmux.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity clkmux (VHDL-1012)
INFO: analyzing architecture rtl of entity clkmux (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity clkpad (VHDL-1012)
INFO: analyzing architecture rtl of entity clkpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(46): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(46): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(46): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(46): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(49): WARNING: Positional port connection in entity/module instantiation <axcel_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(49): WARNING: Positional port connection in entity/module instantiation <axcel_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <apa3_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <apa3_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(55): WARNING: Positional port connection in entity/module instantiation <apa3e_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(55): WARNING: Positional port connection in entity/module instantiation <apa3e_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(58): WARNING: Positional port connection in entity/module instantiation <igloo2_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(58): WARNING: Positional port connection in entity/module instantiation <igloo2_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3l_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3l_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(64): WARNING: Positional port connection in entity/module instantiation <fusion_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(64): WARNING: Positional port connection in entity/module instantiation <fusion_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <atc18_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <atc18_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(70): WARNING: Positional port connection in entity/module instantiation <atc18rha_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(70): WARNING: Positional port connection in entity/module instantiation <atc18rha_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(73): WARNING: Positional port connection in entity/module instantiation <umc_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(73): WARNING: Positional port connection in entity/module instantiation <umc_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <rhumc_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <rhumc_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <saed32_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <saed32_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <rhs65_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <rhs65_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(85): WARNING: Positional port connection in entity/module instantiation <dare_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(85): WARNING: Positional port connection in entity/module instantiation <dare_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(88): WARNING: Positional port connection in entity/module instantiation <ihp25_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(88): WARNING: Positional port connection in entity/module instantiation <ihp25_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(91): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(91): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <ut025crh_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <ut025crh_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <ut130hbd_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <ut130hbd_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(101): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(101): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(104): WARNING: Positional port connection in entity/module instantiation <peregrine_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(104): WARNING: Positional port connection in entity/module instantiation <peregrine_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(107): WARNING: Positional port connection in entity/module instantiation <n2x_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(107): WARNING: Positional port connection in entity/module instantiation <n2x_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity clkpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity clkpad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(56): WARNING: Positional port connection in entity/module instantiation <virtex4_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(56): WARNING: Positional port connection in entity/module instantiation <virtex4_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(56): WARNING: Positional port connection in entity/module instantiation <virtex4_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(59): WARNING: Positional port connection in entity/module instantiation <axcel_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(59): WARNING: Positional port connection in entity/module instantiation <axcel_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(59): WARNING: Positional port connection in entity/module instantiation <axcel_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(62): WARNING: Positional port connection in entity/module instantiation <apa3_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(62): WARNING: Positional port connection in entity/module instantiation <apa3_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(62): WARNING: Positional port connection in entity/module instantiation <apa3_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(65): WARNING: Positional port connection in entity/module instantiation <igloo2_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(65): WARNING: Positional port connection in entity/module instantiation <igloo2_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(65): WARNING: Positional port connection in entity/module instantiation <igloo2_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(68): WARNING: Positional port connection in entity/module instantiation <apa3e_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(68): WARNING: Positional port connection in entity/module instantiation <apa3e_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(68): WARNING: Positional port connection in entity/module instantiation <apa3e_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(71): WARNING: Positional port connection in entity/module instantiation <apa3l_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(71): WARNING: Positional port connection in entity/module instantiation <apa3l_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(71): WARNING: Positional port connection in entity/module instantiation <apa3l_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(74): WARNING: Positional port connection in entity/module instantiation <fusion_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(74): WARNING: Positional port connection in entity/module instantiation <fusion_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(74): WARNING: Positional port connection in entity/module instantiation <fusion_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(77): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(77): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(77): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(77): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cmvalidbits.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity cmvalidbits (VHDL-1012)
INFO: analyzing architecture rtl of entity cmvalidbits (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/comma_detect.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity comma_detect (VHDL-1012)
INFO: analyzing architecture arch of entity comma_detect (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/config.vhd" into library work (VHDL-9003)
INFO: analyzing package config (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/conversions.vhd" into library fmf (VHDL-9003)
INFO: analyzing package conversions (VHDL-1014)
INFO: analyzing package body conversions (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/sparc/sparc.vhd" into library grlib (VHDL-9003)
INFO: analyzing package sparc (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/sparc/sparc_disas.vhd" into library grlib (VHDL-9003)
INFO: analyzing package sparc_disas (VHDL-1014)
INFO: analyzing package body sparc_disas (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/sparc/cpu_disas.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity cpu_disas (VHDL-1012)
INFO: analyzing architecture behav of entity cpu_disas (VHDL-9006)
INFO: analyzing entity fpu_disas (VHDL-1012)
INFO: analyzing architecture behav of entity fpu_disas (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/work/debug/cpu_disas.vhd" into library work (VHDL-9003)
INFO: analyzing entity cpu_disas (VHDL-1012)
INFO: analyzing architecture behav of entity cpu_disas (VHDL-9006)
INFO: analyzing entity gaisler_cpu_disas (VHDL-1012)
INFO: analyzing architecture behav of entity gaisler_cpu_disas (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/cpu_disas_net.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity cpu_disas_net (VHDL-1012)
INFO: analyzing architecture behav of entity cpu_disas_net (VHDL-9006)
INFO: analyzing entity fpu_disas_net (VHDL-1012)
INFO: analyzing architecture behav of entity fpu_disas_net (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity dcom (VHDL-1012)
INFO: analyzing architecture struct of entity dcom (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom_uart.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity dcom_uart (VHDL-1012)
INFO: analyzing architecture rtl of entity dcom_uart (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr1spax (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr1spax (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(153): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(153): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(153): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(153): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(153): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(153): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(153): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(154): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(154): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(154): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(154): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(154): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(154): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(154): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(154): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(178): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(178): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(178): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(178): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(178): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(179): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(179): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(179): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(179): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(179): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(179): WARNING: Positional port connection in entity/module instantiation <ddr1spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax_ddr.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr1spax_ddr (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr1spax_ddr (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2buf.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr2buf (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2buf (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddr2ram.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr2ram (VHDL-1012)
INFO: analyzing architecture sim of entity ddr2ram (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr2spa (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2spa (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(185): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(185): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(185): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(185): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(185): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(185): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(185): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(186): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(186): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(186): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(186): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(190): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(190): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(190): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(190): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(190): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(191): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(191): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(191): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(191): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(191): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(192): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(192): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(192): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(192): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(193): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(193): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(208): WARNING: Positional port connection in entity/module instantiation <ddr2spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr2spax (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2spax (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(163): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(164): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(173): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(173): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(173): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(173): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(173): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(173): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(173): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(173): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(174): WARNING: Positional port connection in entity/module instantiation <ft_ddr2spax_ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(187): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(188): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(189): WARNING: Positional port connection in entity/module instantiation <ddr2spax_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ahb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr2spax_ahb (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2spax_ahb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ddr.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr2spax_ddr (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2spax_ddr (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddr3ram.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddr3ram (VHDL-1012)
INFO: analyzing architecture sim of entity ddr3ram (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/ddr_dummy.vhd" into library work (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/ddr_dummy.vhd(18): ERROR: 'ibuf' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity ddr_dummy (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr_dummy (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_inferred.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity gen_iddr_reg (VHDL-1012)
INFO: analyzing architecture rtl of entity gen_iddr_reg (VHDL-9006)
INFO: analyzing entity gen_oddr_reg (VHDL-1012)
INFO: analyzing architecture rtl of entity gen_oddr_reg (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity ddr_ireg (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr_ireg (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(73): WARNING: Positional port connection in entity/module instantiation <igloo2_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(73): WARNING: Positional port connection in entity/module instantiation <igloo2_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(73): WARNING: Positional port connection in entity/module instantiation <igloo2_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(73): WARNING: Positional port connection in entity/module instantiation <igloo2_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(73): WARNING: Positional port connection in entity/module instantiation <igloo2_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(73): WARNING: Positional port connection in entity/module instantiation <igloo2_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(73): WARNING: Positional port connection in entity/module instantiation <igloo2_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(73): WARNING: Positional port connection in entity/module instantiation <igloo2_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(77): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(77): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(77): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(77): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(77): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(77): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(77): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(77): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity ddr_oreg (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr_oreg (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(53): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3e_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <ec_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <ec_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <ec_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <ec_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <ec_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <ec_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <ec_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <ec_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(77): WARNING: Positional port connection in entity/module instantiation <igloo2_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(77): WARNING: Positional port connection in entity/module instantiation <igloo2_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(77): WARNING: Positional port connection in entity/module instantiation <igloo2_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(77): WARNING: Positional port connection in entity/module instantiation <igloo2_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(77): WARNING: Positional port connection in entity/module instantiation <igloo2_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(77): WARNING: Positional port connection in entity/module instantiation <igloo2_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(77): WARNING: Positional port connection in entity/module instantiation <igloo2_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(77): WARNING: Positional port connection in entity/module instantiation <igloo2_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_phy_inferred.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity generic_ddr_phy_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity generic_ddr_phy_wo_pads (VHDL-9006)
INFO: analyzing entity generic_ddr2_phy_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity generic_ddr2_phy_wo_pads (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd" into library techmap (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(33): ERROR: 'iddr' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_iddr_reg (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_iddr_reg (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(192): ERROR: 'oddr' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(193): ERROR: 'oddr2' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_oddr_reg (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_oddr_reg (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(381): ERROR: 'fd' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity oddrv2 (VHDL-1012)
INFO: analyzing architecture rtl of entity oddrv2 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(436): ERROR: 'fd' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(437): ERROR: 'oddr2' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity oddrc3e (VHDL-1012)
INFO: analyzing architecture rtl of entity oddrc3e (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd" into library techmap (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(33): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(34): ERROR: 'dcm' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(35): ERROR: 'oddr' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(36): ERROR: 'fd' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(37): ERROR: 'iddr' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity virtex4_ddr_phy (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex4_ddr_phy (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(249): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(249): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(308): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(308): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(315): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(315): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(315): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(315): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(323): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(323): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(328): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(328): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(337): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(337): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(344): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(344): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(351): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(351): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(357): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(357): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(363): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(363): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(370): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(370): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(378): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(378): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(386): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(386): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity virtex2_ddr_phy (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex2_ddr_phy (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(735): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(735): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(741): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(741): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(746): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(746): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(752): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(752): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(757): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(757): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(764): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(764): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(768): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(768): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(772): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(772): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(778): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(778): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(784): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(784): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(790): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(790): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(809): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(809): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(871): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(872): ERROR: 'dcm' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(873): ERROR: 'oddr2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(874): ERROR: 'iddr2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(875): ERROR: 'fd' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity spartan3e_ddr_phy (VHDL-1012)
INFO: analyzing architecture rtl of entity spartan3e_ddr_phy (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1162): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1162): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1168): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1168): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1173): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1173): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1179): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1179): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1184): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1184): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1191): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1191): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1195): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1195): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1199): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1199): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1206): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1206): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1212): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1212): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1218): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1218): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1237): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1237): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1291): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1292): ERROR: 'dcm' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1293): ERROR: 'oddr' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1294): ERROR: 'fd' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1295): ERROR: 'idelay' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1296): ERROR: 'idelaye2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1297): ERROR: 'plle2_adv' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1298): ERROR: 'iserdes' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1299): ERROR: 'bufio' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1300): ERROR: 'idelayctrl' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1301): ERROR: 'iddr' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity virtex5_ddr2_phy_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex5_ddr2_phy_wo_pads (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2154): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2155): ERROR: 'dcm' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2156): ERROR: 'iddr2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2157): ERROR: 'oddr2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2158): ERROR: 'fd' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2159): ERROR: 'bufio' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity spartan3a_ddr2_phy (VHDL-1012)
INFO: analyzing architecture rtl of entity spartan3a_ddr2_phy (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2432): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2432): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2439): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2439): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2448): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2448): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2452): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2452): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2459): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2459): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2468): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2468): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2475): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2475): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2482): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2482): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2488): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2488): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2494): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2494): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2501): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2501): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2509): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2509): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2522): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2522): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2604): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2605): ERROR: 'dcm_sp' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2606): ERROR: 'iddr2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2607): ERROR: 'oddr2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2608): ERROR: 'fd' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2609): ERROR: 'iodelay2' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity spartan6_ddr2_phy_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity spartan6_ddr2_phy_wo_pads (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity ddrphy (VHDL-1012)
INFO: analyzing architecture rtl of entity ddrphy (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(119): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(119): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(119): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(119): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(120): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(120): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(120): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(120): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(121): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(121): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(121): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(121): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(121): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(122): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(122): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(122): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(122): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(122): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(123): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(123): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(123): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(123): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(123): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(123): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(123): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(123): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(124): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(124): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(124): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(124): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(124): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(140): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(140): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(140): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(140): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(141): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(141): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(141): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(141): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(142): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(142): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(142): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(142): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(142): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(143): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(143): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(143): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(143): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(143): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(144): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(144): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(144): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(144): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(144): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(144): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(144): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(144): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(145): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(145): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(145): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(145): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(145): WARNING: Positional port connection in entity/module instantiation <cycloneiii_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(161): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(161): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(161): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(161): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(162): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(162): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(162): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(162): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(163): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(163): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(163): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(163): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(163): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(164): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(164): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(164): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(164): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(164): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(165): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(165): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(165): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(165): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(165): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(165): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(165): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(165): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(166): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(166): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(166): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(166): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(166): WARNING: Positional port connection in entity/module instantiation <virtex2_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(183): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(183): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(183): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(183): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(184): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(184): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(184): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(184): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(185): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(185): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(185): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(185): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(185): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(186): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(186): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(186): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(186): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(186): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(187): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(187): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(187): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(187): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(187): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(187): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(187): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(187): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(188): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(188): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(188): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(188): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(188): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(188): WARNING: Positional port connection in entity/module instantiation <virtex4_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(204): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(204): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(204): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(204): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(204): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(205): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(205): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(205): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(205): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(206): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(206): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(206): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(206): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(206): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(207): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(207): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(207): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(207): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(207): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(208): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(208): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(208): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(208): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(208): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(208): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(208): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(208): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(209): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(209): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(209): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(209): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(209): WARNING: Positional port connection in entity/module instantiation <spartan3e_ddr_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(223): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(223): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(223): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(223): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(223): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(223): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(225): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(225): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(225): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(225): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(225): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(225): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(226): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(226): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(226): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(226): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(227): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(227): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(227): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(228): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(228): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(229): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(229): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(229): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(231): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(232): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(232): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(232): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(232): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(232): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(232): WARNING: Positional port connection in entity/module instantiation <ddrphy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(236): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(236): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(236): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(236): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(237): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(237): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(237): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(237): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(237): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(237): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(237): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(238): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(238): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(238): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(239): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(239): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(239): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(239): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(239): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(240): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(240): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(240): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(240): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(241): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(241): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(241): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(241): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(241): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(241): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(242): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(242): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(242): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(243): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(243): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(243): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(243): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(243): WARNING: Positional port connection in entity/module instantiation <ddrpads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddrphy_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity ddrphy_wo_pads (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(342): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(342): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(342): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(342): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(342): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(343): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(343): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(343): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(343): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(343): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(343): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(343): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(344): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(345): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(346): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(346): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(346): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(346): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(346): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(346): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(366): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(366): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(366): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(366): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(366): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(367): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(367): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(367): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(367): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(368): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(368): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(368): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(368): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(368): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(369): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(370): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(370): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(370): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(370): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(370): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(370): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(370): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(370): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(371): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(371): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(371): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(371): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(371): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(371): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(371): WARNING: Positional port connection in entity/module instantiation <generic_ddr_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddrpads (VHDL-1012)
INFO: analyzing architecture rtl of entity ddrpads (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(448): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(448): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(450): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(450): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(463): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(463): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(463): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(463): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(468): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(468): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(471): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(471): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(478): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(478): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(481): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(481): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(484): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(484): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(488): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(488): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(493): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(493): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(498): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(498): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(500): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(500): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(513): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(513): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(526): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(526): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(528): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(528): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(530): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(530): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(533): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(533): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(536): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(536): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddr2pads (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2pads (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(629): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(629): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(631): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(631): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(645): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(645): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(645): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(645): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(651): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(651): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(654): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(654): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(661): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(661): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(664): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(664): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(667): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(667): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(671): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(671): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(676): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(676): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(681): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(681): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(686): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(686): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(688): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(688): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(711): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(711): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(724): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(724): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(726): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(726): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(728): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(728): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(731): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(731): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(734): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(734): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddr2phy (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2phy (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(882): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(882): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(882): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(882): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(882): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(882): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(883): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(883): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(883): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(883): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(883): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(884): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(884): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(884): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(884): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(884): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(884): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(885): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(885): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(885): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(885): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(885): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(885): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(885): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(885): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(886): WARNING: Positional port connection in entity/module instantiation <stratixii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(903): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(903): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(903): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(903): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(903): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(904): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(904): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(905): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(905): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(905): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(905): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(905): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(906): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(906): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(906): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(906): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(906): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(906): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(906): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(907): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(907): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(907): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(907): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(907): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(907): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(907): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(907): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(908): WARNING: Positional port connection in entity/module instantiation <stratixiii_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(942): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(942): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(942): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(942): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(942): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(942): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(942): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(942): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(943): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(943): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(943): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(943): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(943): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(944): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(944): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(944): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(944): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(944): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(944): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(944): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(945): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(945): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(945): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(945): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(945): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(945): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(945): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(945): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(946): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(946): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(946): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(946): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(946): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(946): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(946): WARNING: Positional port connection in entity/module instantiation <spartan3a_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(961): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(961): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(961): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(961): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(961): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(961): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(961): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(962): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(962): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(962): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(962): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(962): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(963): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(963): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(963): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(963): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(963): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(963): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(963): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(964): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(964): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(964): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(964): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(964): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(964): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(964): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(964): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(965): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(965): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(965): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(965): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(965): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(965): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(965): WARNING: Positional port connection in entity/module instantiation <easic90_ddr2_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1016): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1016): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1016): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1016): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1016): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1016): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1016): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1018): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1018): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1018): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1018): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1018): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1018): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1019): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1019): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1019): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1019): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1020): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1020): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1020): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1021): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1021): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1022): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1022): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1022): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1022): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1024): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1025): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1025): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1025): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1025): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1025): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1025): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1026): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1026): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1026): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1026): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1026): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1026): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1026): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1026): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1027): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1027): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1027): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1027): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1031): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1031): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1031): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1031): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1032): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1032): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1032): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1032): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1032): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1032): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1032): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1032): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1033): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1033): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1033): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1033): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1034): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1034): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1034): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1034): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1034): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1035): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1035): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1035): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1035): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1036): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1036): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1036): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1036): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1036): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1036): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1037): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1037): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1037): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1038): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1038): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1038): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1038): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1038): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1038): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddr2phy_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2phy_wo_pads (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1182): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1182): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1182): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1182): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1182): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1182): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1183): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1183): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1184): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1184): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1184): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1184): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1184): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1185): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1185): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1185): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1185): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1186): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1186): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1187): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1187): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1187): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1187): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1188): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1188): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1188): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1188): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1188): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1188): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1188): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1188): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1189): WARNING: Positional port connection in entity/module instantiation <virtex5_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1204): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1204): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1204): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1204): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1205): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1205): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1205): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1205): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1205): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1205): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1206): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1206): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1206): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1206): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1207): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1207): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1207): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1207): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1207): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1207): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1208): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1208): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1208): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1208): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1208): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1208): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1208): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1208): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1209): WARNING: Positional port connection in entity/module instantiation <spartan6_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1222): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1222): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1222): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1222): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1222): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1223): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1223): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1223): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1223): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1224): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1224): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1224): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1224): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1224): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1225): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1225): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1225): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1225): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1226): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1226): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1227): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1227): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1227): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1227): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1228): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1228): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1228): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1228): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1228): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1228): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1228): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1228): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1229): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1229): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1229): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1229): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1229): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1229): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1229): WARNING: Positional port connection in entity/module instantiation <generic_ddr2_phy_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity lpddr2phy_wo_pads (VHDL-1012)
INFO: analyzing architecture tmap of entity lpddr2phy_wo_pads (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddrphy_datapath.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity ddrphy_datapath (VHDL-1012)
INFO: analyzing architecture rtl of entity ddrphy_datapath (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddrphy_wrap (VHDL-1012)
INFO: analyzing architecture rtl of entity ddrphy_wrap (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(93): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(93): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(93): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(93): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(93): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(93): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(94): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(94): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(94): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(94): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(95): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(95): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(95): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(95): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(95): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(96): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(96): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(96): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(96): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(96): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(97): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(97): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(98): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(98): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(99): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(99): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(99): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(99): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(100): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(100): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(100): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(100): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(100): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(100): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(100): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(101): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(101): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(101): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(101): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(101): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddrphy_wrap_cbd (VHDL-1012)
INFO: analyzing architecture rtl of entity ddrphy_wrap_cbd (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(304): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(304): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(304): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(304): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(304): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(304): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(305): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(305): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(305): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(305): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(306): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(306): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(306): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(306): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(306): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(307): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(307): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(307): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(307): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(307): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(309): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(309): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(310): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(310): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(311): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(311): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(311): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(311): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(312): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(312): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(312): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(312): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(312): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(312): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(312): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(312): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(313): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(313): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(313): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(313): WARNING: Positional port connection in entity/module instantiation <ddrphy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddrphy_wrap_cbd_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity ddrphy_wrap_cbd_wo_pads (VHDL-9006)
INFO: analyzing entity ddr2phy_wrap (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2phy_wrap (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(648): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(648): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(648): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(648): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(648): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(648): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(648): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(649): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(649): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(649): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(649): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(650): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(650): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(650): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(650): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(650): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(650): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(651): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(651): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(651): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(652): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(652): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(652): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(652): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(652): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(653): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(654): WARNING: Positional port connection in entity/module instantiation <ddr2phy_wrap_cbd_wo_pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(660): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(660): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(660): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(660): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(661): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(661): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(661): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(661): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(661): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(662): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(662): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(662): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(662): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(662): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(662): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(662): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(663): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(663): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(663): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(663): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(663): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(665): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(665): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(665): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(665): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(666): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(666): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(666): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(666): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(666): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(667): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(668): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(669): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(670): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(671): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(671): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(672): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(673): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(674): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(675): WARNING: Positional port connection in entity/module instantiation <ddr2pads> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddr2phy_wrap_cbd (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2phy_wrap_cbd (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(920): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(920): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(920): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(920): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(920): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(920): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(920): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(921): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(921): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(921): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(921): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(922): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(922): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(922): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(922): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(922): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(923): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(923): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(923): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(923): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(923): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(923): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(923): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(925): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(925): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(926): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(926): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(927): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(927): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(927): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(927): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(927): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(928): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(928): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(928): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(928): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(928): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(929): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(929): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(930): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(930): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(930): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(930): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(930): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(931): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(931): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(931): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(931): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(932): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(932): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(932): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(934): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(934): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(934): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(934): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(934): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(936): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(936): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(936): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(936): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(937): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(937): WARNING: Positional port connection in entity/module instantiation <ddr2phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ddr2phy_wrap_cbd_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity ddr2phy_wrap_cbd_wo_pads (VHDL-9006)
INFO: analyzing entity lpddr2phy_wrap_cbd_wo_pads (VHDL-1012)
INFO: analyzing architecture rtl of entity lpddr2phy_wrap_cbd_wo_pads (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddrram.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddrram (VHDL-1012)
INFO: analyzing architecture sim of entity ddrram (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ddrspa (VHDL-1012)
INFO: analyzing architecture rtl of entity ddrspa (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(133): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(133): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(133): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(133): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(133): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(133): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(134): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(134): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(134): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(134): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(135): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(135): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(135): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(135): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(135): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(136): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(136): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(136): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(136): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(136): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(136): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(136): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(137): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(137): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(137): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(137): WARNING: Positional port connection in entity/module instantiation <ddrphy_wrap_cbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(145): WARNING: Positional port connection in entity/module instantiation <ddr1spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(145): WARNING: Positional port connection in entity/module instantiation <ddr1spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(145): WARNING: Positional port connection in entity/module instantiation <ddr1spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(145): WARNING: Positional port connection in entity/module instantiation <ddr1spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(145): WARNING: Positional port connection in entity/module instantiation <ddr1spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(145): WARNING: Positional port connection in entity/module instantiation <ddr1spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(145): WARNING: Positional port connection in entity/module instantiation <ddr1spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(145): WARNING: Positional port connection in entity/module instantiation <ddr1spax> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/work/debug/debug.vhd" into library work (VHDL-9003)
INFO: analyzing package debug (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/defmst.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity ahbdefmst (VHDL-1012)
INFO: analyzing architecture rtl of entity ahbdefmst (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/delay_wire.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity delay_wire (VHDL-1012)
INFO: analyzing architecture rtl of entity delay_wire (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/dftlib/dftlib.vhd" into library grlib (VHDL-9003)
INFO: analyzing package dftlib (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/div32.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity div32 (VHDL-1012)
INFO: analyzing architecture rtl of entity div32 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/dma2ahb_pkg.vhd" into library grlib (VHDL-9003)
INFO: analyzing package DMA2AHB_Package (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/dma2ahb.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity DMA2AHB (VHDL-1012)
INFO: analyzing architecture RTL of entity dma2ahb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/dma2ahb_tp.vhd" into library grlib (VHDL-9003)
INFO: analyzing package DMA2AHB_TestPackage (VHDL-1014)
INFO: analyzing package body DMA2AHB_TestPackage (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity dsu3 (VHDL-1012)
INFO: analyzing architecture rtl of entity dsu3 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(74): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity dsu3_mb (VHDL-1012)
INFO: analyzing architecture rtl of entity dsu3_mb (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(76): WARNING: Positional port connection in entity/module instantiation <dsu3x> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity dsu3x (VHDL-1012)
INFO: analyzing architecture rtl of entity dsu3x (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(999): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(999): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(999): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1003): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1003): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1003): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1006): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1006): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1006): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1009): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1009): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1009): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1013): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1013): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1013): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1016): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1016): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1016): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1033): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1033): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1033): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1036): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1036): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1036): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1039): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1039): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1039): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1043): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1043): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1043): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1047): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1047): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1047): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1051): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1051): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1051): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1054): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1054): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1054): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1057): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1057): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1057): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1060): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1060): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1060): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1063): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1063): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1063): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1076): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1076): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1076): WARNING: Positional port connection in entity/module instantiation <clkand> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1150): WARNING: Positional port connection in entity/module instantiation <tbufmem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1150): WARNING: Positional port connection in entity/module instantiation <tbufmem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1150): WARNING: Positional port connection in entity/module instantiation <tbufmem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(1150): WARNING: Positional port connection in entity/module instantiation <tbufmem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/elastic_buffer.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity elastic_buffer (VHDL-1012)
INFO: analyzing architecture arch of entity elastic_buffer (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_pkg.vhd" into library eth (VHDL-9003)
INFO: analyzing package grethpkg (VHDL-1014)
INFO: analyzing package body grethpkg (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/eth_ahb_mst.vhd" into library eth (VHDL-9003)
INFO: analyzing entity eth_ahb_mst (VHDL-1012)
INFO: analyzing architecture rtl of entity eth_ahb_mst (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/eth_edcl_ahb_mst.vhd" into library eth (VHDL-9003)
INFO: analyzing entity eth_edcl_ahb_mst (VHDL-1012)
INFO: analyzing architecture rtl of entity eth_edcl_ahb_mst (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/eth_rstgen.vhd" into library eth (VHDL-9003)
INFO: analyzing entity eth_rstgen (VHDL-1012)
INFO: analyzing architecture rtl of entity eth_rstgen (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/comp/ethcomp.vhd" into library eth (VHDL-9003)
INFO: analyzing package ethcomp (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/net/net.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package net (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/ethernet_mac.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package ethernet_mac (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity generic_fifo (VHDL-1012)
INFO: analyzing architecture rtl_fifo of entity generic_fifo (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(268): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(268): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(268): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(268): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(268): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(268): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(268): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(268): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(273): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(273): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(273): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(273): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(273): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(273): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(273): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(273): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(278): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(278): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(278): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(278): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(278): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(278): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(278): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(278): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd" into library fmf (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd(22): ERROR: 'vital_primitives' is not compiled in library ieee (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd(23): ERROR: 'vital_timing' is not compiled in library ieee (VHDL-1240)
INFO: analyzing package gen_utils (VHDL-1014)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd(30): ERROR: vitalresultmaptype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd(36): ERROR: vitalstatetabletype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd(56): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd(57): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd(58): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/utilities/gen_utils.vhd(59): ERROR: vitaldelaytype01zx is not declared (VHDL-1241)
INFO: analyzing package body gen_utils (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd" into library fmf (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(3): ERROR: 'vital_timing' is not compiled in library ieee (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(4): ERROR: 'vital_primitives' is not compiled in library ieee (VHDL-1240)
INFO: analyzing package flash (VHDL-1014)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(14): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(15): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(16): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(17): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(18): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(19): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(20): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(21): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(22): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(23): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(24): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(25): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(26): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(27): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(28): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(29): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(30): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(31): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(32): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(33): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(34): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(35): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(36): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(37): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(38): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(39): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(40): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(41): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(63): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(64): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(65): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(66): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(67): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(68): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(69): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(70): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(71): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(72): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(73): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(74): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(75): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(76): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(77): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(78): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(79): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(80): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(81): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(82): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(83): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(84): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(85): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(86): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(87): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(88): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(89): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(90): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(91): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(92): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(93): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/flash.vhd(94): ERROR: vitaldelaytype is not declared (VHDL-1241)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_comp.vhd" into library opencores (VHDL-9003)
INFO: analyzing package ge_1000baseX_comp (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/gmii_to_mii.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity gmii_to_mii (VHDL-1012)
INFO: analyzing architecture rtl of entity gmii_to_mii (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/gptimer.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity gptimer (VHDL-1012)
INFO: analyzing architecture rtl of entity gptimer (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/gracectrl.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity gracectrl (VHDL-1012)
INFO: analyzing architecture rtl of entity gracectrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_pkg.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package grdmac_pkg (VHDL-1014)
INFO: analyzing package body grdmac_pkg (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grdmac (VHDL-1012)
INFO: analyzing architecture rtl of entity grdmac (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1118): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1118): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1118): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1118): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1118): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1118): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1131): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1131): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1131): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1131): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1131): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(1131): WARNING: Positional port connection in entity/module instantiation <grdmac_ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_1p.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grdmac_1p (VHDL-1012)
INFO: analyzing architecture rtl of entity grdmac_1p (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_ahbmst.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grdmac_ahbmst (VHDL-1012)
INFO: analyzing architecture rtl of entity grdmac_ahbmst (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_alignram.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grdmac_alignram (VHDL-1012)
INFO: analyzing architecture rtl of entity grdmac_alignram (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity greth (VHDL-1012)
INFO: analyzing architecture rtl of entity greth (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(309): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(309): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(309): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(313): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(313): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(313): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(313): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(313): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(314): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(314): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(314): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(324): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(324): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(324): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(324): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(324): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(325): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(325): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(325): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity greth_gbit (VHDL-1012)
INFO: analyzing architecture rtl of entity greth_gbit (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(302): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(302): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(302): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(302): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(302): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(303): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(303): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(303): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(303): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(307): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(307): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(307): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(307): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(307): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(308): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(315): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(315): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(315): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(315): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(315): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(316): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(316): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(316): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(316): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(319): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(319): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(319): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(319): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd" into library eth (VHDL-9003)
INFO: analyzing entity greth_gbit_gen (VHDL-1012)
INFO: analyzing architecture rtl of entity greth_gbit_gen (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(309): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(309): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(309): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(309): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(309): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(310): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(310): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(310): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(314): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(314): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(314): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(314): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(314): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(315): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(315): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(315): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(326): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(326): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(326): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(326): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(326): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(327): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(327): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(327): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(336): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(336): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(336): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(338): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(338): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(338): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(338): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(338): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(339): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(339): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(339): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(347): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(347): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(347): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(347): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(347): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(348): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(348): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(348): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity greth_gbit_mb (VHDL-1012)
INFO: analyzing architecture rtl of entity greth_gbit_mb (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(336): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(336): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(336): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(336): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(357): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(357): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(357): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(357): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(357): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(368): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(368): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(368): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(368): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(368): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(369): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(369): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(369): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(369): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(372): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(372): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(372): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(372): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(372): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(373): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(373): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(373): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(373): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(379): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(379): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(379): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(379): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(379): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(380): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(380): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(380): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(380): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(380): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(383): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(383): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(383): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(383): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(383): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(384): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(384): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(384): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(384): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(384): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd" into library eth (VHDL-9003)
INFO: analyzing entity greth_gen (VHDL-1012)
INFO: analyzing architecture rtl of entity greth_gen (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(317): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(317): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(317): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(317): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(317): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(322): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(323): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(323): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(323): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(328): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(328): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(328): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(328): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(328): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(333): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(333): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(333): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(333): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(333): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(350): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(353): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(353): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(353): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(353): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(353): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(354): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(354): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(354): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity greth_mb (VHDL-1012)
INFO: analyzing architecture rtl of entity greth_mb (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(319): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(319): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(319): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(323): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(323): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(323): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(323): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(323): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(324): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(324): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(324): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(330): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(330): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(330): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(334): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(335): WARNING: Positional port connection in entity/module instantiation <syncram_2pft> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(342): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(343): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(343): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(343): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(346): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(346): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(346): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(351): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(352): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(352): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(352): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(354): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(354): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(354): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(354): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(354): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(355): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(355): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(355): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd" into library eth (VHDL-9003)
INFO: analyzing entity greth_rx (VHDL-1012)
INFO: analyzing architecture rtl of entity greth_rx (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(109): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(109): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(109): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(109): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(109): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd" into library eth (VHDL-9003)
INFO: analyzing entity greth_tx (VHDL-1012)
INFO: analyzing architecture rtl of entity greth_tx (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd(183): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd(183): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd(183): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd(183): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd(183): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd" into library eth (VHDL-9003)
INFO: analyzing entity grethc (VHDL-1012)
INFO: analyzing architecture rtl of entity grethc (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2289): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2289): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2289): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2289): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2289): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2289): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2289): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2289): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2293): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2293): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2293): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2293): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2293): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(2293): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/grethm.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grethm (VHDL-1012)
INFO: analyzing architecture rtl of entity grethm (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/grethm_mb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grethm_mb (VHDL-1012)
INFO: analyzing architecture rtl of entity grethm_mb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greths.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity greths (VHDL-1012)
INFO: analyzing architecture rtl of entity greths (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greths_mb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity greths_mb (VHDL-1012)
INFO: analyzing architecture rtl of entity greths_mb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grfpushwx (VHDL-1012)
INFO: analyzing architecture rtl of entity grfpushwx (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(176): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(177): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(178): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(179): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(180): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(181): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(182): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(183): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(184): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(185): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(186): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(187): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(188): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(189): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(190): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(191): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(192): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(193): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(194): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(195): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(196): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(197): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(198): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(199): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(200): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(201): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(202): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(203): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(204): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(205): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(206): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(207): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(208): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(209): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(210): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(211): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(212): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(213): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(214): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(215): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(216): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(217): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(218): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(219): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(220): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(221): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(222): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(223): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(224): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(225): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(226): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(227): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(228): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(229): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(230): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(231): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(232): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(233): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(234): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(235): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(236): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(238): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(239): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(240): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(241): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(242): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(243): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(244): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(245): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(246): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(247): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(248): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(249): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(250): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(251): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(252): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(253): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(254): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(255): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(256): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(257): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(258): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(259): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(260): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(261): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(262): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(263): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(264): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(265): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(266): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(267): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(268): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(269): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(270): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(271): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(272): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(273): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(274): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(275): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(276): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(277): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(278): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(279): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(280): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(281): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(282): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(283): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(284): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(285): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(286): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(287): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(288): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(289): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(290): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(291): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(292): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(293): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(294): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(295): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(296): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(297): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(298): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(299): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(300): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(301): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(302): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(303): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(304): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(305): WARNING: Positional port connection in entity/module instantiation <grfpushw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity grfpw_net (VHDL-1012)
INFO: analyzing architecture rtl of entity grfpw_net (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(716): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(716): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(716): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(716): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(716): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(716): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(716): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(717): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(717): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(717): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(717): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(717): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(717): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(718): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(718): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(718): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(718): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(718): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(718): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(719): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(719): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(719): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(719): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(719): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(719): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(720): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(720): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(720): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(720): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(720): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(720): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(721): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(721): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(721): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(721): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(721): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(721): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(722): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(722): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(722): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(722): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(722): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(723): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(723): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(723): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(723): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(723): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(723): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(723): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(724): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(724): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(724): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(724): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(724): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(725): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(725): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(725): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(725): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(725): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(726): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(726): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(726): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(726): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(726): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(727): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(727): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(727): WARNING: Positional port connection in entity/module instantiation <grfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(732): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(732): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(732): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(732): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(732): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(732): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(732): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(733): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(733): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(733): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(733): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(733): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(733): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(734): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(734): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(734): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(734): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(734): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(734): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(735): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(735): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(735): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(735): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(735): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(735): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(736): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(736): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(736): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(736): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(736): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(736): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(737): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(737): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(737): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(737): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(737): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(737): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(738): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(738): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(738): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(738): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(738): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(739): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(739): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(739): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(739): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(739): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(739): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(739): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(740): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(740): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(740): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(740): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(740): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(741): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(741): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(741): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(741): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(741): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(742): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(742): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(742): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(742): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(742): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(743): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(743): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(743): WARNING: Positional port connection in entity/module instantiation <grfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(748): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(748): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(748): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(748): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(748): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(748): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(748): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(749): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(749): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(749): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(749): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(749): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(749): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(750): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(750): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(750): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(750): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(750): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(750): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(751): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(751): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(751): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(751): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(751): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(751): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(752): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(752): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(752): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(752): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(752): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(752): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(753): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(753): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(753): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(753): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(753): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(753): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(754): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(754): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(754): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(754): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(754): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(755): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(755): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(755): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(755): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(755): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(755): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(755): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(756): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(756): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(756): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(756): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(756): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(757): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(757): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(757): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(757): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(757): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(758): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(758): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(758): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(758): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(758): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(759): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(759): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(759): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(764): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(764): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(764): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(764): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(764): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(764): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(764): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(765): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(765): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(765): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(765): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(765): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(765): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(766): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(766): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(766): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(766): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(766): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(766): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(767): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(767): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(767): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(767): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(767): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(767): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(768): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(768): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(768): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(768): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(768): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(768): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(769): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(769): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(769): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(769): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(769): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(769): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(770): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(770): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(770): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(770): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(770): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(771): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(771): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(771): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(771): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(771): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(771): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(771): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(772): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(772): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(772): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(772): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(772): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(773): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(773): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(773): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(773): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(773): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(774): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(774): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(774): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(774): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(774): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(775): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(775): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(775): WARNING: Positional port connection in entity/module instantiation <grfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(780): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(780): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(780): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(780): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(780): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(780): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(780): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(781): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(781): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(781): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(781): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(781): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(781): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(782): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(782): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(782): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(782): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(782): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(782): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(783): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(783): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(783): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(783): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(783): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(783): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(784): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(784): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(784): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(784): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(784): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(784): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(785): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(785): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(785): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(785): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(785): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(785): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(786): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(786): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(786): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(786): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(786): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(787): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(787): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(787): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(787): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(787): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(787): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(787): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(788): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(788): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(788): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(788): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(788): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(789): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(789): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(789): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(789): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(789): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(790): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(790): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(790): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(790): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(790): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(791): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(791): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(791): WARNING: Positional port connection in entity/module instantiation <grfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(796): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(796): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(796): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(796): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(796): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(796): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(796): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(797): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(797): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(797): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(797): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(797): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(797): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(798): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(798): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(798): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(798): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(798): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(798): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(799): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(799): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(799): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(799): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(799): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(799): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(800): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(800): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(800): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(800): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(800): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(800): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(801): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(801): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(801): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(801): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(801): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(801): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(802): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(802): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(802): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(802): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(802): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(803): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(803): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(803): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(803): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(803): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(803): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(803): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(804): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(804): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(804): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(804): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(804): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(805): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(805): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(805): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(805): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(805): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(806): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(806): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(806): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(806): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(806): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(807): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(807): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(807): WARNING: Positional port connection in entity/module instantiation <grfpw_tsmc90> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(812): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(812): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(812): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(812): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(812): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(812): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(812): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(813): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(813): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(813): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(813): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(813): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(813): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(814): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(814): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(814): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(814): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(814): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(814): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(815): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(815): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(815): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(815): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(815): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(815): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(816): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(816): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(816): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(816): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(816): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(816): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(817): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(817): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(817): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(817): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(817): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(817): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(818): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(818): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(818): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(818): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(818): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(819): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(819): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(819): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(819): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(819): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(819): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(819): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(820): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(820): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(820): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(820): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(820): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(821): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(821): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(821): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(821): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(821): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(822): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(822): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(822): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(822): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(822): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(823): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(823): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(823): WARNING: Positional port connection in entity/module instantiation <grfpw_tm65gplus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(828): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(828): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(828): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(828): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(828): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(828): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(828): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(829): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(829): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(829): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(829): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(829): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(829): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(830): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(830): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(830): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(830): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(830): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(830): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(839): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(839): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(839): WARNING: Positional port connection in entity/module instantiation <grfpw_cust1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/gencomp/netcomp.vhd" into library techmap (VHDL-9003)
INFO: analyzing package netcomp (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/libleon3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package libleon3 (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grfpwx (VHDL-1012)
INFO: analyzing architecture rtl of entity grfpwx (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(72): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(73): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(74): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(75): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(76): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(77): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(78): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(79): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(80): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(81): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(82): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(83): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(84): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(85): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(86): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(87): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(88): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(89): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(90): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(91): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(92): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(93): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(94): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(95): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(96): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(97): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(98): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(99): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(100): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(101): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(102): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(103): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(104): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(105): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(106): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(107): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(108): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(109): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(110): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(111): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(112): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(113): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(115): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(116): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(117): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(118): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(119): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(120): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(121): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(123): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(124): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(125): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(126): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(127): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(128): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(129): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(132): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(133): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(134): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(135): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(136): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(137): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(138): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(140): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(141): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(142): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(143): WARNING: Positional port connection in entity/module instantiation <grfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(151): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(151): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(151): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(151): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(151): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(152): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(159): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(159): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(159): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(159): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(159): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(160): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grfpwxsh (VHDL-1012)
INFO: analyzing architecture rtl of entity grfpwxsh (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(168): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(169): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(170): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(171): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(172): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(173): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(174): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(175): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(176): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(177): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(178): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(179): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(180): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(181): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(182): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(183): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(184): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(185): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(186): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(187): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(188): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(189): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(190): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(191): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(192): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(193): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(194): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(195): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(196): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(197): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(198): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(199): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(200): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(201): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(202): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(203): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(204): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(205): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(206): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(207): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(208): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(209): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(211): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(212): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(213): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(214): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(215): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(216): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(217): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(219): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(220): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(221): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(222): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(223): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(224): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(225): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(228): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(229): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(230): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(231): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(232): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(233): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(234): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(236): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(238): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(239): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(241): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(242): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(243): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(244): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(245): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(246): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(247): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(248): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(249): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(250): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(251): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(252): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(253): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(254): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(255): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(256): WARNING: Positional port connection in entity/module instantiation <grfpwsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(263): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(263): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(263): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(263): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(263): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(263): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(264): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(264): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(264): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(264): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(264): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(265): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(271): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(271): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(271): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(271): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(271): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(271): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(272): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(272): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(272): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(272): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(272): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(273): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity grmux2 (VHDL-1012)
INFO: analyzing architecture rtl of entity grmux2 (VHDL-9006)
INFO: analyzing entity grmux2v (VHDL-1012)
INFO: analyzing architecture rtl of entity grmux2v (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(104): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(104): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(104): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(104): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity grdff (VHDL-1012)
INFO: analyzing architecture rtl of entity grdff (VHDL-9006)
INFO: analyzing entity gror2 (VHDL-1012)
INFO: analyzing architecture rtl of entity gror2 (VHDL-9006)
INFO: analyzing entity grand12 (VHDL-1012)
INFO: analyzing architecture rtl of entity grand12 (VHDL-9006)
INFO: analyzing entity grnand2 (VHDL-1012)
INFO: analyzing architecture rtl of entity grnand2 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/grgpio.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grgpio (VHDL-1012)
INFO: analyzing architecture rtl of entity grgpio (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/grgprbank.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grgprbank (VHDL-1012)
INFO: analyzing architecture rtl of entity grgprbank (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/grgpreg.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grgpreg (VHDL-1012)
INFO: analyzing architecture rtl of entity grgpreg (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity grlfpw_net (VHDL-1012)
INFO: analyzing architecture rtl of entity grlfpw_net (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(831): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(832): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(833): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(834): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(835): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(836): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(837): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(838): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(839): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(839): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(839): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(839): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(839): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(840): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(840): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(840): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(840): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(840): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(841): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(841): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(841): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(841): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(841): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(842): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(842): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(842): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_altera> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(847): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(847): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(847): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(847): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(847): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(847): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(847): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(848): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(848): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(848): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(848): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(848): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(848): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(849): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(849): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(849): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(849): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(849): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(849): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(850): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(850): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(850): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(850): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(850): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(850): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(851): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(851): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(851): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(851): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(851): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(851): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(852): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(852): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(852): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(852): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(852): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(852): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(853): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(853): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(853): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(853): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(853): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(854): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(854): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(854): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(854): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(854): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(854): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(854): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(855): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(855): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(855): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(855): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(855): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(856): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(856): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(856): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(856): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(856): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(857): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(857): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(857): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(857): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(857): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(858): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(858): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(858): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(863): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(863): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(863): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(863): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(863): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(863): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(863): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(864): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(864): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(864): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(864): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(864): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(864): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(865): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(865): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(865): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(865): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(865): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(865): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(866): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(866): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(866): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(866): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(866): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(866): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(867): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(867): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(867): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(867): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(867): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(867): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(868): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(868): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(868): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(868): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(868): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(868): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(869): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(869): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(869): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(869): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(869): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(870): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(870): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(870): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(870): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(870): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(870): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(870): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(871): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(871): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(871): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(871): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(871): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(872): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(872): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(872): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(872): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(872): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(873): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(873): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(873): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(873): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(873): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(874): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(874): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(874): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(879): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(879): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(879): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(879): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(879): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(879): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(879): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(880): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(880): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(880): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(880): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(880): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(880): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(881): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(881): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(881): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(881): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(881): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(881): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(882): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(882): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(882): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(882): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(882): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(882): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(883): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(883): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(883): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(883): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(883): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(883): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(884): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(884): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(884): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(884): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(884): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(884): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(885): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(885): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(885): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(885): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(885): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(886): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(886): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(886): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(886): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(886): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(886): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(886): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(887): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(887): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(887): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(887): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(887): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(888): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(888): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(888): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(888): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(888): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(889): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(889): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(889): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(889): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(889): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(890): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(890): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(890): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_cycloneiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(895): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(895): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(895): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(895): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(895): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(895): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(895): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(896): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(896): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(896): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(896): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(896): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(896): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(897): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(897): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(897): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(897): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(897): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(897): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(898): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(898): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(898): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(898): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(898): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(898): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(899): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(899): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(899): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(899): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(899): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(899): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(900): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(900): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(900): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(900): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(900): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(900): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(901): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(901): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(901): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(901): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(901): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(902): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(902): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(902): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(902): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(902): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(902): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(902): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(903): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(903): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(903): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(903): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(903): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(904): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(904): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(904): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(904): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(904): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(905): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(905): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(905): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(905): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(905): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(906): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(906): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(906): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_axcelerator> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(911): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(911): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(911): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(911): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(911): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(911): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(911): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(912): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(912): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(912): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(912): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(912): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(912): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(913): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(913): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(913): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(913): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(913): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(913): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(914): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(914): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(914): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(914): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(914): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(914): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(915): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(915): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(915): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(915): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(915): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(915): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(916): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(916): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(916): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(916): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(916): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(916): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(917): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(917): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(917): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(917): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(917): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(918): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(918): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(918): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(918): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(918): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(918): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(918): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(919): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(919): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(919): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(919): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(919): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(920): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(920): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(920): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(920): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(920): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(921): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(921): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(921): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(921): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(921): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(922): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(922): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(922): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_actfus> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(927): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(927): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(927): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(927): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(927): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(927): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(927): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(928): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(928): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(928): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(928): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(928): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(928): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(929): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(929): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(929): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(929): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(929): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(929): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(930): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(930): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(930): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(930): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(930): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(930): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(931): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(931): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(931): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(931): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(931): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(931): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(932): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(932): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(932): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(932): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(932): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(932): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(933): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(933): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(933): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(933): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(933): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(934): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(934): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(934): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(934): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(934): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(934): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(934): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(935): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(935): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(935): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(935): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(935): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(936): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(936): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(936): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(936): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(936): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(937): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(937): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(937): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(937): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(937): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(938): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(938): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(938): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(943): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(943): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(943): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(943): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(943): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(943): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(943): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(944): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(944): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(944): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(944): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(944): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(944): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(945): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(945): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(945): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(945): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(945): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(945): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(946): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(946): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(946): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(946): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(946): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(946): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(947): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(947): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(947): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(947): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(947): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(947): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(948): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(948): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(948): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(948): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(948): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(948): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(949): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(949): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(949): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(949): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(949): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(950): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(950): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(950): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(950): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(950): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(950): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(950): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(951): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(951): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(951): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(951): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(951): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(952): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(952): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(952): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(952): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(952): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(953): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(953): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(953): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(953): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(953): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(954): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(954): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(954): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3l> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(959): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(959): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(959): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(959): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(959): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(959): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(959): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(960): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(960): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(960): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(960): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(960): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(960): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(961): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(961): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(961): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(961): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(961): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(961): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(962): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(962): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(962): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(962): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(962): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(962): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(963): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(963): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(963): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(963): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(963): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(963): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(964): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(964): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(964): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(964): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(964): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(964): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(965): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(965): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(965): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(965): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(965): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(966): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(966): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(966): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(966): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(966): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(966): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(966): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(967): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(967): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(967): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(967): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(967): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(968): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(968): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(968): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(968): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(968): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(969): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(969): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(969): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(969): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(969): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(970): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(970): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(970): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_proasic3e> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(975): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(975): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(975): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(975): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(975): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(975): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(975): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(976): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(976): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(976): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(976): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(976): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(976): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(977): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(977): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(977): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(977): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(977): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(977): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(978): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(978): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(978): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(978): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(978): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(978): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(979): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(979): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(979): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(979): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(979): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(979): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(980): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(980): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(980): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(980): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(980): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(980): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(981): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(981): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(981): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(981): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(981): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(982): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(982): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(982): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(982): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(982): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(982): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(982): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(983): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(983): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(983): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(983): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(983): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(984): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(984): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(984): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(984): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(984): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(985): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(985): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(985): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(985): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(985): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(986): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(986): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(986): WARNING: Positional port connection in entity/module instantiation <grlfpw_0_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grlfpwx (VHDL-1012)
INFO: analyzing architecture rtl of entity grlfpwx (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(72): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(73): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(74): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(75): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(76): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(77): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(78): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(79): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(80): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(81): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(82): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(83): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(84): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(85): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(86): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(87): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(88): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(89): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(90): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(91): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(92): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(93): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(94): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(95): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(96): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(97): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(98): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(99): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(100): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(101): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(102): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(103): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(104): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(105): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(106): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(107): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(108): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(109): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(110): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(111): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(112): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(113): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(115): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(116): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(117): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(118): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(119): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(120): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(121): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(123): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(124): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(125): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(126): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(127): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(128): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(129): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(131): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(132): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(133): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(134): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(135): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(136): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(137): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(139): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(140): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(141): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(142): WARNING: Positional port connection in entity/module instantiation <grlfpw_net> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(149): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(149): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(149): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(149): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(149): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(149): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(150): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(151): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(157): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(157): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(157): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(157): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(157): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(157): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(158): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(159): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grpci2_phy_net.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity grpci2_phy_net (VHDL-1012)
INFO: analyzing architecture struct of entity grpci2_phy_net (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/grsysmon.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity grsysmon (VHDL-1012)
INFO: analyzing architecture rtl of entity grsysmon (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/work/debug/grtestmod.vhd" into library work (VHDL-9003)
INFO: analyzing entity grtestmod (VHDL-1012)
INFO: analyzing architecture sim of entity grtestmod (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/usb/grusb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package grusb (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package i2c (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity i2c2ahb (VHDL-1012)
INFO: analyzing architecture rtl of entity i2c2ahb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity i2c2ahb_apb (VHDL-1012)
INFO: analyzing architecture rtl of entity i2c2ahb_apb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity i2c2ahb_apb_gen (VHDL-1012)
INFO: analyzing architecture rtl of entity i2c2ahb_apb_gen (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(161): WARNING: Positional port connection in entity/module instantiation <i2c2ahb_apb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(161): WARNING: Positional port connection in entity/module instantiation <i2c2ahb_apb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(161): WARNING: Positional port connection in entity/module instantiation <i2c2ahb_apb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(161): WARNING: Positional port connection in entity/module instantiation <i2c2ahb_apb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(161): WARNING: Positional port connection in entity/module instantiation <i2c2ahb_apb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(161): WARNING: Positional port connection in entity/module instantiation <i2c2ahb_apb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(161): WARNING: Positional port connection in entity/module instantiation <i2c2ahb_apb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(161): WARNING: Positional port connection in entity/module instantiation <i2c2ahb_apb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_gen.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity i2c2ahb_gen (VHDL-1012)
INFO: analyzing architecture rtl of entity i2c2ahb_gen (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_gen.vhd(125): WARNING: Positional port connection in entity/module instantiation <i2c2ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_gen.vhd(125): WARNING: Positional port connection in entity/module instantiation <i2c2ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_gen.vhd(125): WARNING: Positional port connection in entity/module instantiation <i2c2ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_gen.vhd(125): WARNING: Positional port connection in entity/module instantiation <i2c2ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_gen.vhd(125): WARNING: Positional port connection in entity/module instantiation <i2c2ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_gen.vhd(125): WARNING: Positional port connection in entity/module instantiation <i2c2ahb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity i2c2ahbx (VHDL-1012)
INFO: analyzing architecture rtl of entity i2c2ahbx (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd(185): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd(185): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd(185): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd(185): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd(185): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd(185): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd" into library opencores (VHDL-9003)
INFO: analyzing entity i2c_master_bit_ctrl (VHDL-1012)
INFO: analyzing architecture structural of entity i2c_master_bit_ctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd" into library opencores (VHDL-9003)
INFO: analyzing entity i2c_master_byte_ctrl (VHDL-1012)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(94): INFO: The direction of input port <start> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(95): INFO: The direction of input port <stop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(96): INFO: The direction of input port <read> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(97): INFO: The direction of input port <write> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(98): INFO: The direction of input port <ack_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture structural of entity i2c_master_byte_ctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2coc.vhd" into library opencores (VHDL-9003)
INFO: analyzing package i2coc (VHDL-1014)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2coc.vhd(46): INFO: The direction of input port <start> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2coc.vhd(47): INFO: The direction of input port <stop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2coc.vhd(48): INFO: The direction of input port <read> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2coc.vhd(49): INFO: The direction of input port <write> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2coc.vhd(50): INFO: The direction of input port <ack_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity i2cmst (VHDL-1012)
INFO: analyzing architecture rtl of entity i2cmst (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst_gen.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity i2cmst_gen (VHDL-1012)
INFO: analyzing architecture rtl of entity i2cmst_gen (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst_gen.vhd(108): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst_gen.vhd(108): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst_gen.vhd(108): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst_gen.vhd(108): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst_gen.vhd(108): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst_gen.vhd(108): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cslv.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity i2cslv (VHDL-1012)
INFO: analyzing architecture rtl of entity i2cslv (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd" into library fmf (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(29): ERROR: 'vital_timing' is not compiled in library ieee (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(30): ERROR: 'vital_primitives' is not compiled in library ieee (VHDL-1240)
INFO: analyzing entity idt7202 (VHDL-1012)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(40): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(41): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(42): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(43): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(44): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(45): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(46): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(47): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(48): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(49): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(50): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(51): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(52): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(53): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(55): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(56): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(57): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(58): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(59): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(60): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(61): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(62): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(63): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(64): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(65): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(66): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(68): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(69): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(70): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(71): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(72): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(73): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(74): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(75): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(76): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(78): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(79): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(81): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(82): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(83): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(84): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(86): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(87): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(88): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(125): ERROR: vital_level0 is not declared (VHDL-1241)
INFO: analyzing architecture vhdl_behavioral of entity idt7202 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(132): ERROR: vital_level0 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(164): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(165): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(166): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(167): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(168): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(169): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(170): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(171): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(172): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(173): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(174): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(175): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(176): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(177): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(240): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(243): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(246): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(249): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(252): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(255): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(258): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(261): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(264): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(267): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(296): ERROR: vitalglitchdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(297): ERROR: vitalglitchdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(298): ERROR: vitalglitchdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(299): ERROR: vitalglitchdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(300): ERROR: vitalglitchdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(321): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(338): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(355): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(372): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(387): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(402): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(415): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(428): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(439): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(623): ERROR: vitalpathdelay01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(637): ERROR: vitalpathdelay01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(651): ERROR: vitalpathdelay01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(677): ERROR: vitalpathdelay01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(703): ERROR: vitalpathdelay01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(733): ERROR: vitalglitchdataarraytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(735): ERROR: vitalpathdelay01z is not declared (VHDL-1241)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity inpad (VHDL-1012)
INFO: analyzing architecture rtl of entity inpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(50): WARNING: Positional port connection in entity/module instantiation <unisim_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(50): WARNING: Positional port connection in entity/module instantiation <unisim_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(53): WARNING: Positional port connection in entity/module instantiation <axcel_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(53): WARNING: Positional port connection in entity/module instantiation <axcel_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(56): WARNING: Positional port connection in entity/module instantiation <apa3_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(56): WARNING: Positional port connection in entity/module instantiation <apa3_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(59): WARNING: Positional port connection in entity/module instantiation <apa3e_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(59): WARNING: Positional port connection in entity/module instantiation <apa3e_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(62): WARNING: Positional port connection in entity/module instantiation <igloo2_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(62): WARNING: Positional port connection in entity/module instantiation <igloo2_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3l_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(65): WARNING: Positional port connection in entity/module instantiation <apa3l_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(68): WARNING: Positional port connection in entity/module instantiation <fusion_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(68): WARNING: Positional port connection in entity/module instantiation <fusion_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <atc18_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <atc18_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(74): WARNING: Positional port connection in entity/module instantiation <atc18rha_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(74): WARNING: Positional port connection in entity/module instantiation <atc18rha_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(77): WARNING: Positional port connection in entity/module instantiation <umc_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(77): WARNING: Positional port connection in entity/module instantiation <umc_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(83): WARNING: Positional port connection in entity/module instantiation <saed32_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(83): WARNING: Positional port connection in entity/module instantiation <saed32_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <rhs65_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <rhs65_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(89): WARNING: Positional port connection in entity/module instantiation <dare_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(89): WARNING: Positional port connection in entity/module instantiation <dare_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(92): WARNING: Positional port connection in entity/module instantiation <ihp25_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(92): WARNING: Positional port connection in entity/module instantiation <ihp25_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(95): WARNING: Positional port connection in entity/module instantiation <ihp25rh_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(95): WARNING: Positional port connection in entity/module instantiation <ihp25rh_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(101): WARNING: Positional port connection in entity/module instantiation <ut025crh_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(101): WARNING: Positional port connection in entity/module instantiation <ut025crh_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(104): WARNING: Positional port connection in entity/module instantiation <ut130hbd_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(104): WARNING: Positional port connection in entity/module instantiation <ut130hbd_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(107): WARNING: Positional port connection in entity/module instantiation <peregrine_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(107): WARNING: Positional port connection in entity/module instantiation <peregrine_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <nextreme_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <nextreme_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(113): WARNING: Positional port connection in entity/module instantiation <n2x_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(113): WARNING: Positional port connection in entity/module instantiation <n2x_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(116): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(116): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity inpadv (VHDL-1012)
INFO: analyzing architecture rtl of entity inpadv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(136): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(136): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity inpad_ddr (VHDL-1012)
INFO: analyzing architecture rtl of entity inpad_ddr (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(65): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(65): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(67): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(72): WARNING: Positional port connection in entity/module instantiation <nextreme_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(72): WARNING: Positional port connection in entity/module instantiation <nextreme_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(79): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(79): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(79): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(79): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(79): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(79): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(79): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(79): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity inpad_ddrv (VHDL-1012)
INFO: analyzing architecture rtl of entity inpad_ddrv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddrv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddrv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddrv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddrv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddrv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddrv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddrv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ddrv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(119): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(119): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(119): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(119): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(119): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(119): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(119): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(119): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity inpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity inpad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <unisim_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <unisim_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <unisim_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(54): WARNING: Positional port connection in entity/module instantiation <virtex4_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(54): WARNING: Positional port connection in entity/module instantiation <virtex4_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(54): WARNING: Positional port connection in entity/module instantiation <virtex4_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(57): WARNING: Positional port connection in entity/module instantiation <axcel_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(60): WARNING: Positional port connection in entity/module instantiation <apa3_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(60): WARNING: Positional port connection in entity/module instantiation <apa3_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(60): WARNING: Positional port connection in entity/module instantiation <apa3_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(63): WARNING: Positional port connection in entity/module instantiation <igloo2_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(63): WARNING: Positional port connection in entity/module instantiation <igloo2_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(63): WARNING: Positional port connection in entity/module instantiation <igloo2_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(66): WARNING: Positional port connection in entity/module instantiation <apa3e_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(66): WARNING: Positional port connection in entity/module instantiation <apa3e_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(66): WARNING: Positional port connection in entity/module instantiation <apa3e_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3l_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(72): WARNING: Positional port connection in entity/module instantiation <fusion_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(72): WARNING: Positional port connection in entity/module instantiation <fusion_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(72): WARNING: Positional port connection in entity/module instantiation <fusion_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(75): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(75): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(75): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(75): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <n2x_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity inpad_dsv (VHDL-1012)
INFO: analyzing architecture rtl of entity inpad_dsv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(98): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(98): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(98): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity iodpad (VHDL-1012)
INFO: analyzing architecture rtl of entity iodpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <axcel_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <axcel_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <axcel_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <axcel_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(75): WARNING: Positional port connection in entity/module instantiation <apa3_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(75): WARNING: Positional port connection in entity/module instantiation <apa3_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(75): WARNING: Positional port connection in entity/module instantiation <apa3_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(75): WARNING: Positional port connection in entity/module instantiation <apa3_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(90): WARNING: Positional port connection in entity/module instantiation <fusion_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(90): WARNING: Positional port connection in entity/module instantiation <fusion_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(90): WARNING: Positional port connection in entity/module instantiation <fusion_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(90): WARNING: Positional port connection in entity/module instantiation <fusion_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <atc18_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <atc18_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <atc18_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <atc18_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <atc18rha_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <atc18rha_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <atc18rha_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <atc18rha_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(102): WARNING: Positional port connection in entity/module instantiation <umc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(102): WARNING: Positional port connection in entity/module instantiation <umc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(102): WARNING: Positional port connection in entity/module instantiation <umc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(102): WARNING: Positional port connection in entity/module instantiation <umc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(106): WARNING: Positional port connection in entity/module instantiation <rhumc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(106): WARNING: Positional port connection in entity/module instantiation <rhumc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(106): WARNING: Positional port connection in entity/module instantiation <rhumc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(106): WARNING: Positional port connection in entity/module instantiation <rhumc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <ihp25_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <ihp25_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <ihp25_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <ihp25_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(114): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(114): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(114): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(114): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(118): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(118): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(118): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(118): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(121): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(121): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(121): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(121): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity iodpadv (VHDL-1012)
INFO: analyzing architecture rtl of entity iodpadv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <iodpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <iodpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <iodpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity iopad (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(68): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(68): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(68): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(68): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(72): WARNING: Positional port connection in entity/module instantiation <axcel_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(72): WARNING: Positional port connection in entity/module instantiation <axcel_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(72): WARNING: Positional port connection in entity/module instantiation <axcel_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(72): WARNING: Positional port connection in entity/module instantiation <axcel_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(76): WARNING: Positional port connection in entity/module instantiation <apa3_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(76): WARNING: Positional port connection in entity/module instantiation <apa3_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(76): WARNING: Positional port connection in entity/module instantiation <apa3_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(76): WARNING: Positional port connection in entity/module instantiation <apa3_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(80): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(80): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(80): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(80): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(83): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(83): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(83): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(83): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(87): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(87): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(87): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(87): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(91): WARNING: Positional port connection in entity/module instantiation <fusion_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(91): WARNING: Positional port connection in entity/module instantiation <fusion_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(91): WARNING: Positional port connection in entity/module instantiation <fusion_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(91): WARNING: Positional port connection in entity/module instantiation <fusion_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(95): WARNING: Positional port connection in entity/module instantiation <atc18_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(95): WARNING: Positional port connection in entity/module instantiation <atc18_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(95): WARNING: Positional port connection in entity/module instantiation <atc18_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(95): WARNING: Positional port connection in entity/module instantiation <atc18_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(99): WARNING: Positional port connection in entity/module instantiation <atc18rha_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(99): WARNING: Positional port connection in entity/module instantiation <atc18rha_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(99): WARNING: Positional port connection in entity/module instantiation <atc18rha_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(99): WARNING: Positional port connection in entity/module instantiation <atc18rha_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(103): WARNING: Positional port connection in entity/module instantiation <umc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(103): WARNING: Positional port connection in entity/module instantiation <umc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(103): WARNING: Positional port connection in entity/module instantiation <umc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(103): WARNING: Positional port connection in entity/module instantiation <umc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(107): WARNING: Positional port connection in entity/module instantiation <rhumc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(107): WARNING: Positional port connection in entity/module instantiation <rhumc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(107): WARNING: Positional port connection in entity/module instantiation <rhumc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(107): WARNING: Positional port connection in entity/module instantiation <rhumc_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(111): WARNING: Positional port connection in entity/module instantiation <saed32_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(111): WARNING: Positional port connection in entity/module instantiation <saed32_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(111): WARNING: Positional port connection in entity/module instantiation <saed32_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(111): WARNING: Positional port connection in entity/module instantiation <saed32_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(115): WARNING: Positional port connection in entity/module instantiation <rhs65_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(115): WARNING: Positional port connection in entity/module instantiation <rhs65_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(115): WARNING: Positional port connection in entity/module instantiation <rhs65_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(115): WARNING: Positional port connection in entity/module instantiation <rhs65_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(115): WARNING: Positional port connection in entity/module instantiation <rhs65_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(115): WARNING: Positional port connection in entity/module instantiation <rhs65_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(115): WARNING: Positional port connection in entity/module instantiation <rhs65_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(119): WARNING: Positional port connection in entity/module instantiation <dare_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(119): WARNING: Positional port connection in entity/module instantiation <dare_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(119): WARNING: Positional port connection in entity/module instantiation <dare_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(119): WARNING: Positional port connection in entity/module instantiation <dare_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(123): WARNING: Positional port connection in entity/module instantiation <ihp25_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(123): WARNING: Positional port connection in entity/module instantiation <ihp25_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(123): WARNING: Positional port connection in entity/module instantiation <ihp25_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(123): WARNING: Positional port connection in entity/module instantiation <ihp25_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(127): WARNING: Positional port connection in entity/module instantiation <ihp25rh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(127): WARNING: Positional port connection in entity/module instantiation <ihp25rh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(127): WARNING: Positional port connection in entity/module instantiation <ihp25rh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(127): WARNING: Positional port connection in entity/module instantiation <ihp25rh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(131): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(131): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(131): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(131): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(135): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(135): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(135): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(135): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(139): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(139): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(139): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(139): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(143): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(143): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(143): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(143): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(147): WARNING: Positional port connection in entity/module instantiation <nextreme_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(147): WARNING: Positional port connection in entity/module instantiation <nextreme_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(147): WARNING: Positional port connection in entity/module instantiation <nextreme_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(147): WARNING: Positional port connection in entity/module instantiation <nextreme_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(152): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(152): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(152): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(152): WARNING: Positional port connection in entity/module instantiation <n2x_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(156): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(156): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(156): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(156): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(156): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity iopadv (VHDL-1012)
INFO: analyzing architecture rtl of entity iopadv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(180): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(180): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(180): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(180): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(180): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity iopadvv (VHDL-1012)
INFO: analyzing architecture rtl of entity iopadvv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(204): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(204): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(204): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(204): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(204): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity iopad_ddr (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad_ddr (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(71): WARNING: Positional port connection in entity/module instantiation <nextreme_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(71): WARNING: Positional port connection in entity/module instantiation <nextreme_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(71): WARNING: Positional port connection in entity/module instantiation <nextreme_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(71): WARNING: Positional port connection in entity/module instantiation <nextreme_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity iopad_ddrv (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad_ddrv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(108): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity iopad_ddrvv (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad_ddrvv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(140): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity iopad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(81): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(81): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(81): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(81): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(81): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(85): WARNING: Positional port connection in entity/module instantiation <apa3_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(85): WARNING: Positional port connection in entity/module instantiation <apa3_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(85): WARNING: Positional port connection in entity/module instantiation <apa3_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(85): WARNING: Positional port connection in entity/module instantiation <apa3_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(85): WARNING: Positional port connection in entity/module instantiation <apa3_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(89): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(89): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(89): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(89): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(89): WARNING: Positional port connection in entity/module instantiation <apa3e_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(92): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(92): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(92): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(92): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(92): WARNING: Positional port connection in entity/module instantiation <igloo2_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(96): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(96): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(96): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(96): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(96): WARNING: Positional port connection in entity/module instantiation <apa3l_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <fusion_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <fusion_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <fusion_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <fusion_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <fusion_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(104): WARNING: Positional port connection in entity/module instantiation <n2x_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(104): WARNING: Positional port connection in entity/module instantiation <n2x_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(104): WARNING: Positional port connection in entity/module instantiation <n2x_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(104): WARNING: Positional port connection in entity/module instantiation <n2x_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(104): WARNING: Positional port connection in entity/module instantiation <n2x_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity iopad_dsv (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad_dsv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(127): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(127): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(127): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(127): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(127): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity iopad_dsvv (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad_dsvv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(150): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(150): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(150): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(150): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(150): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity iopad_tm (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad_tm (VHDL-9006)
INFO: analyzing entity iopad_tmvv (VHDL-1012)
INFO: analyzing architecture rtl of entity iopad_tmvv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(95): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(95): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(95): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(95): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(95): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(95): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(95): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(95): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/irqmp/irqmp.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity irqmp (VHDL-1012)
INFO: analyzing architecture rtl of entity irqmp (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity iu3 (VHDL-1012)
INFO: analyzing architecture rtl of entity iu3 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(3931): WARNING: syntax error near else (VHDL-1261)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5081): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5081): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5081): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5081): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5081): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5082): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5082): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5082): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5082): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5082): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5083): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5083): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(5083): WARNING: Positional port connection in entity/module instantiation <cpu_disasx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity jtagcom (VHDL-1012)
INFO: analyzing architecture rtl of entity jtagcom (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity jtagcom2 (VHDL-1012)
INFO: analyzing architecture rtl of entity jtagcom2 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(149): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(149): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(149): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(152): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(152): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(152): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(160): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(160): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(160): WARNING: Positional port connection in entity/module instantiation <grnand2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagtst.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package jtagtst (VHDL-1014)
INFO: analyzing package body jtagtst (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/l2cache/pkg/l2cache.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package l2cache (VHDL-1014)
INFO: analyzing package body l2cache (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/l3stat.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity l3stat (VHDL-1012)
INFO: analyzing architecture rtl of entity l3stat (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd" into library grlib (VHDL-9003)
INFO: analyzing package blocks (VHDL-1014)
INFO: analyzing entity FLIPFLOP (VHDL-1012)
INFO: analyzing architecture FLIPFLOP of entity flipflop (VHDL-9006)
INFO: analyzing entity PP_LOW (VHDL-1012)
INFO: analyzing architecture PP_LOW of entity pp_low (VHDL-9006)
INFO: analyzing entity PP_MIDDLE (VHDL-1012)
INFO: analyzing architecture PP_MIDDLE of entity pp_middle (VHDL-9006)
INFO: analyzing entity PP_HIGH (VHDL-1012)
INFO: analyzing architecture PP_HIGH of entity pp_high (VHDL-9006)
INFO: analyzing entity R_GATE (VHDL-1012)
INFO: analyzing architecture R_GATE of entity r_gate (VHDL-9006)
INFO: analyzing entity DECODER (VHDL-1012)
INFO: analyzing architecture DECODER of entity decoder (VHDL-9006)
INFO: analyzing entity FULL_ADDER (VHDL-1012)
INFO: analyzing architecture FULL_ADDER of entity full_adder (VHDL-9006)
INFO: analyzing entity HALF_ADDER (VHDL-1012)
INFO: analyzing architecture HALF_ADDER of entity half_adder (VHDL-9006)
INFO: analyzing entity INVBLOCK (VHDL-1012)
INFO: analyzing architecture INVBLOCK_regular of entity invblock (VHDL-9006)
INFO: analyzing entity XXOR1 (VHDL-1012)
INFO: analyzing architecture XXOR_regular of entity xxor1 (VHDL-9006)
INFO: analyzing entity BLOCK0 (VHDL-1012)
INFO: analyzing architecture BLOCK0_regular of entity block0 (VHDL-9006)
INFO: analyzing entity BLOCK1 (VHDL-1012)
INFO: analyzing architecture BLOCK1_regular of entity block1 (VHDL-9006)
INFO: analyzing entity BLOCK2 (VHDL-1012)
INFO: analyzing architecture BLOCK2_regular of entity block2 (VHDL-9006)
INFO: analyzing entity BLOCK1A (VHDL-1012)
INFO: analyzing architecture BLOCK1A_regular of entity block1a (VHDL-9006)
INFO: analyzing entity BLOCK2A (VHDL-1012)
INFO: analyzing architecture BLOCK2A_regular of entity block2a (VHDL-9006)
INFO: analyzing entity PRESTAGE_64 (VHDL-1012)
INFO: analyzing architecture PRESTAGE of entity prestage_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(813): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(813): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(813): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(813): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(813): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(815): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(815): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(815): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_0_64 (VHDL-1012)
INFO: analyzing architecture DBLC_0 of entity dblc_0_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(838): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(838): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(838): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(841): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(841): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(841): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(841): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(841): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(844): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(844): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(844): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(844): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(844): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(844): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(844): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_1_64 (VHDL-1012)
INFO: analyzing architecture DBLC_1 of entity dblc_1_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(869): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(869): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(869): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(872): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(872): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(872): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(872): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(872): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(875): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(875): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(875): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(875): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(875): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(875): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(875): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_2_64 (VHDL-1012)
INFO: analyzing architecture DBLC_2 of entity dblc_2_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(901): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(901): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(901): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(904): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(904): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(904): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(904): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(904): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(907): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(907): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(907): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(907): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(907): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(907): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(907): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_3_64 (VHDL-1012)
INFO: analyzing architecture DBLC_3 of entity dblc_3_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(932): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(932): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(932): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(935): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(935): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(935): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(935): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(935): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(938): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(938): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(938): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(938): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(938): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(938): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(938): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_4_64 (VHDL-1012)
INFO: analyzing architecture DBLC_4 of entity dblc_4_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(963): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(963): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(963): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(966): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(966): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(966): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(966): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(966): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(969): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(969): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(969): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(969): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(969): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(969): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(969): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_5_64 (VHDL-1012)
INFO: analyzing architecture DBLC_5 of entity dblc_5_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(994): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(994): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(994): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(997): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(997): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(997): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(997): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(997): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1000): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1000): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1000): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1000): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1000): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1000): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1000): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity XORSTAGE_64 (VHDL-1012)
INFO: analyzing architecture XORSTAGE of entity xorstage_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1023): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1023): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1023): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1023): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1023): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1025): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1025): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1025): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1025): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1025): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLCTREE_64 (VHDL-1012)
INFO: analyzing architecture DBLCTREE of entity dblctree_64 (VHDL-9006)
INFO: analyzing entity DBLCADDER_64_64 (VHDL-1012)
INFO: analyzing architecture DBLCADDER of entity dblcadder_64_64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1090): WARNING: Positional port connection in entity/module instantiation <prestage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1090): WARNING: Positional port connection in entity/module instantiation <prestage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1090): WARNING: Positional port connection in entity/module instantiation <prestage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1090): WARNING: Positional port connection in entity/module instantiation <prestage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1090): WARNING: Positional port connection in entity/module instantiation <prestage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1090): WARNING: Positional port connection in entity/module instantiation <prestage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1091): WARNING: Positional port connection in entity/module instantiation <dblctree_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1091): WARNING: Positional port connection in entity/module instantiation <dblctree_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1091): WARNING: Positional port connection in entity/module instantiation <dblctree_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1091): WARNING: Positional port connection in entity/module instantiation <dblctree_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1091): WARNING: Positional port connection in entity/module instantiation <dblctree_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1092): WARNING: Positional port connection in entity/module instantiation <xorstage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1092): WARNING: Positional port connection in entity/module instantiation <xorstage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1092): WARNING: Positional port connection in entity/module instantiation <xorstage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1092): WARNING: Positional port connection in entity/module instantiation <xorstage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1092): WARNING: Positional port connection in entity/module instantiation <xorstage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1092): WARNING: Positional port connection in entity/module instantiation <xorstage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1092): WARNING: Positional port connection in entity/module instantiation <xorstage_64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity XXOR2 (VHDL-1012)
INFO: analyzing architecture XXOR_true of entity xxor2 (VHDL-9006)
INFO: analyzing entity DBLC_0_32 (VHDL-1012)
INFO: analyzing architecture DBLC_0 of entity dblc_0_32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1138): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1138): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1138): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1141): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1141): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1141): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1141): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1141): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1144): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1144): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1144): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1144): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1144): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1144): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1144): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_1_32 (VHDL-1012)
INFO: analyzing architecture DBLC_1 of entity dblc_1_32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1169): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1169): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1169): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1172): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1172): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1172): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1172): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1172): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1175): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1175): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1175): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1175): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1175): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1175): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1175): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_2_32 (VHDL-1012)
INFO: analyzing architecture DBLC_2 of entity dblc_2_32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1200): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1200): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1200): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1203): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1203): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1203): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1203): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1203): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1206): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1206): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1206): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1206): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1206): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1206): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1206): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_3_32 (VHDL-1012)
INFO: analyzing architecture DBLC_3 of entity dblc_3_32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1231): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1231): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1231): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1234): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1234): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1234): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1234): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1234): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1237): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1237): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1237): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1237): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1237): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1237): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1237): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_4_32 (VHDL-1012)
INFO: analyzing architecture DBLC_4 of entity dblc_4_32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1263): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1263): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1263): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1263): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1263): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1266): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1266): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1266): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1266): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1266): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1266): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1266): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity XORSTAGE_32 (VHDL-1012)
INFO: analyzing architecture XORSTAGE of entity xorstage_32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1289): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1289): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1289): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1289): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1289): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1292): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1292): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1292): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1292): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1292): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1294): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1294): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1294): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1294): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1294): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity PRESTAGE_32 (VHDL-1012)
INFO: analyzing architecture PRESTAGE of entity prestage_32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1315): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1315): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1315): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1315): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1315): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1317): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1317): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1317): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLCTREE_32 (VHDL-1012)
INFO: analyzing architecture DBLCTREE of entity dblctree_32 (VHDL-9006)
INFO: analyzing entity DBLCADDER_32_32 (VHDL-1012)
INFO: analyzing architecture DBLCADDER of entity dblcadder_32_32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1378): WARNING: Positional port connection in entity/module instantiation <prestage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1378): WARNING: Positional port connection in entity/module instantiation <prestage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1378): WARNING: Positional port connection in entity/module instantiation <prestage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1378): WARNING: Positional port connection in entity/module instantiation <prestage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1378): WARNING: Positional port connection in entity/module instantiation <prestage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1378): WARNING: Positional port connection in entity/module instantiation <prestage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1379): WARNING: Positional port connection in entity/module instantiation <dblctree_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1379): WARNING: Positional port connection in entity/module instantiation <dblctree_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1379): WARNING: Positional port connection in entity/module instantiation <dblctree_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1379): WARNING: Positional port connection in entity/module instantiation <dblctree_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1379): WARNING: Positional port connection in entity/module instantiation <dblctree_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1380): WARNING: Positional port connection in entity/module instantiation <xorstage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1380): WARNING: Positional port connection in entity/module instantiation <xorstage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1380): WARNING: Positional port connection in entity/module instantiation <xorstage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1380): WARNING: Positional port connection in entity/module instantiation <xorstage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1380): WARNING: Positional port connection in entity/module instantiation <xorstage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1380): WARNING: Positional port connection in entity/module instantiation <xorstage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1380): WARNING: Positional port connection in entity/module instantiation <xorstage_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity PRESTAGE_128 (VHDL-1012)
INFO: analyzing architecture PRESTAGE of entity prestage_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1407): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1407): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1407): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1407): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1407): WARNING: Positional port connection in entity/module instantiation <block0> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1409): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1409): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1409): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_0_128 (VHDL-1012)
INFO: analyzing architecture DBLC_0 of entity dblc_0_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1432): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1432): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1432): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1435): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1435): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1435): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1435): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1435): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1438): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1438): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1438): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1438): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1438): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1438): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1438): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_1_128 (VHDL-1012)
INFO: analyzing architecture DBLC_1 of entity dblc_1_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1463): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1463): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1463): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1466): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1466): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1466): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1466): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1466): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1469): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1469): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1469): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1469): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1469): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1469): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1469): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_2_128 (VHDL-1012)
INFO: analyzing architecture DBLC_2 of entity dblc_2_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1494): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1494): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1494): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1497): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1497): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1497): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1497): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1497): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1500): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1500): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1500): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1500): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1500): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1500): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1500): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_3_128 (VHDL-1012)
INFO: analyzing architecture DBLC_3 of entity dblc_3_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1525): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1525): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1525): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1528): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1528): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1528): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1528): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1528): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1531): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1531): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1531): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1531): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1531): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1531): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1531): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_4_128 (VHDL-1012)
INFO: analyzing architecture DBLC_4 of entity dblc_4_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1556): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1556): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1556): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1559): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1559): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1559): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1559): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1559): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1562): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1562): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1562): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1562): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1562): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1562): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1562): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_5_128 (VHDL-1012)
INFO: analyzing architecture DBLC_5 of entity dblc_5_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1587): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1587): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1587): WARNING: Positional port connection in entity/module instantiation <invblock> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1590): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1590): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1590): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1590): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1590): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1593): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1593): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1593): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1593): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1593): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1593): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1593): WARNING: Positional port connection in entity/module instantiation <block2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLC_6_128 (VHDL-1012)
INFO: analyzing architecture DBLC_6 of entity dblc_6_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1619): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1619): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1619): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1619): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1619): WARNING: Positional port connection in entity/module instantiation <block1a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1622): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1622): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1622): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1622): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1622): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1622): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1622): WARNING: Positional port connection in entity/module instantiation <block1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity XORSTAGE_128 (VHDL-1012)
INFO: analyzing architecture XORSTAGE of entity xorstage_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1645): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1645): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1645): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1645): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1645): WARNING: Positional port connection in entity/module instantiation <xxor1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1648): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1648): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1648): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1648): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1648): WARNING: Positional port connection in entity/module instantiation <xxor2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1650): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1650): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1650): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1650): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1650): WARNING: Positional port connection in entity/module instantiation <block2a> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity DBLCTREE_128 (VHDL-1012)
INFO: analyzing architecture DBLCTREE of entity dblctree_128 (VHDL-9006)
INFO: analyzing entity DBLCADDER_128_128 (VHDL-1012)
INFO: analyzing architecture DBLCADDER of entity dblcadder_128_128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1718): WARNING: Positional port connection in entity/module instantiation <prestage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1718): WARNING: Positional port connection in entity/module instantiation <prestage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1718): WARNING: Positional port connection in entity/module instantiation <prestage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1718): WARNING: Positional port connection in entity/module instantiation <prestage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1718): WARNING: Positional port connection in entity/module instantiation <prestage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1718): WARNING: Positional port connection in entity/module instantiation <prestage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1719): WARNING: Positional port connection in entity/module instantiation <dblctree_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1719): WARNING: Positional port connection in entity/module instantiation <dblctree_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1719): WARNING: Positional port connection in entity/module instantiation <dblctree_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1719): WARNING: Positional port connection in entity/module instantiation <dblctree_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1719): WARNING: Positional port connection in entity/module instantiation <dblctree_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1720): WARNING: Positional port connection in entity/module instantiation <xorstage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1720): WARNING: Positional port connection in entity/module instantiation <xorstage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1720): WARNING: Positional port connection in entity/module instantiation <xorstage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1720): WARNING: Positional port connection in entity/module instantiation <xorstage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1720): WARNING: Positional port connection in entity/module instantiation <xorstage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1720): WARNING: Positional port connection in entity/module instantiation <xorstage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(1720): WARNING: Positional port connection in entity/module instantiation <xorstage_128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity BOOTHCODER_18_18 (VHDL-1012)
INFO: analyzing architecture BOOTHCODER of entity boothcoder_18_18 (VHDL-9006)
INFO: analyzing entity WALLACE_18_18 (VHDL-1012)
INFO: analyzing architecture WALLACE of entity wallace_18_18 (VHDL-9006)
INFO: analyzing entity MULTIPLIER_18_18 (VHDL-1012)
INFO: analyzing architecture MULTIPLIER of entity multiplier_18_18 (VHDL-9006)
INFO: analyzing entity BOOTHCODER_34_10 (VHDL-1012)
INFO: analyzing architecture BOOTHCODER of entity boothcoder_34_10 (VHDL-9006)
INFO: analyzing entity WALLACE_34_10 (VHDL-1012)
INFO: analyzing architecture WALLACE of entity wallace_34_10 (VHDL-9006)
INFO: analyzing entity MULTIPLIER_34_10 (VHDL-1012)
INFO: analyzing architecture MULTIPLIER of entity multiplier_34_10 (VHDL-9006)
INFO: analyzing entity MUL_33_9 (VHDL-1012)
INFO: analyzing architecture A of entity mul_33_9 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(7918): WARNING: Positional port connection in entity/module instantiation <multiplier_34_10> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(7918): WARNING: Positional port connection in entity/module instantiation <multiplier_34_10> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(7918): WARNING: Positional port connection in entity/module instantiation <multiplier_34_10> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(7918): WARNING: Positional port connection in entity/module instantiation <multiplier_34_10> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity BOOTHCODER_34_18 (VHDL-1012)
INFO: analyzing architecture BOOTHCODER of entity boothcoder_34_18 (VHDL-9006)
INFO: analyzing entity WALLACE_34_18 (VHDL-1012)
INFO: analyzing architecture WALLACE of entity wallace_34_18 (VHDL-9006)
INFO: analyzing entity MULTIPLIER_34_18 (VHDL-1012)
INFO: analyzing architecture MULTIPLIER of entity multiplier_34_18 (VHDL-9006)
INFO: analyzing entity MUL_33_17 (VHDL-1012)
INFO: analyzing architecture A of entity mul_33_17 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(13420): WARNING: Positional port connection in entity/module instantiation <multiplier_34_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(13420): WARNING: Positional port connection in entity/module instantiation <multiplier_34_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(13420): WARNING: Positional port connection in entity/module instantiation <multiplier_34_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(13420): WARNING: Positional port connection in entity/module instantiation <multiplier_34_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity BOOTHCODER_34_34 (VHDL-1012)
INFO: analyzing architecture BOOTHCODER of entity boothcoder_34_34 (VHDL-9006)
INFO: analyzing entity WALLACE_34_34 (VHDL-1012)
INFO: analyzing architecture WALLACE of entity wallace_34_34 (VHDL-9006)
INFO: analyzing entity MULTIPLIER_34_34 (VHDL-1012)
INFO: analyzing architecture MULTIPLIER of entity multiplier_34_34 (VHDL-9006)
INFO: analyzing entity MUL_33_33 (VHDL-1012)
INFO: analyzing architecture A of entity mul_33_33 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(23883): WARNING: Positional port connection in entity/module instantiation <multiplier_34_34> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(23883): WARNING: Positional port connection in entity/module instantiation <multiplier_34_34> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(23883): WARNING: Positional port connection in entity/module instantiation <multiplier_34_34> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(23883): WARNING: Positional port connection in entity/module instantiation <multiplier_34_34> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(23883): WARNING: Positional port connection in entity/module instantiation <multiplier_34_34> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity ADD32 (VHDL-1012)
INFO: analyzing architecture A of entity add32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24036): WARNING: Positional port connection in entity/module instantiation <dblcadder_32_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24036): WARNING: Positional port connection in entity/module instantiation <dblcadder_32_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24036): WARNING: Positional port connection in entity/module instantiation <dblcadder_32_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24036): WARNING: Positional port connection in entity/module instantiation <dblcadder_32_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24036): WARNING: Positional port connection in entity/module instantiation <dblcadder_32_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24036): WARNING: Positional port connection in entity/module instantiation <dblcadder_32_32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity MUL_17_17 (VHDL-1012)
INFO: analyzing architecture A of entity mul_17_17 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24154): WARNING: Positional port connection in entity/module instantiation <multiplier_18_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24154): WARNING: Positional port connection in entity/module instantiation <multiplier_18_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24154): WARNING: Positional port connection in entity/module instantiation <multiplier_18_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24154): WARNING: Positional port connection in entity/module instantiation <multiplier_18_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/leaves.vhd(24154): WARNING: Positional port connection in entity/module instantiation <multiplier_18_18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/leon3_net.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity leon3_net (VHDL-1012)
INFO: analyzing architecture rtl of entity leon3_net (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3cg.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity leon3cg (VHDL-1012)
INFO: analyzing architecture rtl of entity leon3cg (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/memctrl/memctrl.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package memctrl (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon4/leon4.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package leon4 (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package spi (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/subsys/subsys.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package subsys (VHDL-1014)
INFO: analyzing package body subsys (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/esa/memoryctrl/memoryctrl.vhd" into library esa (VHDL-9003)
INFO: analyzing package memoryctrl (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd" into library work (VHDL-9003)
INFO: analyzing entity leon3mp (VHDL-1012)
INFO: analyzing architecture rtl of entity leon3mp (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(349): WARNING: Positional port connection in entity/module instantiation <clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(349): WARNING: Positional port connection in entity/module instantiation <clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(349): WARNING: Positional port connection in entity/module instantiation <clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(352): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(356): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(356): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(360): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(360): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(360): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(360): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(360): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(365): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(365): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(365): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(365): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(365): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(375): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(375): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(375): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(375): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(375): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(375): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(415): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(415): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(418): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(418): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(420): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(420): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(430): WARNING: Positional port connection in entity/module instantiation <ahbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(430): WARNING: Positional port connection in entity/module instantiation <ahbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(430): WARNING: Positional port connection in entity/module instantiation <ahbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(430): WARNING: Positional port connection in entity/module instantiation <ahbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(430): WARNING: Positional port connection in entity/module instantiation <ahbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(430): WARNING: Positional port connection in entity/module instantiation <ahbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(430): WARNING: Positional port connection in entity/module instantiation <ahbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(430): WARNING: Positional port connection in entity/module instantiation <ahbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(442): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(442): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(442): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(442): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(452): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(452): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(454): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(454): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(456): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(456): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(458): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(458): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(465): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(465): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(465): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(465): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(465): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(465): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(465): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(465): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(466): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(466): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(466): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(466): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(466): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(466): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(466): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(466): WARNING: Positional port connection in entity/module instantiation <ahbjtag> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(484): WARNING: Positional port connection in entity/module instantiation <mctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(487): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(487): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(489): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(489): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(491): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(491): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(493): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(493): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(495): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(495): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(497): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(497): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(498): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(498): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(517): WARNING: Positional port connection in entity/module instantiation <spimctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(517): WARNING: Positional port connection in entity/module instantiation <spimctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(517): WARNING: Positional port connection in entity/module instantiation <spimctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(517): WARNING: Positional port connection in entity/module instantiation <spimctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(517): WARNING: Positional port connection in entity/module instantiation <spimctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(517): WARNING: Positional port connection in entity/module instantiation <spimctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(521): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(521): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(523): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(523): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(525): WARNING: Positional port connection in entity/module instantiation <odpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(525): WARNING: Positional port connection in entity/module instantiation <odpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(556): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(556): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(597): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(597): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(597): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(597): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(597): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(597): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(668): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(715): WARNING: Positional port connection in entity/module instantiation <ahbram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(715): WARNING: Positional port connection in entity/module instantiation <ahbram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(715): WARNING: Positional port connection in entity/module instantiation <ahbram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(715): WARNING: Positional port connection in entity/module instantiation <ahbram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(742): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(742): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(744): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(744): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(825): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(825): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(825): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(825): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(825): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(847): WARNING: Positional port connection in entity/module instantiation <rgmii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(850): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(850): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(852): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(852): WARNING: Positional port connection in entity/module instantiation <clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(855): WARNING: Positional port connection in entity/module instantiation <inpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(855): WARNING: Positional port connection in entity/module instantiation <inpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(857): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(857): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(860): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(860): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(862): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(862): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(865): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(865): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(865): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(865): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(867): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(867): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(870): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(870): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(873): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(873): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(892): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(907): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(907): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(907): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(907): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(907): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(907): WARNING: Positional port connection in entity/module instantiation <i2cmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(910): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(910): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(910): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(910): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(913): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(913): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(913): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(913): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(922): WARNING: Positional port connection in entity/module instantiation <apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(922): WARNING: Positional port connection in entity/module instantiation <apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(922): WARNING: Positional port connection in entity/module instantiation <apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(922): WARNING: Positional port connection in entity/module instantiation <apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(922): WARNING: Positional port connection in entity/module instantiation <apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(922): WARNING: Positional port connection in entity/module instantiation <apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(927): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(927): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(927): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(927): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(927): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(927): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(941): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(941): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(941): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(941): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(941): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(941): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(954): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(954): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(954): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(954): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(958): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(958): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(966): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(966): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(966): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(966): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(966): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(966): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(969): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(969): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(971): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(971): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(979): WARNING: Positional port connection in entity/module instantiation <ahbstat> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(979): WARNING: Positional port connection in entity/module instantiation <ahbstat> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(979): WARNING: Positional port connection in entity/module instantiation <ahbstat> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(979): WARNING: Positional port connection in entity/module instantiation <ahbstat> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(979): WARNING: Positional port connection in entity/module instantiation <ahbstat> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(979): WARNING: Positional port connection in entity/module instantiation <ahbstat> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(979): WARNING: Positional port connection in entity/module instantiation <ahbstat> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(989): WARNING: Positional port connection in entity/module instantiation <ahbrom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(989): WARNING: Positional port connection in entity/module instantiation <ahbrom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(989): WARNING: Positional port connection in entity/module instantiation <ahbrom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(989): WARNING: Positional port connection in entity/module instantiation <ahbrom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(999): WARNING: Positional port connection in entity/module instantiation <ahbram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(999): WARNING: Positional port connection in entity/module instantiation <ahbram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(999): WARNING: Positional port connection in entity/module instantiation <ahbram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(999): WARNING: Positional port connection in entity/module instantiation <ahbram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(1008): WARNING: Positional port connection in entity/module instantiation <ahbrep> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(1008): WARNING: Positional port connection in entity/module instantiation <ahbrep> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(1008): WARNING: Positional port connection in entity/module instantiation <ahbrep> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/leon3mp.vhd(1008): WARNING: Positional port connection in entity/module instantiation <ahbrep> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity leon3s (VHDL-1012)
INFO: analyzing architecture rtl of entity leon3s (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3sh.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity leon3sh (VHDL-1012)
INFO: analyzing architecture rtl of entity leon3sh (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity leon3x (VHDL-1012)
INFO: analyzing architecture rtl of entity leon3x (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(182): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(183): WARNING: Positional port connection in entity/module instantiation <proc3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(189): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(189): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(189): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(189): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(190): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(190): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(190): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(190): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(191): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(191): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(191): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(192): WARNING: Positional port connection in entity/module instantiation <regfile_3p_l3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(201): WARNING: Positional port connection in entity/module instantiation <cachemem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(201): WARNING: Positional port connection in entity/module instantiation <cachemem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(201): WARNING: Positional port connection in entity/module instantiation <cachemem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(201): WARNING: Positional port connection in entity/module instantiation <cachemem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(201): WARNING: Positional port connection in entity/module instantiation <cachemem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(209): WARNING: Positional port connection in entity/module instantiation <tbufmem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(209): WARNING: Positional port connection in entity/module instantiation <tbufmem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(209): WARNING: Positional port connection in entity/module instantiation <tbufmem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(209): WARNING: Positional port connection in entity/module instantiation <tbufmem> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(216): WARNING: Positional port connection in entity/module instantiation <tbufmem_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(216): WARNING: Positional port connection in entity/module instantiation <tbufmem_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(216): WARNING: Positional port connection in entity/module instantiation <tbufmem_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(216): WARNING: Positional port connection in entity/module instantiation <tbufmem_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwxsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwxsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwxsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwxsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwxsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwxsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwxsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(237): WARNING: Positional port connection in entity/module instantiation <grfpwxsh> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(250): WARNING: Positional port connection in entity/module instantiation <grfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(250): WARNING: Positional port connection in entity/module instantiation <grfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(250): WARNING: Positional port connection in entity/module instantiation <grfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(250): WARNING: Positional port connection in entity/module instantiation <grfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(250): WARNING: Positional port connection in entity/module instantiation <grfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(250): WARNING: Positional port connection in entity/module instantiation <grfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(258): WARNING: Positional port connection in entity/module instantiation <grlfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(258): WARNING: Positional port connection in entity/module instantiation <grlfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(258): WARNING: Positional port connection in entity/module instantiation <grlfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(258): WARNING: Positional port connection in entity/module instantiation <grlfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(258): WARNING: Positional port connection in entity/module instantiation <grlfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd(258): WARNING: Positional port connection in entity/module instantiation <grlfpwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/leon4_net.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity leon4_net (VHDL-1012)
INFO: analyzing architecture rtl of entity leon4_net (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/subsys/leon_dsu_stat_base.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity leon_dsu_stat_base (VHDL-1012)
INFO: analyzing architecture rtl of entity leon_dsu_stat_base (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/subsys/leon_dsu_stat_base.vhd(511): WARNING: Positional port connection in entity/module instantiation <grfpushwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/subsys/leon_dsu_stat_base.vhd(511): WARNING: Positional port connection in entity/module instantiation <grfpushwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/subsys/leon_dsu_stat_base.vhd(511): WARNING: Positional port connection in entity/module instantiation <grfpushwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/subsys/leon_dsu_stat_base.vhd(511): WARNING: Positional port connection in entity/module instantiation <grfpushwx> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/libmmu.vhd" into library gaisler (VHDL-9003)
INFO: analyzing package libmmu (VHDL-1014)
INFO: analyzing package body libmmu (VHDL-1013)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity logan (VHDL-1012)
INFO: analyzing architecture rtl of entity logan (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd(471): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd(471): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd(471): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd(471): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd(472): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd(472): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd(472): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/logan.vhd(472): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity clkswitch (VHDL-1012)
INFO: analyzing architecture sim of entity clkswitch (VHDL-9006)
INFO: analyzing entity generic_lpddr2phy_wo_pads (VHDL-1012)
INFO: analyzing architecture beh of entity generic_lpddr2phy_wo_pads (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(175): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(175): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(175): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(175): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(176): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(176): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(176): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(176): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(177): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(177): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(177): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(177): WARNING: Positional port connection in entity/module instantiation <clkswitch> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity lvds_combo (VHDL-1012)
INFO: analyzing architecture rtl of entity lvds_combo (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(55): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(55): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(55): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(55): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(56): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(56): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(56): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(56): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(57): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(57): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(57): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(58): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(58): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(58): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(65): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(65): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(65): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(65): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(65): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(65): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(65): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(66): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(66): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(66): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(66): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(66): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(66): WARNING: Positional port connection in entity/module instantiation <ut025crh_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(70): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(70): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(70): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(70): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(70): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(70): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(70): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(71): WARNING: Positional port connection in entity/module instantiation <ut130hbd_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(75): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(75): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(75): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(75): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(75): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(75): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(75): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(76): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(76): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(76): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(76): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(76): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(76): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(76): WARNING: Positional port connection in entity/module instantiation <umc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(80): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/lvds_combo.vhd(81): WARNING: Positional port connection in entity/module instantiation <rhumc_lvds_combo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd" into library fmf (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(27): ERROR: 'vital_timing' is not compiled in library ieee (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(28): ERROR: 'vital_primitives' is not compiled in library ieee (VHDL-1240)
INFO: analyzing entity m25p80 (VHDL-1012)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(38): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(39): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(40): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(41): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(42): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(44): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(45): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(46): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(48): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(49): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(50): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(51): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(52): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(54): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(55): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(56): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(57): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(58): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(60): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(61): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(62): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(64): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(65): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(68): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(70): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(72): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(74): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(76): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(78): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(80): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(82): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(84): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(108): ERROR: vital_level0 is not declared (VHDL-1241)
INFO: analyzing architecture vhdl_behavioral of entity m25p80 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(115): ERROR: vital_level0 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(158): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(159): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(160): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(161): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(162): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(163): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(164): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(165): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(166): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(174): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(175): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(176): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(177): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(178): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(306): ERROR: tdevice_vsl is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(307): ERROR: tdevice_puw is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(316): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(319): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(322): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(325): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(328): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(331): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(334): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(337): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(340): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(351): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(368): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(385): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(402): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(416): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(430): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(442): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(455): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(467): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(719): ERROR: tdevice_pp is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(721): ERROR: tdevice_pp is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(721): ERROR: 0 definitions of operator "/" match here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(736): ERROR: tdevice_wr is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(738): ERROR: tdevice_wr is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(738): ERROR: 0 definitions of operator "/" match here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(753): ERROR: tdevice_se is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(754): ERROR: tdevice_be is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(756): ERROR: tdevice_se is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(756): ERROR: 0 definitions of operator "/" match here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(757): ERROR: tdevice_be is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(757): ERROR: 0 definitions of operator "/" match here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(1224): ERROR: vitalglitchdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(1226): ERROR: vitalpathdelay01z is not declared (VHDL-1241)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/esa/memoryctrl/mctrl.vhd" into library esa (VHDL-9003)
INFO: analyzing entity mctrl (VHDL-1012)
INFO: analyzing architecture rtl of entity mctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity generic_syncram (VHDL-1012)
INFO: analyzing architecture behavioral of entity generic_syncram (VHDL-9006)
INFO: analyzing entity generic_syncram_reg (VHDL-1012)
INFO: analyzing architecture behavioral of entity generic_syncram_reg (VHDL-9006)
INFO: analyzing entity generic_syncram_2p (VHDL-1012)
INFO: analyzing architecture behav of entity generic_syncram_2p (VHDL-9006)
INFO: analyzing entity generic_syncram_2p_reg (VHDL-1012)
INFO: analyzing architecture behav of entity generic_syncram_2p_reg (VHDL-9006)
INFO: analyzing entity generic_regfile_3p (VHDL-1012)
INFO: analyzing architecture rtl of entity generic_regfile_3p (VHDL-9006)
INFO: analyzing entity generic_regfile_4p (VHDL-1012)
INFO: analyzing architecture rtl of entity generic_regfile_4p (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd" into library techmap (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(36): ERROR: 'ramb16_s36_s36' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(37): ERROR: 'ramb16_s36' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(38): ERROR: 'ramb16_s18' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(39): ERROR: 'ramb16_s9' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(40): ERROR: 'ramb16_s4' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(41): ERROR: 'ramb16_s2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(42): ERROR: 'ramb16_s1' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_syncram (VHDL-1012)
INFO: analyzing architecture behav of entity unisim_syncram (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(180): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(180): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(180): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(180): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(180): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(190): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(190): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(191): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(191): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(192): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(192): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(192): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(192): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(193): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(193): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(194): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(194): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(195): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(195): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(195): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(195): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(195): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(195): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(201): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(202): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(202): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(202): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(203): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(203): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(204): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(204): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(204): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(210): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(211): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(211): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(211): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(212): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(212): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(213): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(213): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(213): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(219): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(220): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(220): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(220): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(221): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(221): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(222): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(222): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(222): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(228): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(228): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(235): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(235): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(236): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(236): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(236): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(236): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(236): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(242): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(242): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(243): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(243): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(243): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(243): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(243): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(274): ERROR: 'ramb16_s36_s36' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(275): ERROR: 'ramb16_s18_s18' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(276): ERROR: 'ramb16_s9_s9' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(277): ERROR: 'ramb16_s4_s4' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(278): ERROR: 'ramb16_s2_s2' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(279): ERROR: 'ramb16_s1_s1' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_syncram_dp (VHDL-1012)
INFO: analyzing architecture behav of entity unisim_syncram_dp (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(458): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(458): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(459): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(459): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(460): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(460): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(460): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(460): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(461): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(461): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(462): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(462): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(463): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(463): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(463): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(463): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(463): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(463): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(475): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(475): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(476): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(476): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(477): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(477): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(477): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(477): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(478): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(478): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(479): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(479): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(481): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(481): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(481): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(481): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(481): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(481): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(492): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(492): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(493): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(493): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(494): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(494): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(494): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(494): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(495): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(495): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(496): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(496): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(498): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(498): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(498): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(498): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(498): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(498): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(509): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(509): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(513): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(513): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(513): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(513): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(513): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(513): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(524): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(524): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(525): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(525): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(525): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(525): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(526): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(526): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(528): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(528): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(528): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(528): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(528): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(528): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(539): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(539): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(540): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(540): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(540): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(540): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(541): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(541): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(543): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(543): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(543): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(543): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(543): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(543): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity unisim_syncram_2p (VHDL-1012)
INFO: analyzing architecture behav of entity unisim_syncram_2p (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(665): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(665): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(665): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(665): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(665): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(665): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(665): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(670): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(670): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(670): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(670): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(670): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(670): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(671): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(671): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(671): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(671): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(671): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(671): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(681): ERROR: 'ramb16_s36_s36' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_syncram64 (VHDL-1012)
INFO: analyzing architecture behav of entity unisim_syncram64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(743): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(743): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(743): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(743): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(744): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(744): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(744): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(744): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(745): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(745): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(745): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(745): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(746): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(746): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(746): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(746): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(746): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(746): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(750): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(750): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(750): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(750): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(751): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(751): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(753): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(753): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(753): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(753): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(754): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(754): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity unisim_syncram128 (VHDL-1012)
INFO: analyzing architecture behav of entity unisim_syncram128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(786): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(786): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(786): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(786): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(787): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(787): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(789): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(789): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(789): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(789): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(790): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(790): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(797): ERROR: 'ramb16_s36_s36' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_syncram128bw (VHDL-1012)
INFO: analyzing architecture behav of entity unisim_syncram128bw (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(861): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(861): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(861): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(861): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(862): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(862): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(862): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(862): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(863): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(863): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(863): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(863): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(864): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(864): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(864): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(864): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(864): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(864): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(870): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(870): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(870): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(871): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(871): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(871): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(887): ERROR: 'ramb36' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(888): ERROR: 'ramb18' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(889): ERROR: 'ramb18sdp' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_syncram_be (VHDL-1012)
INFO: analyzing architecture behav of entity unisim_syncram_be (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1035): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1035): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1035): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1035): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1035): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1322): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1322): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1322): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1322): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(1322): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity memrwcol (VHDL-1012)
INFO: analyzing architecture rtl of entity memrwcol (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmu (VHDL-1012)
INFO: analyzing architecture rtl of entity mmu (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(642): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(642): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(642): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(642): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(642): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(642): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(642): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(651): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(651): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(651): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(651): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(651): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(651): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(651): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(656): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(656): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(656): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(656): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(656): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(656): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(656): WARNING: Positional port connection in entity/module instantiation <mmutlb> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(664): WARNING: Positional port connection in entity/module instantiation <mmutw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(664): WARNING: Positional port connection in entity/module instantiation <mmutw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(664): WARNING: Positional port connection in entity/module instantiation <mmutw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(664): WARNING: Positional port connection in entity/module instantiation <mmutw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(664): WARNING: Positional port connection in entity/module instantiation <mmutw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(664): WARNING: Positional port connection in entity/module instantiation <mmutw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd(664): WARNING: Positional port connection in entity/module instantiation <mmutw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmu_acache (VHDL-1012)
INFO: analyzing architecture rtl of entity mmu_acache (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmu_cache (VHDL-1012)
INFO: analyzing architecture rtl of entity mmu_cache (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(135): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(135): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(135): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(135): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(135): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(135): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(135): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(135): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(136): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(136): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(136): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(136): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(136): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(136): WARNING: Positional port connection in entity/module instantiation <mmu_icache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(142): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(142): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(142): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(142): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(142): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(142): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(142): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(142): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(143): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(143): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(143): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(143): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(143): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(143): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(143): WARNING: Positional port connection in entity/module instantiation <mmu_dcache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(149): WARNING: Positional port connection in entity/module instantiation <mmu_acache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(155): WARNING: Positional port connection in entity/module instantiation <mmu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(168): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(169): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(169): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(169): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(169): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(169): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd(169): WARNING: Positional port connection in entity/module instantiation <clk2xsync> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmu_dcache (VHDL-1012)
INFO: analyzing architecture rtl of entity mmu_dcache (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmu_icache (VHDL-1012)
INFO: analyzing architecture rtl of entity mmu_icache (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmulru.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmulru (VHDL-1012)
INFO: analyzing architecture rtl of entity mmulru (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmulru.vhd(188): WARNING: Positional port connection in entity/module instantiation <mmulrue> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmulru.vhd(188): WARNING: Positional port connection in entity/module instantiation <mmulrue> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmulru.vhd(188): WARNING: Positional port connection in entity/module instantiation <mmulrue> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmulru.vhd(188): WARNING: Positional port connection in entity/module instantiation <mmulrue> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmulrue.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmulrue (VHDL-1012)
INFO: analyzing architecture rtl of entity mmulrue (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmutlb (VHDL-1012)
INFO: analyzing architecture rtl of entity mmutlb (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(695): WARNING: Positional port connection in entity/module instantiation <mmutlbcam> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(695): WARNING: Positional port connection in entity/module instantiation <mmutlbcam> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(695): WARNING: Positional port connection in entity/module instantiation <mmutlbcam> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(695): WARNING: Positional port connection in entity/module instantiation <mmutlbcam> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(701): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(701): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(701): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(701): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(701): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(701): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(702): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(709): WARNING: Positional port connection in entity/module instantiation <mmulru> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(709): WARNING: Positional port connection in entity/module instantiation <mmulru> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(709): WARNING: Positional port connection in entity/module instantiation <mmulru> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd(709): WARNING: Positional port connection in entity/module instantiation <mmulru> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmutlbcam (VHDL-1012)
INFO: analyzing architecture rtl of entity mmutlbcam (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutw.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mmutw (VHDL-1012)
INFO: analyzing architecture rtl of entity mmutw (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/modgen/multlib.vhd" into library grlib (VHDL-9003)
INFO: analyzing package multlib (VHDL-1014)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity mul32 (VHDL-1012)
INFO: analyzing architecture rtl of entity mul32 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(364): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(364): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(364): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(364): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(364): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(364): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(399): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(399): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(399): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(399): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(399): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(399): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(407): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(407): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(407): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(407): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(407): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(407): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(414): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(414): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(414): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(414): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(414): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd(414): WARNING: Positional port connection in entity/module instantiation <techmult> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity mul_61x61 (VHDL-1012)
INFO: analyzing architecture rtl of entity mul_61x61 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(107): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(107): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(107): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(107): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(107): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(111): WARNING: Positional port connection in entity/module instantiation <dw_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(111): WARNING: Positional port connection in entity/module instantiation <dw_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(111): WARNING: Positional port connection in entity/module instantiation <dw_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(111): WARNING: Positional port connection in entity/module instantiation <dw_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(116): WARNING: Positional port connection in entity/module instantiation <axcel_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(116): WARNING: Positional port connection in entity/module instantiation <axcel_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(116): WARNING: Positional port connection in entity/module instantiation <axcel_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(116): WARNING: Positional port connection in entity/module instantiation <axcel_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(116): WARNING: Positional port connection in entity/module instantiation <axcel_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(119): WARNING: Positional port connection in entity/module instantiation <virtex4_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(119): WARNING: Positional port connection in entity/module instantiation <virtex4_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(119): WARNING: Positional port connection in entity/module instantiation <virtex4_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(119): WARNING: Positional port connection in entity/module instantiation <virtex4_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(119): WARNING: Positional port connection in entity/module instantiation <virtex4_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(122): WARNING: Positional port connection in entity/module instantiation <virtex6_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(122): WARNING: Positional port connection in entity/module instantiation <virtex6_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(122): WARNING: Positional port connection in entity/module instantiation <virtex6_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(122): WARNING: Positional port connection in entity/module instantiation <virtex6_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(122): WARNING: Positional port connection in entity/module instantiation <virtex6_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(125): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(125): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(125): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(125): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/mul_61x61.vhd(125): WARNING: Positional port connection in entity/module instantiation <gen_mul_61x61> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/mul_inferred.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity gen_mul_61x61 (VHDL-1012)
INFO: analyzing architecture rtl of entity gen_mul_61x61 (VHDL-9006)
INFO: analyzing entity gen_mult_pipe (VHDL-1012)
INFO: analyzing architecture simple of entity gen_mult_pipe (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/mul_unisim.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity virtex4_mul_61x61 (VHDL-1012)
INFO: analyzing architecture beh of entity virtex4_mul_61x61 (VHDL-9006)
INFO: analyzing entity virtex6_mul_61x61 (VHDL-1012)
INFO: analyzing architecture beh of entity virtex6_mul_61x61 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/nandtree.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity nandtree (VHDL-1012)
INFO: analyzing architecture rtl of entity nandtree (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/nandtree.vhd(76): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_nand_tree> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/nandtree.vhd(76): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_nand_tree> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/nandtree.vhd(76): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_nand_tree> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity odpad (VHDL-1012)
INFO: analyzing architecture rtl of entity odpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(63): WARNING: Positional port connection in entity/module instantiation <unisim_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(63): WARNING: Positional port connection in entity/module instantiation <unisim_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(63): WARNING: Positional port connection in entity/module instantiation <unisim_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <axcel_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <axcel_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <axcel_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(71): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(75): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(75): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(75): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(78): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(78): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(78): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(86): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(90): WARNING: Positional port connection in entity/module instantiation <atc18_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(90): WARNING: Positional port connection in entity/module instantiation <atc18_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(90): WARNING: Positional port connection in entity/module instantiation <atc18_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <atc18rha_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <atc18rha_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <atc18rha_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <umc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <umc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <umc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(102): WARNING: Positional port connection in entity/module instantiation <rhumc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(102): WARNING: Positional port connection in entity/module instantiation <rhumc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(102): WARNING: Positional port connection in entity/module instantiation <rhumc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(106): WARNING: Positional port connection in entity/module instantiation <ihp25_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(106): WARNING: Positional port connection in entity/module instantiation <ihp25_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(106): WARNING: Positional port connection in entity/module instantiation <ihp25_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(110): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(115): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(115): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(115): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(115): WARNING: Positional port connection in entity/module instantiation <ut025crh_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(120): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(120): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(120): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(120): WARNING: Positional port connection in entity/module instantiation <ut130hbd_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <peregrine_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(130): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(130): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(130): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(135): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(135): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(136): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(136): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity odpadv (VHDL-1012)
INFO: analyzing architecture rtl of entity odpadv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(159): WARNING: Positional port connection in entity/module instantiation <odpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(159): WARNING: Positional port connection in entity/module instantiation <odpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/odpad.vhd(159): WARNING: Positional port connection in entity/module instantiation <odpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity outpad (VHDL-1012)
INFO: analyzing architecture rtl of entity outpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(55): WARNING: Positional port connection in entity/module instantiation <axcel_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(55): WARNING: Positional port connection in entity/module instantiation <axcel_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(58): WARNING: Positional port connection in entity/module instantiation <apa3_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(58): WARNING: Positional port connection in entity/module instantiation <apa3_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3e_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(61): WARNING: Positional port connection in entity/module instantiation <apa3e_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(64): WARNING: Positional port connection in entity/module instantiation <igloo2_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(64): WARNING: Positional port connection in entity/module instantiation <igloo2_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <apa3l_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(67): WARNING: Positional port connection in entity/module instantiation <apa3l_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(70): WARNING: Positional port connection in entity/module instantiation <fusion_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(70): WARNING: Positional port connection in entity/module instantiation <fusion_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(73): WARNING: Positional port connection in entity/module instantiation <atc18_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(73): WARNING: Positional port connection in entity/module instantiation <atc18_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <atc18rha_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <atc18rha_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <umc_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <umc_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <rhumc_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(82): WARNING: Positional port connection in entity/module instantiation <rhumc_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(85): WARNING: Positional port connection in entity/module instantiation <saed32_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(85): WARNING: Positional port connection in entity/module instantiation <saed32_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(88): WARNING: Positional port connection in entity/module instantiation <rhs65_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(88): WARNING: Positional port connection in entity/module instantiation <rhs65_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(91): WARNING: Positional port connection in entity/module instantiation <dare_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(91): WARNING: Positional port connection in entity/module instantiation <dare_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <ihp25_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(94): WARNING: Positional port connection in entity/module instantiation <ihp25_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(97): WARNING: Positional port connection in entity/module instantiation <ihp25rh_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(97): WARNING: Positional port connection in entity/module instantiation <ihp25rh_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(100): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(100): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(100): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(100): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(105): WARNING: Positional port connection in entity/module instantiation <ut025crh_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(105): WARNING: Positional port connection in entity/module instantiation <ut025crh_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(108): WARNING: Positional port connection in entity/module instantiation <ut130hbd_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(108): WARNING: Positional port connection in entity/module instantiation <ut130hbd_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(112): WARNING: Positional port connection in entity/module instantiation <peregrine_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(112): WARNING: Positional port connection in entity/module instantiation <peregrine_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(112): WARNING: Positional port connection in entity/module instantiation <peregrine_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(116): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(116): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(116): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(120): WARNING: Positional port connection in entity/module instantiation <n2x_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(120): WARNING: Positional port connection in entity/module instantiation <n2x_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(120): WARNING: Positional port connection in entity/module instantiation <n2x_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(120): WARNING: Positional port connection in entity/module instantiation <n2x_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(121): WARNING: Positional port connection in entity/module instantiation <n2x_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(121): WARNING: Positional port connection in entity/module instantiation <n2x_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(121): WARNING: Positional port connection in entity/module instantiation <n2x_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(121): WARNING: Positional port connection in entity/module instantiation <n2x_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(125): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity outpadv (VHDL-1012)
INFO: analyzing architecture rtl of entity outpadv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity outpad_ddr (VHDL-1012)
INFO: analyzing architecture rtl of entity outpad_ddr (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(64): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(72): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(72): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(72): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity outpad_ddrv (VHDL-1012)
INFO: analyzing architecture rtl of entity outpad_ddrv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ddr.vhd(114): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity outpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity outpad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(57): WARNING: Positional port connection in entity/module instantiation <unisim_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(57): WARNING: Positional port connection in entity/module instantiation <unisim_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(57): WARNING: Positional port connection in entity/module instantiation <unisim_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(60): WARNING: Positional port connection in entity/module instantiation <axcel_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(60): WARNING: Positional port connection in entity/module instantiation <axcel_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(60): WARNING: Positional port connection in entity/module instantiation <axcel_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(63): WARNING: Positional port connection in entity/module instantiation <apa3_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(63): WARNING: Positional port connection in entity/module instantiation <apa3_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(63): WARNING: Positional port connection in entity/module instantiation <apa3_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(66): WARNING: Positional port connection in entity/module instantiation <igloo2_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(66): WARNING: Positional port connection in entity/module instantiation <igloo2_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(66): WARNING: Positional port connection in entity/module instantiation <igloo2_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3e_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3e_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(69): WARNING: Positional port connection in entity/module instantiation <apa3e_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(72): WARNING: Positional port connection in entity/module instantiation <apa3l_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(72): WARNING: Positional port connection in entity/module instantiation <apa3l_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(72): WARNING: Positional port connection in entity/module instantiation <apa3l_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(75): WARNING: Positional port connection in entity/module instantiation <fusion_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(75): WARNING: Positional port connection in entity/module instantiation <fusion_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(75): WARNING: Positional port connection in entity/module instantiation <fusion_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(81): WARNING: Positional port connection in entity/module instantiation <n2x_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(81): WARNING: Positional port connection in entity/module instantiation <n2x_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(81): WARNING: Positional port connection in entity/module instantiation <n2x_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity outpad_dsv (VHDL-1012)
INFO: analyzing architecture rtl of entity outpad_dsv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(103): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(103): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(103): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(103): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd" into library techmap (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(33): ERROR: 'ibuf' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_inpad (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_inpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(92): ERROR: 'iobuf' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_iopad (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_iopad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(200): ERROR: 'obuf' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_outpad (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_outpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(309): ERROR: 'obuft' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_toutpad (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_toutpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(390): ERROR: 'obuf' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(391): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(392): ERROR: 'dcm' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_skew_outpad (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_skew_outpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(524): ERROR: 'ibufg' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(525): ERROR: 'ibuf' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(526): ERROR: 'bufgmux' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(527): ERROR: 'bufg' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_clkpad (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_clkpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(775): ERROR: 'ibufds_lvds_25' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(776): ERROR: 'ibufds_lvds_33' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_inpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_inpad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(811): ERROR: 'ibufgds' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(812): ERROR: 'ibufgds_lvds_25' is not compiled in library unisim (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(813): ERROR: 'ibufgds_lvds_33' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_clkpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_clkpad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(869): ERROR: 'ibufds' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity virtex4_inpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex4_inpad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(910): ERROR: 'ibufgds' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity virtex4_clkpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex4_clkpad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(951): ERROR: 'iobufds' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_iopad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_iopad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(999): ERROR: 'obufds' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity unisim_outpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity unisim_outpad_ds (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/phy.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity phy (VHDL-1012)
INFO: analyzing architecture behavioral of entity phy (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity proc3 (VHDL-1012)
INFO: analyzing architecture rtl of entity proc3 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(158): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(159): WARNING: Positional port connection in entity/module instantiation <iu3> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(165): WARNING: Positional port connection in entity/module instantiation <mul32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(165): WARNING: Positional port connection in entity/module instantiation <mul32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(165): WARNING: Positional port connection in entity/module instantiation <mul32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(165): WARNING: Positional port connection in entity/module instantiation <mul32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(165): WARNING: Positional port connection in entity/module instantiation <mul32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(166): WARNING: Positional port connection in entity/module instantiation <div32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(166): WARNING: Positional port connection in entity/module instantiation <div32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(166): WARNING: Positional port connection in entity/module instantiation <div32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(166): WARNING: Positional port connection in entity/module instantiation <div32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(166): WARNING: Positional port connection in entity/module instantiation <div32> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(183): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(184): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(184): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(184): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(184): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(184): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd(184): WARNING: Positional port connection in entity/module instantiation <mmu_cache> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/pwm_check.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity pwm_check (VHDL-1012)
INFO: analyzing architecture sim of entity pwm_check (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity regfile_3p (VHDL-1012)
INFO: analyzing architecture rtl of entity regfile_3p (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(70): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(79): WARNING: Positional port connection in entity/module instantiation <peregrine_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(83): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity regfile_3p_l3 (VHDL-1012)
INFO: analyzing architecture rtl of entity regfile_3p_l3 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(67): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(68): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(68): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(68): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(74): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(75): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(75): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(75): WARNING: Positional port connection in entity/module instantiation <regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity rgmii (VHDL-1012)
INFO: analyzing architecture rtl of entity rgmii (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(293): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(293): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(293): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(293): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(294): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(294): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(294): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(294): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(296): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(296): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(296): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(296): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(297): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(297): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(297): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(297): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(316): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(316): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(316): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(318): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(321): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(325): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(325): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(325): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(329): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(333): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(333): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(333): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(337): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(337): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(337): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(341): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(345): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(446): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(446): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(446): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(446): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(446): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(464): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(464): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(464): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(464): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(464): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(468): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(468): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(468): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(469): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(469): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(469): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(513): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(513): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(513): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(516): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(516): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(516): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(518): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(518): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(518): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(520): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(520): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(520): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(522): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(522): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(522): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(713): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(713): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(713): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(894): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(894): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(894): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(894): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(895): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(895): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(895): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(895): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(921): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(921): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(921): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(921): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(922): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(922): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(922): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/rgmii.vhd(922): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ringosc.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity ringosc (VHDL-1012)
INFO: analyzing architecture rtl of entity ringosc (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ringosc.vhd(60): WARNING: Positional port connection in entity/module instantiation <ringosc_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ringosc.vhd(60): WARNING: Positional port connection in entity/module instantiation <ringosc_rhumc> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ringosc.vhd(64): WARNING: Positional port connection in entity/module instantiation <ringosc_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ringosc.vhd(64): WARNING: Positional port connection in entity/module instantiation <ringosc_ut130hbd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ringosc.vhd(68): WARNING: Positional port connection in entity/module instantiation <ringosc_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ringosc.vhd(68): WARNING: Positional port connection in entity/module instantiation <ringosc_rhs65> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity rstgen (VHDL-1012)
INFO: analyzing architecture rtl of entity rstgen (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd(87): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd(87): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd(87): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd(101): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd(101): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd(101): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd" into library fmf (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(43): ERROR: 'vital_timing' is not compiled in library ieee (VHDL-1240)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(44): ERROR: 'vital_primitives' is not compiled in library ieee (VHDL-1240)
INFO: analyzing entity s25fl064a (VHDL-1012)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(54): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(55): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(56): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(57): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(58): ERROR: vitaldelaytype01 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(61): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(62): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(63): ERROR: vitaldelaytype01z is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(66): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(67): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(68): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(69): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(72): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(73): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(74): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(75): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(78): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(79): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(80): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(83): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(84): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(88): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(90): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(92): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(94): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(96): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(98): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(100): ERROR: vitaldelaytype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(123): ERROR: vital_level0 is not declared (VHDL-1241)
INFO: analyzing architecture vhdl_behavioral of entity s25fl064a (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(130): ERROR: vital_level0 is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(173): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(174): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(175): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(176): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(177): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(178): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(179): ERROR: vitalbuf is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(187): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(188): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(189): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(190): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(191): ERROR: vitalwiredelay is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(316): ERROR: tdevice_pu is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(325): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(328): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(331): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(334): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(337): ERROR: vitaltimingdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(340): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(343): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(346): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(349): ERROR: vitalperioddatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(360): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(377): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(392): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(409): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(423): ERROR: vitalsetupholdcheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(437): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(449): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(462): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(474): ERROR: vitalperiodpulsecheck is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(726): ERROR: tdevice_pp is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(728): ERROR: tdevice_pp is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(728): ERROR: 0 definitions of operator "/" match here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(743): ERROR: tdevice_wr is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(745): ERROR: tdevice_wr is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(745): ERROR: 0 definitions of operator "/" match here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(760): ERROR: tdevice_se is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(761): ERROR: tdevice_be is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(763): ERROR: tdevice_se is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(763): ERROR: 0 definitions of operator "/" match here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(764): ERROR: tdevice_be is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(764): ERROR: 0 definitions of operator "/" match here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(1236): ERROR: vitalglitchdatatype is not declared (VHDL-1241)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(1238): ERROR: vitalpathdelay01z is not declared (VHDL-1241)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity scanregi (VHDL-1012)
INFO: analyzing architecture tmap of entity scanregi (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: Positional port connection in entity/module instantiation <scanregi_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(62): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(62): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(62): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(62): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(63): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(63): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(63): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(64): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(64): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(64): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(64): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(71): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(71): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(71): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(71): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(72): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(72): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(72): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(72): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <gror2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <gror2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(73): WARNING: Positional port connection in entity/module instantiation <gror2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(74): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(74): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(74): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity scanrego (VHDL-1012)
INFO: analyzing architecture tmap of entity scanrego (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(113): WARNING: Positional port connection in entity/module instantiation <scanrego_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(117): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(117): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(117): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(117): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(118): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(118): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(118): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(118): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(119): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(119): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(119): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(119): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(120): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(120): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(120): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(120): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(121): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(121): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(121): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(122): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(122): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(122): WARNING: Positional port connection in entity/module instantiation <grdff> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity scanregto (VHDL-1012)
INFO: analyzing architecture tmap of entity scanregto (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(168): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(170): WARNING: Positional port connection in entity/module instantiation <scanrego> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(174): WARNING: Positional port connection in entity/module instantiation <gror2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(174): WARNING: Positional port connection in entity/module instantiation <gror2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(174): WARNING: Positional port connection in entity/module instantiation <gror2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(177): WARNING: Positional port connection in entity/module instantiation <grand12> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(177): WARNING: Positional port connection in entity/module instantiation <grand12> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(177): WARNING: Positional port connection in entity/module instantiation <grand12> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(185): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(185): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(185): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(185): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity scanregio (VHDL-1012)
INFO: analyzing architecture tmap of entity scanregio (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(239): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(240): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(240): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(240): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(240): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(240): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(240): WARNING: Positional port connection in entity/module instantiation <scanregio_inf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(244): WARNING: Positional port connection in entity/module instantiation <scanregi> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(246): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(246): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(246): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(246): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(246): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(247): WARNING: Positional port connection in entity/module instantiation <scanregto> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/memctrl/sdctrl.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity sdctrl (VHDL-1012)
INFO: analyzing architecture rtl of entity sdctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/memctrl/sdctrl64.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity sdctrl64 (VHDL-1012)
INFO: analyzing architecture rtl of entity sdctrl64 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/memctrl/sdmctrl.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity sdmctrl (VHDL-1012)
INFO: analyzing architecture rtl of entity sdmctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity sdram_phy (VHDL-1012)
INFO: analyzing architecture rtl of entity sdram_phy (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(159): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(159): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(159): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(169): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(169): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(169): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(169): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(169): WARNING: Positional port connection in entity/module instantiation <iopadvv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(178): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(178): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(178): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(185): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(185): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(185): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(194): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(194): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(194): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(202): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(202): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(202): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(210): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(210): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(210): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(219): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(219): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(219): WARNING: Positional port connection in entity/module instantiation <outpadv> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(228): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(228): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(228): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(228): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(228): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(228): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(228): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(228): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(229): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(229): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(229): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(229): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(229): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(230): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(230): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(230): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(230): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(230): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(231): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(231): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(232): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/sdram_phy.vhd(232): WARNING: Positional port connection in entity/module instantiation <n2x_sdram_phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sdrtestmod.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity sdrtestmod (VHDL-1012)
INFO: analyzing architecture sim of entity sdrtestmod (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ser_phy.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity ser_phy (VHDL-1012)
INFO: analyzing architecture behavioral of entity ser_phy (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity serdes (VHDL-1012)
INFO: analyzing architecture rtl of entity serdes (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(139): WARNING: Positional port connection in entity/module instantiation <serdes_stratixiii> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/serdes.vhd(148): WARNING: Positional port connection in entity/module instantiation <serdes_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/sim_pll.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity sim_pll (VHDL-1012)
INFO: analyzing architecture sim of entity sim_pll (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/skew_outpad.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity skew_outpad (VHDL-1012)
INFO: analyzing architecture rtl of entity skew_outpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/skew_outpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_skew_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/skew_outpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_skew_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/skew_outpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_skew_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/skew_outpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_skew_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity spi2ahb (VHDL-1012)
INFO: analyzing architecture rtl of entity spi2ahb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahb_apb.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity spi2ahb_apb (VHDL-1012)
INFO: analyzing architecture rtl of entity spi2ahb_apb (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahbx.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity spi2ahbx (VHDL-1012)
INFO: analyzing architecture rtl of entity spi2ahbx (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahbx.vhd(202): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahbx.vhd(202): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahbx.vhd(202): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahbx.vhd(202): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahbx.vhd(202): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi2ahbx.vhd(202): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spi_flash.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity spi_flash (VHDL-1012)
INFO: analyzing architecture sim of entity spi_flash (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spictrl.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity spictrl (VHDL-1012)
INFO: analyzing architecture rtl of entity spictrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/spictrl_net.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity spictrl_net (VHDL-1012)
INFO: analyzing architecture rtl of entity spictrl_net (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/spictrl_unisim.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity spictrl_unisim (VHDL-1012)
INFO: analyzing architecture rtl of entity spictrl_unisim (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spictrlx.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity spictrlx (VHDL-1012)
INFO: analyzing architecture rtl of entity spictrlx (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spimctrl.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity spimctrl (VHDL-1012)
INFO: analyzing architecture rtl of entity spimctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity sram (VHDL-1012)
INFO: analyzing architecture sim of entity sram (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity sram16 (VHDL-1012)
INFO: analyzing architecture sim of entity sram16 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(66): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(66): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(66): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(66): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(66): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(69): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(69): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(69): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(69): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/sram16.vhd(69): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/memctrl/srctrl.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity srctrl (VHDL-1012)
INFO: analyzing architecture rtl of entity srctrl (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/svgactrl.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity svgactrl (VHDL-1012)
INFO: analyzing architecture rtl of entity svgactrl (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/svgactrl.vhd(232): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/svgactrl.vhd(232): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/svgactrl.vhd(232): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/svgactrl.vhd(232): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/svgactrl.vhd(232): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/svgactrl.vhd(232): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncfifo_2p (VHDL-1012)
INFO: analyzing architecture rtl of entity syncfifo_2p (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(89): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(89): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(89): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(89): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(89): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(89): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(89): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(90): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(90): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(90): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(90): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(90): WARNING: Positional port connection in entity/module instantiation <altera_fifo_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(97): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(98): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(98): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(98): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(98): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(98): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(98): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(98): WARNING: Positional port connection in entity/module instantiation <generic_fifo> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/dftlib/synciotest.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity synciotest (VHDL-1012)
INFO: analyzing architecture rtl of entity synciotest (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(93): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(93): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(93): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(93): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(109): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(109): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(109): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(109): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(109): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(114): WARNING: Positional port connection in entity/module instantiation <virtex_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(114): WARNING: Positional port connection in entity/module instantiation <virtex_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(114): WARNING: Positional port connection in entity/module instantiation <virtex_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(114): WARNING: Positional port connection in entity/module instantiation <virtex_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(114): WARNING: Positional port connection in entity/module instantiation <virtex_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(114): WARNING: Positional port connection in entity/module instantiation <virtex_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(124): WARNING: Positional port connection in entity/module instantiation <virage_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(124): WARNING: Positional port connection in entity/module instantiation <virage_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(124): WARNING: Positional port connection in entity/module instantiation <virage_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(124): WARNING: Positional port connection in entity/module instantiation <virage_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(124): WARNING: Positional port connection in entity/module instantiation <virage_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(124): WARNING: Positional port connection in entity/module instantiation <virage_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(129): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(129): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(129): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(129): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(129): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(129): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(130): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(135): WARNING: Positional port connection in entity/module instantiation <axcel_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(135): WARNING: Positional port connection in entity/module instantiation <axcel_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(135): WARNING: Positional port connection in entity/module instantiation <axcel_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(135): WARNING: Positional port connection in entity/module instantiation <axcel_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(135): WARNING: Positional port connection in entity/module instantiation <axcel_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(135): WARNING: Positional port connection in entity/module instantiation <axcel_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(140): WARNING: Positional port connection in entity/module instantiation <proasic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(140): WARNING: Positional port connection in entity/module instantiation <proasic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(140): WARNING: Positional port connection in entity/module instantiation <proasic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(140): WARNING: Positional port connection in entity/module instantiation <proasic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(140): WARNING: Positional port connection in entity/module instantiation <proasic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(140): WARNING: Positional port connection in entity/module instantiation <proasic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(145): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(145): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(145): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(145): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(145): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(145): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(150): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(150): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(150): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(150): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(150): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(150): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(151): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(151): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(156): WARNING: Positional port connection in entity/module instantiation <umc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(156): WARNING: Positional port connection in entity/module instantiation <umc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(156): WARNING: Positional port connection in entity/module instantiation <umc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(156): WARNING: Positional port connection in entity/module instantiation <umc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(156): WARNING: Positional port connection in entity/module instantiation <umc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(156): WARNING: Positional port connection in entity/module instantiation <umc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(161): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(161): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(161): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(161): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(161): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(161): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(166): WARNING: Positional port connection in entity/module instantiation <saed32_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(166): WARNING: Positional port connection in entity/module instantiation <saed32_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(166): WARNING: Positional port connection in entity/module instantiation <saed32_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(166): WARNING: Positional port connection in entity/module instantiation <saed32_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(166): WARNING: Positional port connection in entity/module instantiation <saed32_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(166): WARNING: Positional port connection in entity/module instantiation <saed32_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(171): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(171): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(171): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(171): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(171): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(171): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(172): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(172): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(173): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(173): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(174): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(174): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(174): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(175): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(175): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(175): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(176): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(176): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(182): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(182): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(182): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(182): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(182): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(182): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(183): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(183): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(184): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(184): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(185): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(185): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(191): WARNING: Positional port connection in entity/module instantiation <dare_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(191): WARNING: Positional port connection in entity/module instantiation <dare_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(191): WARNING: Positional port connection in entity/module instantiation <dare_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(191): WARNING: Positional port connection in entity/module instantiation <dare_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(191): WARNING: Positional port connection in entity/module instantiation <dare_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(191): WARNING: Positional port connection in entity/module instantiation <dare_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(196): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(196): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(196): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(196): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(196): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(196): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(206): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(206): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(206): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(206): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(206): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(206): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(216): WARNING: Positional port connection in entity/module instantiation <ihp25_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(216): WARNING: Positional port connection in entity/module instantiation <ihp25_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(216): WARNING: Positional port connection in entity/module instantiation <ihp25_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(216): WARNING: Positional port connection in entity/module instantiation <ihp25_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(216): WARNING: Positional port connection in entity/module instantiation <ihp25_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(216): WARNING: Positional port connection in entity/module instantiation <ihp25_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(221): WARNING: Positional port connection in entity/module instantiation <ihp25rh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(221): WARNING: Positional port connection in entity/module instantiation <ihp25rh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(221): WARNING: Positional port connection in entity/module instantiation <ihp25rh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(221): WARNING: Positional port connection in entity/module instantiation <ihp25rh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(221): WARNING: Positional port connection in entity/module instantiation <ihp25rh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(221): WARNING: Positional port connection in entity/module instantiation <ihp25rh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(228): WARNING: Positional port connection in entity/module instantiation <altera_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(228): WARNING: Positional port connection in entity/module instantiation <altera_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(228): WARNING: Positional port connection in entity/module instantiation <altera_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(228): WARNING: Positional port connection in entity/module instantiation <altera_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(228): WARNING: Positional port connection in entity/module instantiation <altera_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(228): WARNING: Positional port connection in entity/module instantiation <altera_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(233): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(233): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(233): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(233): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(233): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(233): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(233): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(238): WARNING: Positional port connection in entity/module instantiation <ec_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(238): WARNING: Positional port connection in entity/module instantiation <ec_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(238): WARNING: Positional port connection in entity/module instantiation <ec_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(238): WARNING: Positional port connection in entity/module instantiation <ec_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(238): WARNING: Positional port connection in entity/module instantiation <ec_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(238): WARNING: Positional port connection in entity/module instantiation <ec_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(243): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(243): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(243): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(243): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(243): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(243): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(248): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(248): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(248): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(248): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(248): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(248): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(248): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(253): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(253): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(253): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(253): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(253): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(253): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(258): WARNING: Positional port connection in entity/module instantiation <peregrine_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(258): WARNING: Positional port connection in entity/module instantiation <peregrine_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(258): WARNING: Positional port connection in entity/module instantiation <peregrine_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(258): WARNING: Positional port connection in entity/module instantiation <peregrine_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(258): WARNING: Positional port connection in entity/module instantiation <peregrine_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(258): WARNING: Positional port connection in entity/module instantiation <peregrine_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(263): WARNING: Positional port connection in entity/module instantiation <artisan_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(263): WARNING: Positional port connection in entity/module instantiation <artisan_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(263): WARNING: Positional port connection in entity/module instantiation <artisan_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(263): WARNING: Positional port connection in entity/module instantiation <artisan_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(263): WARNING: Positional port connection in entity/module instantiation <artisan_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(263): WARNING: Positional port connection in entity/module instantiation <artisan_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(268): WARNING: Positional port connection in entity/module instantiation <custom1_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(268): WARNING: Positional port connection in entity/module instantiation <custom1_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(268): WARNING: Positional port connection in entity/module instantiation <custom1_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(268): WARNING: Positional port connection in entity/module instantiation <custom1_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(268): WARNING: Positional port connection in entity/module instantiation <custom1_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(268): WARNING: Positional port connection in entity/module instantiation <custom1_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(278): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(278): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(278): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(278): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(278): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(278): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(279): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(279): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(285): WARNING: Positional port connection in entity/module instantiation <virage90_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(285): WARNING: Positional port connection in entity/module instantiation <virage90_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(285): WARNING: Positional port connection in entity/module instantiation <virage90_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(285): WARNING: Positional port connection in entity/module instantiation <virage90_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(285): WARNING: Positional port connection in entity/module instantiation <virage90_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(285): WARNING: Positional port connection in entity/module instantiation <virage90_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(290): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(290): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(290): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(290): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(290): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(290): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(295): WARNING: Positional port connection in entity/module instantiation <smic13_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(295): WARNING: Positional port connection in entity/module instantiation <smic13_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(295): WARNING: Positional port connection in entity/module instantiation <smic13_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(295): WARNING: Positional port connection in entity/module instantiation <smic13_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(295): WARNING: Positional port connection in entity/module instantiation <smic13_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(295): WARNING: Positional port connection in entity/module instantiation <smic13_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(300): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(300): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(300): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(300): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(300): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(300): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(305): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(305): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(305): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(305): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(305): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(305): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(310): WARNING: Positional port connection in entity/module instantiation <n2x_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(310): WARNING: Positional port connection in entity/module instantiation <n2x_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(310): WARNING: Positional port connection in entity/module instantiation <n2x_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(310): WARNING: Positional port connection in entity/module instantiation <n2x_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(310): WARNING: Positional port connection in entity/module instantiation <n2x_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(310): WARNING: Positional port connection in entity/module instantiation <n2x_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(315): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(315): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(315): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(315): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(315): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(315): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(315): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(344): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(344): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(344): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(344): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(344): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram128 (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram128 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(85): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(85): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(85): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(85): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(85): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(85): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(89): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(89): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(89): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(89): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(89): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(89): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(106): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(106): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(106): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(106): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(107): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(107): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(107): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(110): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(110): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(110): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(110): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(111): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(111): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(111): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(122): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(122): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(122): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(122): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(123): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(123): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(123): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(126): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(126): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(126): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(126): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(127): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(127): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128.vhd(127): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram128bw (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram128bw (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(119): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(124): WARNING: Positional port connection in entity/module instantiation <altera_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(124): WARNING: Positional port connection in entity/module instantiation <altera_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(124): WARNING: Positional port connection in entity/module instantiation <altera_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(124): WARNING: Positional port connection in entity/module instantiation <altera_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(124): WARNING: Positional port connection in entity/module instantiation <altera_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(124): WARNING: Positional port connection in entity/module instantiation <altera_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(128): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(128): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(128): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(128): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(128): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(128): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(128): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(152): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(152): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(152): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(153): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(153): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(153): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram128bw.vhd(153): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram156bw (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram156bw (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(177): WARNING: Positional port connection in entity/module instantiation <cust1_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(177): WARNING: Positional port connection in entity/module instantiation <cust1_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(177): WARNING: Positional port connection in entity/module instantiation <cust1_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(177): WARNING: Positional port connection in entity/module instantiation <cust1_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(177): WARNING: Positional port connection in entity/module instantiation <cust1_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(177): WARNING: Positional port connection in entity/module instantiation <cust1_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(177): WARNING: Positional port connection in entity/module instantiation <cust1_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(181): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(181): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(181): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(181): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(181): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(181): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(181): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(185): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(185): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(185): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(185): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(185): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(185): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(186): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(186): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(187): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(187): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(188): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(188): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(188): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(189): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(190): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(190): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(191): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(191): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(196): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(196): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(196): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(196): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(196): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(196): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(197): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(197): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(198): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(198): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(199): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(199): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram156bw_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(222): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(222): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(222): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(223): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(223): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(226): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(226): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(226): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(227): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(227): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(252): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(252): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(252): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(253): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(253): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(253): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(253): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(257): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(257): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(257): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(258): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(258): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(258): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram156bw.vhd(258): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram256bw (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram256bw (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(131): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(131): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(131): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(131): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(132): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(134): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(134): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(134): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(134): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(135): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(135): WARNING: Positional port connection in entity/module instantiation <unisim_syncram128bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(140): WARNING: Positional port connection in entity/module instantiation <altera_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(140): WARNING: Positional port connection in entity/module instantiation <altera_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(140): WARNING: Positional port connection in entity/module instantiation <altera_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(140): WARNING: Positional port connection in entity/module instantiation <altera_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(140): WARNING: Positional port connection in entity/module instantiation <altera_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(140): WARNING: Positional port connection in entity/module instantiation <altera_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(145): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(145): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(145): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(145): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(145): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(145): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(145): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(150): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(150): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(150): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(150): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(150): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(150): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(150): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram256bw> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(171): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(171): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(171): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(172): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(172): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(172): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram256bw.vhd(172): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram64 (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram64 (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(118): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(118): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(118): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(118): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(118): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(118): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(122): WARNING: Positional port connection in entity/module instantiation <artisan_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(122): WARNING: Positional port connection in entity/module instantiation <artisan_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(122): WARNING: Positional port connection in entity/module instantiation <artisan_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(122): WARNING: Positional port connection in entity/module instantiation <artisan_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(122): WARNING: Positional port connection in entity/module instantiation <artisan_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(122): WARNING: Positional port connection in entity/module instantiation <artisan_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(126): WARNING: Positional port connection in entity/module instantiation <custom1_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(126): WARNING: Positional port connection in entity/module instantiation <custom1_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(126): WARNING: Positional port connection in entity/module instantiation <custom1_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(126): WARNING: Positional port connection in entity/module instantiation <custom1_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(126): WARNING: Positional port connection in entity/module instantiation <custom1_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(126): WARNING: Positional port connection in entity/module instantiation <custom1_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(130): WARNING: Positional port connection in entity/module instantiation <smic13_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(130): WARNING: Positional port connection in entity/module instantiation <smic13_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(130): WARNING: Positional port connection in entity/module instantiation <smic13_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(130): WARNING: Positional port connection in entity/module instantiation <smic13_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(130): WARNING: Positional port connection in entity/module instantiation <smic13_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(130): WARNING: Positional port connection in entity/module instantiation <smic13_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(134): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_we> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(153): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(153): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(153): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(153): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(154): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(154): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(154): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(157): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(157): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(157): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(157): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(158): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(158): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(158): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(172): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(172): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(172): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(172): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(173): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(173): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(173): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(176): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(176): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(176): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(176): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(177): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(177): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(177): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram_2p (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram_2p (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(168): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(168): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(168): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(168): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(168): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(168): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(168): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(173): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(173): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(173): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(173): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(173): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(173): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(174): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(174): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(174): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(174): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(174): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(174): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(179): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(179): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(179): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(179): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(179): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(180): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(180): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(180): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(186): WARNING: Positional port connection in entity/module instantiation <virage_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(186): WARNING: Positional port connection in entity/module instantiation <virage_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(186): WARNING: Positional port connection in entity/module instantiation <virage_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(186): WARNING: Positional port connection in entity/module instantiation <virage_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(187): WARNING: Positional port connection in entity/module instantiation <virage_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(187): WARNING: Positional port connection in entity/module instantiation <virage_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(187): WARNING: Positional port connection in entity/module instantiation <virage_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(187): WARNING: Positional port connection in entity/module instantiation <virage_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(191): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(191): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(191): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(191): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(191): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(191): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(192): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(192): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(192): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(192): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(192): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(192): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(198): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(198): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(198): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(198): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(199): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(199): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(199): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(199): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(199): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(204): WARNING: Positional port connection in entity/module instantiation <axcel_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(204): WARNING: Positional port connection in entity/module instantiation <axcel_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(204): WARNING: Positional port connection in entity/module instantiation <axcel_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(204): WARNING: Positional port connection in entity/module instantiation <axcel_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(205): WARNING: Positional port connection in entity/module instantiation <axcel_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(205): WARNING: Positional port connection in entity/module instantiation <axcel_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(205): WARNING: Positional port connection in entity/module instantiation <axcel_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(205): WARNING: Positional port connection in entity/module instantiation <axcel_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(210): WARNING: Positional port connection in entity/module instantiation <proasic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(210): WARNING: Positional port connection in entity/module instantiation <proasic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(210): WARNING: Positional port connection in entity/module instantiation <proasic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(210): WARNING: Positional port connection in entity/module instantiation <proasic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(211): WARNING: Positional port connection in entity/module instantiation <proasic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(211): WARNING: Positional port connection in entity/module instantiation <proasic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(211): WARNING: Positional port connection in entity/module instantiation <proasic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(211): WARNING: Positional port connection in entity/module instantiation <proasic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(216): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(216): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(216): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(216): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(217): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(217): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(217): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(217): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(222): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(222): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(222): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(222): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(223): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(223): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(223): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(223): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(228): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(228): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(228): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(228): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(229): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(229): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(229): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(229): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(234): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(234): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(234): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(234): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(235): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(235): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(235): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(235): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(240): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(240): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(240): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(240): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(240): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(241): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(241): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(241): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(241): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(241): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(249): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(249): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(249): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(249): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(249): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(249): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(249): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(254): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(254): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(254): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(254): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(255): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(255): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(255): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(255): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(256): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(256): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(257): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(257): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(258): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(258): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(258): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(259): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(260): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(260): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(260): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(261): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(267): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(267): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(267): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(267): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(268): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(268): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(268): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(268): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(269): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(269): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(270): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(270): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(271): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(271): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_2p_bist> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(277): WARNING: Positional port connection in entity/module instantiation <dare_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(277): WARNING: Positional port connection in entity/module instantiation <dare_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(277): WARNING: Positional port connection in entity/module instantiation <dare_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(277): WARNING: Positional port connection in entity/module instantiation <dare_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(278): WARNING: Positional port connection in entity/module instantiation <dare_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(278): WARNING: Positional port connection in entity/module instantiation <dare_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(278): WARNING: Positional port connection in entity/module instantiation <dare_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(278): WARNING: Positional port connection in entity/module instantiation <dare_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(283): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(283): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(283): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(283): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(284): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(284): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(284): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(284): WARNING: Positional port connection in entity/module instantiation <rhumc_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(289): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(289): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(289): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(289): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(290): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(290): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(290): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(290): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(295): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(295): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(295): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(295): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(295): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(295): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(295): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(303): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(303): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(303): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(303): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(303): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(303): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(304): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(304): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(304): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(304): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(304): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(304): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(309): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(309): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(309): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(309): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(309): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(309): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(309): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(309): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(310): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(315): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(315): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(315): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(315): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(315): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(315): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(316): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(316): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(316): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(316): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(316): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(316): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(321): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(321): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(321): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(321): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(322): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(322): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(322): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(322): WARNING: Positional port connection in entity/module instantiation <ut025crh_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(327): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(327): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(327): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(327): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(328): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(328): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(328): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(328): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(328): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(333): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(333): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(333): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(333): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(334): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(334): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(334): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(334): WARNING: Positional port connection in entity/module instantiation <ut130hbd_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(339): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(339): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(339): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(339): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(340): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(340): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(340): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(340): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(345): WARNING: Positional port connection in entity/module instantiation <custom1_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(345): WARNING: Positional port connection in entity/module instantiation <custom1_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(345): WARNING: Positional port connection in entity/module instantiation <custom1_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(345): WARNING: Positional port connection in entity/module instantiation <custom1_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(346): WARNING: Positional port connection in entity/module instantiation <custom1_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(346): WARNING: Positional port connection in entity/module instantiation <custom1_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(346): WARNING: Positional port connection in entity/module instantiation <custom1_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(346): WARNING: Positional port connection in entity/module instantiation <custom1_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(351): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(351): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(351): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(351): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(352): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(352): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(352): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(352): WARNING: Positional port connection in entity/module instantiation <eclipse_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(357): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(357): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(357): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(357): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(357): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(357): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(358): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(358): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(358): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(358): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(358): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(358): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(363): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(363): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(363): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(363): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(364): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(364): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(364): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(364): WARNING: Positional port connection in entity/module instantiation <nextreme_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(369): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(369): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(369): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(369): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(370): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(370): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(370): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(370): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(375): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(375): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(375): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(375): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(376): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(376): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(376): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(376): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(381): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(381): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(381): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(381): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(382): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(382): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(382): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(382): WARNING: Positional port connection in entity/module instantiation <cmos9sf_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(387): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(387): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(387): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(387): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(387): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(388): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(388): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(388): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(393): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(393): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(393): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(393): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(393): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(393): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(393): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(393): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(394): WARNING: Positional port connection in entity/module instantiation <rh_lib13t_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(430): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(430): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(430): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(430): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(430): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(430): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(430): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram_2pbw (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram_2pbw (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(92): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(92): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(92): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(92): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(171): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(171): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(171): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(171): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(171): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(172): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(172): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(172): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_2p_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(206): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(206): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(206): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(206): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(206): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(206): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(207): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(207): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2pbw.vhd(207): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncram_dp (VHDL-1012)
INFO: analyzing architecture rtl of entity syncram_dp (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(167): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(167): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(167): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(167): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(167): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(167): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(168): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(168): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(168): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(168): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(168): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(168): WARNING: Positional port connection in entity/module instantiation <virtex_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(173): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(173): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(173): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(173): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(173): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(173): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(174): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(174): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(174): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(174): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(174): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(174): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(179): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(179): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(179): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(179): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(179): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(179): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(180): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(180): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(180): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(180): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(180): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(180): WARNING: Positional port connection in entity/module instantiation <virage_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(185): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(185): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(185): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(185): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(185): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(185): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(186): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(186): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(186): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(186): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(186): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(186): WARNING: Positional port connection in entity/module instantiation <artisan_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(197): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(197): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(197): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(197): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(197): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(197): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(198): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(198): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(198): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(198): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(198): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(198): WARNING: Positional port connection in entity/module instantiation <proasic3e_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(203): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(203): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(203): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(203): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(203): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(203): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(204): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(204): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(204): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(204): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(204): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(204): WARNING: Positional port connection in entity/module instantiation <proasic3l_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(209): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(209): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(209): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(209): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(209): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(209): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(210): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(210): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(210): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(210): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(210): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(210): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(215): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(215): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(215): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(215): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(215): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(215): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(215): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(216): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(216): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(216): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(216): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(216): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(216): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(216): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(217): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(222): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(222): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(222): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(222): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(222): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(222): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(223): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(223): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(223): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(223): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(223): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(223): WARNING: Positional port connection in entity/module instantiation <saed32_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(228): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(228): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(228): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(228): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(228): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(228): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(229): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(229): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(229): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(229): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(229): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(229): WARNING: Positional port connection in entity/module instantiation <rhs65_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(234): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(234): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(234): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(234): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(234): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(234): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(235): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(235): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(235): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(235): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(235): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(235): WARNING: Positional port connection in entity/module instantiation <dare_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(240): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(240): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(240): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(240): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(240): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(240): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(241): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(241): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(241): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(241): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(241): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(241): WARNING: Positional port connection in entity/module instantiation <fusion_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(248): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(248): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(248): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(248): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(248): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(248): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(249): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(249): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(249): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(249): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(249): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(249): WARNING: Positional port connection in entity/module instantiation <altera_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(254): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(254): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(254): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(254): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(254): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(254): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(255): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(255): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(255): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(255): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(255): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(255): WARNING: Positional port connection in entity/module instantiation <ec_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(260): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(260): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(260): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(260): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(260): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(260): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(261): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(261): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(261): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(261): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(261): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(261): WARNING: Positional port connection in entity/module instantiation <virage90_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(266): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(266): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(266): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(266): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(266): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(266): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(267): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(267): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(267): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(267): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(267): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(267): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(268): WARNING: Positional port connection in entity/module instantiation <atc18rha_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(273): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(273): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(273): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(273): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(273): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(273): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(274): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(274): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(274): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(274): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(274): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(274): WARNING: Positional port connection in entity/module instantiation <smic13_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(279): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(279): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(279): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(279): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(279): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(279): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(280): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(280): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(280): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(280): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(280): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(280): WARNING: Positional port connection in entity/module instantiation <tm65gplus_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(285): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(285): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(285): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(285): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(285): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(285): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(286): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(286): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(286): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(286): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(286): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(286): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(291): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(291): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(291): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(291): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(291): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(291): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(292): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(292): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(292): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(292): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(292): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(292): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(293): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncrambw (VHDL-1012)
INFO: analyzing architecture rtl of entity syncrambw (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(89): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(89): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(89): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(89): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(97): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(97): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(97): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(97): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(97): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(97): WARNING: Positional port connection in entity/module instantiation <n2x_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(102): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(102): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(102): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(102): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(102): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(102): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(107): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(107): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(107): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(107): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(107): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(107): WARNING: Positional port connection in entity/module instantiation <rtg4_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(112): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(112): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(112): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(112): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(112): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(112): WARNING: Positional port connection in entity/module instantiation <igloo2_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(132): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(132): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(132): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(133): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(133): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(133): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(133): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncreg.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity syncreg (VHDL-1012)
INFO: analyzing architecture tmap of entity syncreg (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/sysmon_unisim.vhd" into library techmap (VHDL-9003)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/sysmon_unisim.vhd(32): ERROR: 'sysmon' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity sysmon_virtex5 (VHDL-1012)
INFO: analyzing architecture struct of entity sysmon_virtex5 (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/system_monitor.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity system_monitor (VHDL-1012)
INFO: analyzing architecture struct of entity system_monitor (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity tap (VHDL-1012)
INFO: analyzing architecture rtl of entity tap (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(83): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(83): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(83): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(83): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(83): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(84): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(84): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(84): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(84): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(84): WARNING: Positional port connection in entity/module instantiation <virtex_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(91): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(91): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(91): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(91): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(91): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(92): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(92): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(92): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(92): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(92): WARNING: Positional port connection in entity/module instantiation <virtex2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(99): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(99): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(99): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(99): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(99): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(100): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(100): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(100): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(100): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(100): WARNING: Positional port connection in entity/module instantiation <virtex4_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(107): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(107): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(107): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(107): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(107): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(108): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(108): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(108): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(108): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(108): WARNING: Positional port connection in entity/module instantiation <virtex5_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(115): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(115): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(115): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(115): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(115): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(116): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(116): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(116): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(116): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(116): WARNING: Positional port connection in entity/module instantiation <virtex6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(123): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(123): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(123): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(123): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(123): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(124): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(124): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(124): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(124): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(124): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(131): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(131): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(131): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(131): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(131): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(132): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(132): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(132): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(132): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(132): WARNING: Positional port connection in entity/module instantiation <kintex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(139): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(139): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(139): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(139): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(139): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(140): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(140): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(140): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(140): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(140): WARNING: Positional port connection in entity/module instantiation <artix7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(147): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(147): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(147): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(147): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(147): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(148): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(148): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(148): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(148): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(148): WARNING: Positional port connection in entity/module instantiation <virtex7_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(156): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(156): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(156): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(156): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(156): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(157): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(157): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(157): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(157): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(157): WARNING: Positional port connection in entity/module instantiation <spartan3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(164): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(164): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(164): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(164): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(164): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(165): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(165): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(165): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(165): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(165): WARNING: Positional port connection in entity/module instantiation <spartan6_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(174): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(174): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(174): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(174): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(174): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(174): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(175): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(175): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(175): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(175): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(175): WARNING: Positional port connection in entity/module instantiation <altera_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(182): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(182): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(182): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(182): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(182): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(183): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(183): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(183): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(183): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(183): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(183): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(184): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(184): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(184): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(184): WARNING: Positional port connection in entity/module instantiation <proasic3_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(191): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(192): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(193): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(193): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(193): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(193): WARNING: Positional port connection in entity/module instantiation <proasic3e_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(200): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(200): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(200): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(200): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(200): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(201): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(202): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(202): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(202): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(202): WARNING: Positional port connection in entity/module instantiation <proasic3l_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(209): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(209): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(209): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(209): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(209): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(210): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(210): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(210): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(210): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(210): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(210): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(211): WARNING: Positional port connection in entity/module instantiation <fusion_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(218): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(218): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(218): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(218): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(218): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(219): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(219): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(219): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(219): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(219): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(220): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(220): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(220): WARNING: Positional port connection in entity/module instantiation <igloo2_tap> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(239): WARNING: Positional port connection in entity/module instantiation <clkmux> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(242): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(242): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(242): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(242): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(245): WARNING: Positional port connection in entity/module instantiation <techbuf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(245): WARNING: Positional port connection in entity/module instantiation <techbuf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(246): WARNING: Positional port connection in entity/module instantiation <techbuf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(246): WARNING: Positional port connection in entity/module instantiation <techbuf> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(253): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(254): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(254): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(254): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(254): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(254): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(254): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(254): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(255): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(255): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(255): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(255): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(255): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(255): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(255): WARNING: Positional port connection in entity/module instantiation <tap_gen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/tap_unisim.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity virtex_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex_tap (VHDL-9006)
INFO: analyzing entity virtex2_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex2_tap (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/tap_unisim.vhd(149): ERROR: 'bscan_spartan3' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity spartan3_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity spartan3_tap (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/tap_unisim.vhd(209): ERROR: 'bscan_virtex4' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity virtex4_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex4_tap (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/tap_unisim.vhd(291): ERROR: 'bscan_virtex5' is not compiled in library unisim (VHDL-1240)
INFO: analyzing entity virtex5_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex5_tap (VHDL-9006)
INFO: analyzing entity virtex6_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex6_tap (VHDL-9006)
INFO: analyzing entity spartan6_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity spartan6_tap (VHDL-9006)
INFO: analyzing entity virtex7_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity virtex7_tap (VHDL-9006)
INFO: analyzing entity kintex7_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity kintex7_tap (VHDL-9006)
INFO: analyzing entity artix7_tap (VHDL-1012)
INFO: analyzing architecture rtl of entity artix7_tap (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity tbufmem (VHDL-1012)
INFO: analyzing architecture rtl of entity tbufmem (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(64): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(64): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(64): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(65): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(65): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(65): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(65): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(70): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(70): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(70): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(71): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(71): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(71): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(71): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(76): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(76): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(76): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem_2p.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity tbufmem_2p (VHDL-1012)
INFO: analyzing architecture rtl of entity tbufmem_2p (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techbuf.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity techbuf (VHDL-1012)
INFO: analyzing architecture rtl of entity techbuf (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity techmult (VHDL-1012)
INFO: analyzing architecture rtl of entity techmult (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(75): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(75): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(75): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(75): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(75): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(81): WARNING: Positional port connection in entity/module instantiation <mul_33_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(81): WARNING: Positional port connection in entity/module instantiation <mul_33_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(81): WARNING: Positional port connection in entity/module instantiation <mul_33_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(87): WARNING: Positional port connection in entity/module instantiation <mul_33_9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(87): WARNING: Positional port connection in entity/module instantiation <mul_33_9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(87): WARNING: Positional port connection in entity/module instantiation <mul_33_9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(94): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(94): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(94): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(94): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(94): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(113): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(113): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(113): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(113): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(113): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(146): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(146): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(146): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(146): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(146): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(153): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(153): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(153): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(153): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(153): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(162): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(162): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(162): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(162): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd(162): WARNING: Positional port connection in entity/module instantiation <axcel_mul_33x33_signed> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd" into library work (VHDL-9003)
INFO: analyzing entity testbench (VHDL-1012)
INFO: analyzing architecture behav of entity testbench (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(261): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(261): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(261): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(262): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(262): WARNING: Positional port connection in entity/module instantiation <sram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(335): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(335): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(335): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(335): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(335): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(336): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(336): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(336): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(336): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(336): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(337): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(337): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(337): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/testbench.vhd(337): WARNING: Positional port connection in entity/module instantiation <phy> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity toutpad (VHDL-1012)
INFO: analyzing architecture rtl of entity toutpad (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(64): WARNING: Positional port connection in entity/module instantiation <unisim_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(64): WARNING: Positional port connection in entity/module instantiation <unisim_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(64): WARNING: Positional port connection in entity/module instantiation <unisim_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(68): WARNING: Positional port connection in entity/module instantiation <axcel_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(68): WARNING: Positional port connection in entity/module instantiation <axcel_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(68): WARNING: Positional port connection in entity/module instantiation <axcel_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(72): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(72): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(72): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(79): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(83): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(83): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(83): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(87): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(87): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(87): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(91): WARNING: Positional port connection in entity/module instantiation <atc18_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(91): WARNING: Positional port connection in entity/module instantiation <atc18_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(91): WARNING: Positional port connection in entity/module instantiation <atc18_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(95): WARNING: Positional port connection in entity/module instantiation <atc18rha_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(95): WARNING: Positional port connection in entity/module instantiation <atc18rha_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(95): WARNING: Positional port connection in entity/module instantiation <atc18rha_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(99): WARNING: Positional port connection in entity/module instantiation <umc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(99): WARNING: Positional port connection in entity/module instantiation <umc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(99): WARNING: Positional port connection in entity/module instantiation <umc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(103): WARNING: Positional port connection in entity/module instantiation <rhumc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(103): WARNING: Positional port connection in entity/module instantiation <rhumc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(103): WARNING: Positional port connection in entity/module instantiation <rhumc_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(107): WARNING: Positional port connection in entity/module instantiation <saed32_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(107): WARNING: Positional port connection in entity/module instantiation <saed32_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(107): WARNING: Positional port connection in entity/module instantiation <saed32_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(111): WARNING: Positional port connection in entity/module instantiation <rhs65_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(111): WARNING: Positional port connection in entity/module instantiation <rhs65_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(111): WARNING: Positional port connection in entity/module instantiation <rhs65_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(111): WARNING: Positional port connection in entity/module instantiation <rhs65_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(111): WARNING: Positional port connection in entity/module instantiation <rhs65_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(111): WARNING: Positional port connection in entity/module instantiation <rhs65_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(115): WARNING: Positional port connection in entity/module instantiation <dare_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(115): WARNING: Positional port connection in entity/module instantiation <dare_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(115): WARNING: Positional port connection in entity/module instantiation <dare_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(119): WARNING: Positional port connection in entity/module instantiation <ihp25_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(119): WARNING: Positional port connection in entity/module instantiation <ihp25_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(119): WARNING: Positional port connection in entity/module instantiation <ihp25_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(123): WARNING: Positional port connection in entity/module instantiation <ihp25rh_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(123): WARNING: Positional port connection in entity/module instantiation <ihp25rh_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(123): WARNING: Positional port connection in entity/module instantiation <ihp25rh_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(126): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(126): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(126): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(126): WARNING: Positional port connection in entity/module instantiation <rh_lib18t_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(131): WARNING: Positional port connection in entity/module instantiation <ut025crh_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(131): WARNING: Positional port connection in entity/module instantiation <ut025crh_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(131): WARNING: Positional port connection in entity/module instantiation <ut025crh_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(135): WARNING: Positional port connection in entity/module instantiation <ut130hbd_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(135): WARNING: Positional port connection in entity/module instantiation <ut130hbd_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(135): WARNING: Positional port connection in entity/module instantiation <ut130hbd_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(139): WARNING: Positional port connection in entity/module instantiation <peregrine_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(139): WARNING: Positional port connection in entity/module instantiation <peregrine_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(139): WARNING: Positional port connection in entity/module instantiation <peregrine_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(143): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(143): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(143): WARNING: Positional port connection in entity/module instantiation <nextreme_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(147): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(148): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(148): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(148): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(148): WARNING: Positional port connection in entity/module instantiation <n2x_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(152): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(152): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(152): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(152): WARNING: Positional port connection in entity/module instantiation <ut90nhbd_toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity toutpadv (VHDL-1012)
INFO: analyzing architecture rtl of entity toutpadv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(176): WARNING: Positional port connection in entity/module instantiation <toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(176): WARNING: Positional port connection in entity/module instantiation <toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(176): WARNING: Positional port connection in entity/module instantiation <toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(176): WARNING: Positional port connection in entity/module instantiation <toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity toutpadvv (VHDL-1012)
INFO: analyzing architecture rtl of entity toutpadvv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(199): WARNING: Positional port connection in entity/module instantiation <toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(199): WARNING: Positional port connection in entity/module instantiation <toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(199): WARNING: Positional port connection in entity/module instantiation <toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad.vhd(199): WARNING: Positional port connection in entity/module instantiation <toutpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity toutpad_ds (VHDL-1012)
INFO: analyzing architecture rtl of entity toutpad_ds (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(79): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(79): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(79): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(79): WARNING: Positional port connection in entity/module instantiation <apa3_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(83): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(83): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(83): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(83): WARNING: Positional port connection in entity/module instantiation <apa3e_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(86): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(86): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(86): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(86): WARNING: Positional port connection in entity/module instantiation <igloo2_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(90): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(90): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(90): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(90): WARNING: Positional port connection in entity/module instantiation <apa3l_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(94): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(94): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(94): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(94): WARNING: Positional port connection in entity/module instantiation <fusion_toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity toutpad_dsv (VHDL-1012)
INFO: analyzing architecture rtl of entity toutpad_dsv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(117): WARNING: Positional port connection in entity/module instantiation <toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(117): WARNING: Positional port connection in entity/module instantiation <toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(117): WARNING: Positional port connection in entity/module instantiation <toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(117): WARNING: Positional port connection in entity/module instantiation <toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity toutpad_dsvv (VHDL-1012)
INFO: analyzing architecture rtl of entity toutpad_dsvv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(140): WARNING: Positional port connection in entity/module instantiation <toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(140): WARNING: Positional port connection in entity/module instantiation <toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(140): WARNING: Positional port connection in entity/module instantiation <toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_ds.vhd(140): WARNING: Positional port connection in entity/module instantiation <toutpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_tm.vhd" into library techmap (VHDL-9003)
INFO: analyzing entity toutpad_tm (VHDL-1012)
INFO: analyzing architecture rtl of entity toutpad_tm (VHDL-9006)
INFO: analyzing entity toutpad_tmvv (VHDL-1012)
INFO: analyzing architecture rtl of entity toutpad_tmvv (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_tm.vhd(94): WARNING: Positional port connection in entity/module instantiation <toutpad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_tm.vhd(94): WARNING: Positional port connection in entity/module instantiation <toutpad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_tm.vhd(94): WARNING: Positional port connection in entity/module instantiation <toutpad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_tm.vhd(94): WARNING: Positional port connection in entity/module instantiation <toutpad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_tm.vhd(94): WARNING: Positional port connection in entity/module instantiation <toutpad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_tm.vhd(94): WARNING: Positional port connection in entity/module instantiation <toutpad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/toutpad_tm.vhd(94): WARNING: Positional port connection in entity/module instantiation <toutpad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd" into library grlib (VHDL-9003)
INFO: analyzing entity report_version (VHDL-1012)
INFO: analyzing architecture beh of entity report_version (VHDL-9006)
INFO: analyzing entity report_design (VHDL-1012)
INFO: analyzing architecture beh of entity report_design (VHDL-9006)
-- Analyzing VHDL file "/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/word_aligner.vhd" into library gaisler (VHDL-9003)
INFO: analyzing entity word_aligner (VHDL-1012)
INFO: analyzing architecture word_arch of entity word_aligner (VHDL-9006)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(164): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(165): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(166): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(167): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(168): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(169): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(170): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(171): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(172): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(173): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(174): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(175): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(176): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(177): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(158): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(159): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(160): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(161): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(162): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(163): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(164): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(165): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(166): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(174): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(175): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(176): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(177): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/m25p80.vhd(178): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(173): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(174): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(175): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(176): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(177): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(178): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(179): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(187): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(188): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(189): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(190): ERROR: expected an architecture identifier in index (VHDL-1073)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/flash/s25fl064a.vhd(191): ERROR: expected an architecture identifier in index (VHDL-1073)
Listing tops:
VeriTop library:xil_defaultlib mod:ge_1000baseX_test
VeriTop library:xil_defaultlib mod:i2c_slave_model
VeriTop library:xil_defaultlib mod:mobile_sdr
VHDL top: library:gaisler entity:ahb2avl_async arch:
VHDL top: library:gaisler entity:ahb2avl_async arch:
VHDL top: library:gaisler entity:ahb2avl_async_be arch:
VHDL top: library:gaisler entity:ahb2axi3b arch:
VHDL top: library:gaisler entity:ahb2axi3b arch:
VHDL top: library:gaisler entity:ahb2axi4b arch:
VHDL top: library:gaisler entity:ahb2axi_mig_7series arch:
VHDL top: library:gaisler entity:ahb2axi_mig_7series arch:
VHDL top: library:gaisler entity:ahb2axib arch:
VHDL top: library:gaisler entity:ahb2mig_7series arch:
VHDL top: library:gaisler entity:ahb2mig_7series arch:
VHDL top: library:gaisler entity:ahb2mig_7series_cpci_xc7k arch:
VHDL top: library:gaisler entity:ahb2mig_7series_cpci_xc7k arch:
VHDL top: library:gaisler entity:ahb2mig_7series_ddr2_dq16_ad13_ba3 arch:
VHDL top: library:gaisler entity:ahb2mig_7series_ddr2_dq16_ad13_ba3 arch:
VHDL top: library:gaisler entity:ahb2mig_7series_ddr3_dq16_ad15_ba3 arch:
VHDL top: library:gaisler entity:ahb2mig_7series_ddr3_dq16_ad15_ba3 arch:
VHDL top: library:gaisler entity:ahb_mst_iface arch:
VHDL top: library:gaisler entity:ahb_mst_iface arch:
VHDL top: library:grlib entity:ahbctrl arch:
VHDL top: library:grlib entity:ahbctrl arch:
VHDL top: library:gaisler entity:ahbdpram arch:
VHDL top: library:gaisler entity:ahbdpram arch:
VHDL top: library:gaisler entity:ahbjtag arch:
VHDL top: library:gaisler entity:ahbjtag arch:
VHDL top: library:gaisler entity:ahbjtag_bsd arch:
VHDL top: library:gaisler entity:ahbjtag_bsd arch:
VHDL top: library:gaisler entity:ahbm2axi arch:
VHDL top: library:gaisler entity:ahbm2axi3 arch:
VHDL top: library:gaisler entity:ahbm2axi3 arch:
VHDL top: library:gaisler entity:ahbm2axi4 arch:
VHDL top: library:gaisler entity:ahbm2axi4 arch:
VHDL top: library:gaisler entity:ahbmmux arch:
VHDL top: library:gaisler entity:ahbmmux arch:
VHDL top: library:grlib entity:ahbmst arch:
VHDL top: library:grlib entity:ahbmst arch:
VHDL top: library:gaisler entity:ahbram arch:
VHDL top: library:gaisler entity:ahbram arch:
VHDL top: library:gaisler entity:ahbram_sim arch:
VHDL top: library:gaisler entity:ahbram_sim arch:
VHDL top: library:gaisler entity:ahbrep arch:
VHDL top: library:gaisler entity:ahbrep arch:
VHDL top: library:work entity:ahbrom arch:
VHDL top: library:gaisler entity:ahbsmux arch:
VHDL top: library:gaisler entity:ahbsmux arch:
VHDL top: library:gaisler entity:ahbstat arch:
VHDL top: library:gaisler entity:ahbstat arch:
VHDL top: library:gaisler entity:ahbtrace arch:
VHDL top: library:gaisler entity:ahbtrace arch:
VHDL top: library:gaisler entity:ahbtrace_mb arch:
VHDL top: library:gaisler entity:ahbtrace_mmb arch:
VHDL top: library:gaisler entity:ahbuart arch:
VHDL top: library:gaisler entity:ahbuart arch:
VHDL top: library:gaisler entity:apb3cdc arch:
VHDL top: library:gaisler entity:apb3cdc arch:
VHDL top: library:grlib entity:apbctrl arch:
VHDL top: library:grlib entity:apbctrl arch:
VHDL top: library:grlib entity:apbctrldp arch:
VHDL top: library:grlib entity:apbctrldp arch:
VHDL top: library:grlib entity:apbctrlsp arch:
VHDL top: library:grlib entity:apbctrlsp arch:
VHDL top: library:grlib entity:apbctrlx arch:
VHDL top: library:gaisler entity:apbmem arch:
VHDL top: library:gaisler entity:apbmem arch:
VHDL top: library:gaisler entity:apbps2 arch:
VHDL top: library:gaisler entity:apbps2 arch:
VHDL top: library:gaisler entity:apbuart arch:
VHDL top: library:gaisler entity:apbuart arch:
VHDL top: library:gaisler entity:apbvga arch:
VHDL top: library:gaisler entity:apbvga arch:
VHDL top: library:gaisler entity:aximem arch:
VHDL top: library:gaisler entity:aximem arch:
VHDL top: library:gaisler entity:axinullslv arch:
VHDL top: library:gaisler entity:axinullslv arch:
VHDL top: library:gaisler entity:axirep arch:
VHDL top: library:gaisler entity:axirep arch:
VHDL top: library:gaisler entity:bscanregs arch:
VHDL top: library:gaisler entity:bscanregs arch:
VHDL top: library:gaisler entity:bscanregsbd arch:
VHDL top: library:gaisler entity:bscanregsbd arch:
VHDL top: library:techmap entity:clkbuf_xilinx arch:
VHDL top: library:techmap entity:clkmux_xilinx arch:
VHDL top: library:techmap entity:clkmux_xilinx arch:
VHDL top: library:gaisler entity:cachemem arch:
VHDL top: library:gaisler entity:can_mc arch:
VHDL top: library:gaisler entity:can_mc arch:
VHDL top: library:gaisler entity:can_mod arch:
VHDL top: library:gaisler entity:can_oc arch:
VHDL top: library:gaisler entity:can_oc arch:
VHDL top: library:gaisler entity:can_rd arch:
VHDL top: library:gaisler entity:can_rd arch:
VHDL top: library:opencores entity:can_acf arch:
VHDL top: library:opencores entity:can_btl arch:
VHDL top: library:opencores entity:can_fifo arch:
VHDL top: library:opencores entity:can_crc arch:
VHDL top: library:opencores entity:can_ibo arch:
VHDL top: library:opencores entity:can_bsp arch:
VHDL top: library:opencores entity:can_register arch:
VHDL top: library:opencores entity:can_register_asyn arch:
VHDL top: library:opencores entity:can_register_asyn_syn arch:
VHDL top: library:opencores entity:can_register_syn arch:
VHDL top: library:opencores entity:can_register_syn arch:
VHDL top: library:opencores entity:can_registers arch:
VHDL top: library:opencores entity:can_top arch:
VHDL top: library:opencores entity:can_top arch:
VHDL top: library:gaisler entity:canmux arch:
VHDL top: library:techmap entity:cdcbus arch:
VHDL top: library:techmap entity:cdcbus arch:
VHDL top: library:gaisler entity:charrom arch:
VHDL top: library:techmap entity:clkand arch:
VHDL top: library:techmap entity:clkrand arch:
VHDL top: library:techmap entity:clkrand arch:
VHDL top: library:techmap entity:clkgen arch:
VHDL top: library:techmap entity:clkgen arch:
VHDL top: library:techmap entity:clkgen_virtex5 arch:
VHDL top: library:techmap entity:clkgen_virtex7 arch:
VHDL top: library:techmap entity:clkand_unisim arch:
VHDL top: library:techmap entity:clkmux_unisim arch:
VHDL top: library:techmap entity:clkinv arch:
VHDL top: library:techmap entity:clkinv arch:
VHDL top: library:techmap entity:clkmux arch:
VHDL top: library:techmap entity:clkpad arch:
VHDL top: library:techmap entity:clkpad_ds arch:
VHDL top: library:techmap entity:clkpad_ds arch:
VHDL top: library:gaisler entity:cmvalidbits arch:
VHDL top: library:gaisler entity:comma_detect arch:
VHDL top: library:gaisler entity:comma_detect arch:
VHDL top: library:grlib entity:cpu_disas arch:
VHDL top: library:grlib entity:cpu_disas arch:
VHDL top: library:grlib entity:fpu_disas arch:
VHDL top: library:grlib entity:fpu_disas arch:
VHDL top: library:work entity:cpu_disas arch:
VHDL top: library:work entity:cpu_disas arch:
VHDL top: library:work entity:gaisler_cpu_disas arch:
VHDL top: library:work entity:gaisler_cpu_disas arch:
VHDL top: library:techmap entity:cpu_disas_net arch:
VHDL top: library:techmap entity:cpu_disas_net arch:
VHDL top: library:techmap entity:fpu_disas_net arch:
VHDL top: library:techmap entity:fpu_disas_net arch:
VHDL top: library:gaisler entity:dcom arch:
VHDL top: library:gaisler entity:dcom_uart arch:
VHDL top: library:gaisler entity:ddr1spax arch:
VHDL top: library:gaisler entity:ddr1spax_ddr arch:
VHDL top: library:gaisler entity:ddr2buf arch:
VHDL top: library:gaisler entity:ddr2ram arch:
VHDL top: library:gaisler entity:ddr2ram arch:
VHDL top: library:gaisler entity:ddr2spa arch:
VHDL top: library:gaisler entity:ddr2spa arch:
VHDL top: library:gaisler entity:ddr2spax arch:
VHDL top: library:gaisler entity:ddr2spax_ahb arch:
VHDL top: library:gaisler entity:ddr2spax_ddr arch:
VHDL top: library:gaisler entity:ddr3ram arch:
VHDL top: library:gaisler entity:ddr3ram arch:
VHDL top: library:work entity:ddr_dummy arch:
VHDL top: library:techmap entity:gen_iddr_reg arch:
VHDL top: library:techmap entity:gen_oddr_reg arch:
VHDL top: library:techmap entity:ddr_ireg arch:
VHDL top: library:techmap entity:ddr_oreg arch:
VHDL top: library:techmap entity:generic_ddr_phy_wo_pads arch:
VHDL top: library:techmap entity:generic_ddr2_phy_wo_pads arch:
VHDL top: library:techmap entity:virtex4_ddr_phy arch:
VHDL top: library:techmap entity:virtex2_ddr_phy arch:
VHDL top: library:techmap entity:spartan3e_ddr_phy arch:
VHDL top: library:techmap entity:virtex5_ddr2_phy_wo_pads arch:
VHDL top: library:techmap entity:spartan3a_ddr2_phy arch:
VHDL top: library:techmap entity:spartan6_ddr2_phy_wo_pads arch:
VHDL top: library:techmap entity:unisim_iddr_reg arch:
VHDL top: library:techmap entity:unisim_oddr_reg arch:
VHDL top: library:techmap entity:oddrv2 arch:
VHDL top: library:techmap entity:oddrc3e arch:
VHDL top: library:techmap entity:ddrphy arch:
VHDL top: library:techmap entity:ddrphy arch:
VHDL top: library:techmap entity:ddrphy_wo_pads arch:
VHDL top: library:techmap entity:ddrpads arch:
VHDL top: library:techmap entity:ddr2pads arch:
VHDL top: library:techmap entity:ddr2phy arch:
VHDL top: library:techmap entity:ddr2phy arch:
VHDL top: library:techmap entity:ddr2phy_wo_pads arch:
VHDL top: library:techmap entity:lpddr2phy_wo_pads arch:
VHDL top: library:techmap entity:lpddr2phy_wo_pads arch:
VHDL top: library:techmap entity:ddrphy_datapath arch:
VHDL top: library:gaisler entity:ddrphy_wrap arch:
VHDL top: library:gaisler entity:ddrphy_wrap arch:
VHDL top: library:gaisler entity:ddrphy_wrap_cbd arch:
VHDL top: library:gaisler entity:ddrphy_wrap_cbd_wo_pads arch:
VHDL top: library:gaisler entity:ddrphy_wrap_cbd_wo_pads arch:
VHDL top: library:gaisler entity:ddr2phy_wrap arch:
VHDL top: library:gaisler entity:ddr2phy_wrap arch:
VHDL top: library:gaisler entity:ddr2phy_wrap_cbd arch:
VHDL top: library:gaisler entity:ddr2phy_wrap_cbd_wo_pads arch:
VHDL top: library:gaisler entity:lpddr2phy_wrap_cbd_wo_pads arch:
VHDL top: library:gaisler entity:lpddr2phy_wrap_cbd_wo_pads arch:
VHDL top: library:gaisler entity:ddrram arch:
VHDL top: library:gaisler entity:ddrram arch:
VHDL top: library:gaisler entity:ddrspa arch:
VHDL top: library:gaisler entity:ddrspa arch:
VHDL top: library:grlib entity:ahbdefmst arch:
VHDL top: library:grlib entity:ahbdefmst arch:
VHDL top: library:gaisler entity:delay_wire arch:
VHDL top: library:gaisler entity:delay_wire arch:
VHDL top: library:gaisler entity:div32 arch:
VHDL top: library:grlib entity:dma2ahb arch:
VHDL top: library:grlib entity:dma2ahb arch:
VHDL top: library:gaisler entity:dsu3 arch:
VHDL top: library:gaisler entity:dsu3 arch:
VHDL top: library:gaisler entity:dsu3_mb arch:
VHDL top: library:gaisler entity:dsu3_mb arch:
VHDL top: library:gaisler entity:dsu3x arch:
VHDL top: library:gaisler entity:elastic_buffer arch:
VHDL top: library:gaisler entity:elastic_buffer arch:
VHDL top: library:eth entity:eth_ahb_mst arch:
VHDL top: library:eth entity:eth_edcl_ahb_mst arch:
VHDL top: library:eth entity:eth_rstgen arch:
VHDL top: library:techmap entity:generic_fifo arch:
VHDL top: library:gaisler entity:gmii_to_mii arch:
VHDL top: library:gaisler entity:gptimer arch:
VHDL top: library:gaisler entity:gptimer arch:
VHDL top: library:gaisler entity:gracectrl arch:
VHDL top: library:gaisler entity:gracectrl arch:
VHDL top: library:gaisler entity:grdmac arch:
VHDL top: library:gaisler entity:grdmac_1p arch:
VHDL top: library:gaisler entity:grdmac_1p arch:
VHDL top: library:gaisler entity:grdmac_ahbmst arch:
VHDL top: library:gaisler entity:grdmac_alignram arch:
VHDL top: library:gaisler entity:greth arch:
VHDL top: library:gaisler entity:greth_gbit arch:
VHDL top: library:eth entity:greth_gbit_gen arch:
VHDL top: library:eth entity:greth_gbit_gen arch:
VHDL top: library:gaisler entity:greth_gbit_mb arch:
VHDL top: library:eth entity:greth_gen arch:
VHDL top: library:eth entity:greth_gen arch:
VHDL top: library:gaisler entity:greth_mb arch:
VHDL top: library:eth entity:greth_rx arch:
VHDL top: library:eth entity:greth_tx arch:
VHDL top: library:eth entity:grethc arch:
VHDL top: library:gaisler entity:grethm arch:
VHDL top: library:gaisler entity:grethm_mb arch:
VHDL top: library:gaisler entity:greths arch:
VHDL top: library:gaisler entity:greths arch:
VHDL top: library:gaisler entity:greths_mb arch:
VHDL top: library:gaisler entity:greths_mb arch:
VHDL top: library:gaisler entity:grfpushwx arch:
VHDL top: library:techmap entity:grfpw_net arch:
VHDL top: library:techmap entity:grfpw_net arch:
VHDL top: library:gaisler entity:grfpwx arch:
VHDL top: library:gaisler entity:grfpwxsh arch:
VHDL top: library:techmap entity:grmux2 arch:
VHDL top: library:techmap entity:grmux2v arch:
VHDL top: library:techmap entity:grmux2v arch:
VHDL top: library:techmap entity:grdff arch:
VHDL top: library:techmap entity:gror2 arch:
VHDL top: library:techmap entity:grand12 arch:
VHDL top: library:techmap entity:grnand2 arch:
VHDL top: library:gaisler entity:grgpio arch:
VHDL top: library:gaisler entity:grgpio arch:
VHDL top: library:gaisler entity:grgprbank arch:
VHDL top: library:gaisler entity:grgprbank arch:
VHDL top: library:gaisler entity:grgpreg arch:
VHDL top: library:gaisler entity:grgpreg arch:
VHDL top: library:techmap entity:grlfpw_net arch:
VHDL top: library:techmap entity:grlfpw_net arch:
VHDL top: library:gaisler entity:grlfpwx arch:
VHDL top: library:techmap entity:grpci2_phy_net arch:
VHDL top: library:techmap entity:grpci2_phy_net arch:
VHDL top: library:gaisler entity:grsysmon arch:
VHDL top: library:gaisler entity:grsysmon arch:
VHDL top: library:work entity:grtestmod arch:
VHDL top: library:work entity:grtestmod arch:
VHDL top: library:gaisler entity:i2c2ahb arch:
VHDL top: library:gaisler entity:i2c2ahb_apb arch:
VHDL top: library:gaisler entity:i2c2ahb_apb_gen arch:
VHDL top: library:gaisler entity:i2c2ahb_apb_gen arch:
VHDL top: library:gaisler entity:i2c2ahb_gen arch:
VHDL top: library:gaisler entity:i2c2ahb_gen arch:
VHDL top: library:gaisler entity:i2c2ahbx arch:
VHDL top: library:opencores entity:i2c_master_bit_ctrl arch:
VHDL top: library:opencores entity:i2c_master_byte_ctrl arch:
VHDL top: library:opencores entity:i2c_master_byte_ctrl arch:
VHDL top: library:gaisler entity:i2cmst arch:
VHDL top: library:gaisler entity:i2cmst_gen arch:
VHDL top: library:gaisler entity:i2cmst_gen arch:
VHDL top: library:gaisler entity:i2cslv arch:
VHDL top: library:gaisler entity:i2cslv arch:
VHDL top: library:fmf entity:idt7202 arch:
VHDL top: library:fmf entity:idt7202 arch:
VHDL top: library:techmap entity:inpad arch:
VHDL top: library:techmap entity:inpadv arch:
VHDL top: library:techmap entity:inpadv arch:
VHDL top: library:techmap entity:inpad_ddr arch:
VHDL top: library:techmap entity:inpad_ddrv arch:
VHDL top: library:techmap entity:inpad_ddrv arch:
VHDL top: library:techmap entity:inpad_ds arch:
VHDL top: library:techmap entity:inpad_dsv arch:
VHDL top: library:techmap entity:inpad_dsv arch:
VHDL top: library:techmap entity:iodpad arch:
VHDL top: library:techmap entity:iodpadv arch:
VHDL top: library:techmap entity:iodpadv arch:
VHDL top: library:techmap entity:iopad arch:
VHDL top: library:techmap entity:iopadv arch:
VHDL top: library:techmap entity:iopadv arch:
VHDL top: library:techmap entity:iopadvv arch:
VHDL top: library:techmap entity:iopad_ddr arch:
VHDL top: library:techmap entity:iopad_ddrv arch:
VHDL top: library:techmap entity:iopad_ddrv arch:
VHDL top: library:techmap entity:iopad_ddrvv arch:
VHDL top: library:techmap entity:iopad_ddrvv arch:
VHDL top: library:techmap entity:iopad_ds arch:
VHDL top: library:techmap entity:iopad_dsv arch:
VHDL top: library:techmap entity:iopad_dsv arch:
VHDL top: library:techmap entity:iopad_dsvv arch:
VHDL top: library:techmap entity:iopad_dsvv arch:
VHDL top: library:techmap entity:iopad_tm arch:
VHDL top: library:techmap entity:iopad_tmvv arch:
VHDL top: library:techmap entity:iopad_tmvv arch:
VHDL top: library:gaisler entity:irqmp arch:
VHDL top: library:gaisler entity:irqmp arch:
VHDL top: library:gaisler entity:iu3 arch:
VHDL top: library:gaisler entity:jtagcom arch:
VHDL top: library:gaisler entity:jtagcom2 arch:
VHDL top: library:gaisler entity:l3stat arch:
VHDL top: library:grlib entity:flipflop arch:
VHDL top: library:grlib entity:flipflop arch:
VHDL top: library:grlib entity:pp_low arch:
VHDL top: library:grlib entity:pp_middle arch:
VHDL top: library:grlib entity:pp_high arch:
VHDL top: library:grlib entity:r_gate arch:
VHDL top: library:grlib entity:decoder arch:
VHDL top: library:grlib entity:full_adder arch:
VHDL top: library:grlib entity:half_adder arch:
VHDL top: library:grlib entity:invblock arch:
VHDL top: library:grlib entity:xxor1 arch:
VHDL top: library:grlib entity:block0 arch:
VHDL top: library:grlib entity:block1 arch:
VHDL top: library:grlib entity:block2 arch:
VHDL top: library:grlib entity:block1a arch:
VHDL top: library:grlib entity:block2a arch:
VHDL top: library:grlib entity:prestage_64 arch:
VHDL top: library:grlib entity:dblc_0_64 arch:
VHDL top: library:grlib entity:dblc_1_64 arch:
VHDL top: library:grlib entity:dblc_2_64 arch:
VHDL top: library:grlib entity:dblc_3_64 arch:
VHDL top: library:grlib entity:dblc_4_64 arch:
VHDL top: library:grlib entity:dblc_5_64 arch:
VHDL top: library:grlib entity:xorstage_64 arch:
VHDL top: library:grlib entity:dblctree_64 arch:
VHDL top: library:grlib entity:dblcadder_64_64 arch:
VHDL top: library:grlib entity:xxor2 arch:
VHDL top: library:grlib entity:dblc_0_32 arch:
VHDL top: library:grlib entity:dblc_1_32 arch:
VHDL top: library:grlib entity:dblc_2_32 arch:
VHDL top: library:grlib entity:dblc_3_32 arch:
VHDL top: library:grlib entity:dblc_4_32 arch:
VHDL top: library:grlib entity:xorstage_32 arch:
VHDL top: library:grlib entity:prestage_32 arch:
VHDL top: library:grlib entity:dblctree_32 arch:
VHDL top: library:grlib entity:dblcadder_32_32 arch:
VHDL top: library:grlib entity:prestage_128 arch:
VHDL top: library:grlib entity:dblc_0_128 arch:
VHDL top: library:grlib entity:dblc_1_128 arch:
VHDL top: library:grlib entity:dblc_2_128 arch:
VHDL top: library:grlib entity:dblc_3_128 arch:
VHDL top: library:grlib entity:dblc_4_128 arch:
VHDL top: library:grlib entity:dblc_5_128 arch:
VHDL top: library:grlib entity:dblc_6_128 arch:
VHDL top: library:grlib entity:xorstage_128 arch:
VHDL top: library:grlib entity:dblctree_128 arch:
VHDL top: library:grlib entity:dblcadder_128_128 arch:
VHDL top: library:grlib entity:boothcoder_18_18 arch:
VHDL top: library:grlib entity:wallace_18_18 arch:
VHDL top: library:grlib entity:multiplier_18_18 arch:
VHDL top: library:grlib entity:boothcoder_34_10 arch:
VHDL top: library:grlib entity:wallace_34_10 arch:
VHDL top: library:grlib entity:multiplier_34_10 arch:
VHDL top: library:grlib entity:mul_33_9 arch:
VHDL top: library:grlib entity:mul_33_9 arch:
VHDL top: library:grlib entity:boothcoder_34_18 arch:
VHDL top: library:grlib entity:wallace_34_18 arch:
VHDL top: library:grlib entity:multiplier_34_18 arch:
VHDL top: library:grlib entity:mul_33_17 arch:
VHDL top: library:grlib entity:mul_33_17 arch:
VHDL top: library:grlib entity:boothcoder_34_34 arch:
VHDL top: library:grlib entity:wallace_34_34 arch:
VHDL top: library:grlib entity:multiplier_34_34 arch:
VHDL top: library:grlib entity:mul_33_33 arch:
VHDL top: library:grlib entity:mul_33_33 arch:
VHDL top: library:grlib entity:add32 arch:
VHDL top: library:grlib entity:add32 arch:
VHDL top: library:grlib entity:mul_17_17 arch:
VHDL top: library:grlib entity:mul_17_17 arch:
VHDL top: library:techmap entity:leon3_net arch:
VHDL top: library:techmap entity:leon3_net arch:
VHDL top: library:gaisler entity:leon3cg arch:
VHDL top: library:gaisler entity:leon3cg arch:
VHDL top: library:work entity:leon3mp arch:
VHDL top: library:gaisler entity:leon3s arch:
VHDL top: library:gaisler entity:leon3s arch:
VHDL top: library:gaisler entity:leon3sh arch:
VHDL top: library:gaisler entity:leon3sh arch:
VHDL top: library:gaisler entity:leon3x arch:
VHDL top: library:techmap entity:leon4_net arch:
VHDL top: library:techmap entity:leon4_net arch:
VHDL top: library:gaisler entity:leon_dsu_stat_base arch:
VHDL top: library:gaisler entity:leon_dsu_stat_base arch:
VHDL top: library:gaisler entity:logan arch:
VHDL top: library:gaisler entity:logan arch:
VHDL top: library:techmap entity:clkswitch arch:
VHDL top: library:techmap entity:generic_lpddr2phy_wo_pads arch:
VHDL top: library:techmap entity:lvds_combo arch:
VHDL top: library:techmap entity:lvds_combo arch:
VHDL top: library:fmf entity:m25p80 arch:
VHDL top: library:fmf entity:m25p80 arch:
VHDL top: library:esa entity:mctrl arch:
VHDL top: library:esa entity:mctrl arch:
VHDL top: library:techmap entity:generic_syncram arch:
VHDL top: library:techmap entity:generic_syncram_reg arch:
VHDL top: library:techmap entity:generic_syncram_reg arch:
VHDL top: library:techmap entity:generic_syncram_2p arch:
VHDL top: library:techmap entity:generic_syncram_2p_reg arch:
VHDL top: library:techmap entity:generic_syncram_2p_reg arch:
VHDL top: library:techmap entity:generic_regfile_3p arch:
VHDL top: library:techmap entity:generic_regfile_4p arch:
VHDL top: library:techmap entity:generic_regfile_4p arch:
VHDL top: library:techmap entity:unisim_syncram arch:
VHDL top: library:techmap entity:unisim_syncram_dp arch:
VHDL top: library:techmap entity:unisim_syncram_2p arch:
VHDL top: library:techmap entity:unisim_syncram64 arch:
VHDL top: library:techmap entity:unisim_syncram128 arch:
VHDL top: library:techmap entity:unisim_syncram128bw arch:
VHDL top: library:techmap entity:unisim_syncram_be arch:
VHDL top: library:techmap entity:memrwcol arch:
VHDL top: library:gaisler entity:mmu arch:
VHDL top: library:gaisler entity:mmu_acache arch:
VHDL top: library:gaisler entity:mmu_cache arch:
VHDL top: library:gaisler entity:mmu_dcache arch:
VHDL top: library:gaisler entity:mmu_icache arch:
VHDL top: library:gaisler entity:mmulru arch:
VHDL top: library:gaisler entity:mmulrue arch:
VHDL top: library:gaisler entity:mmutlb arch:
VHDL top: library:gaisler entity:mmutlbcam arch:
VHDL top: library:gaisler entity:mmutw arch:
VHDL top: library:gaisler entity:mul32 arch:
VHDL top: library:techmap entity:mul_61x61 arch:
VHDL top: library:techmap entity:mul_61x61 arch:
VHDL top: library:techmap entity:gen_mul_61x61 arch:
VHDL top: library:techmap entity:gen_mult_pipe arch:
VHDL top: library:techmap entity:virtex4_mul_61x61 arch:
VHDL top: library:techmap entity:virtex6_mul_61x61 arch:
VHDL top: library:techmap entity:nandtree arch:
VHDL top: library:techmap entity:nandtree arch:
VHDL top: library:techmap entity:odpad arch:
VHDL top: library:techmap entity:odpadv arch:
VHDL top: library:techmap entity:odpadv arch:
VHDL top: library:techmap entity:outpad arch:
VHDL top: library:techmap entity:outpadv arch:
VHDL top: library:techmap entity:outpad_ddr arch:
VHDL top: library:techmap entity:outpad_ddrv arch:
VHDL top: library:techmap entity:outpad_ddrv arch:
VHDL top: library:techmap entity:outpad_ds arch:
VHDL top: library:techmap entity:outpad_dsv arch:
VHDL top: library:techmap entity:outpad_dsv arch:
VHDL top: library:techmap entity:unisim_inpad arch:
VHDL top: library:techmap entity:unisim_iopad arch:
VHDL top: library:techmap entity:unisim_outpad arch:
VHDL top: library:techmap entity:unisim_toutpad arch:
VHDL top: library:techmap entity:unisim_skew_outpad arch:
VHDL top: library:techmap entity:unisim_clkpad arch:
VHDL top: library:techmap entity:unisim_inpad_ds arch:
VHDL top: library:techmap entity:unisim_clkpad_ds arch:
VHDL top: library:techmap entity:virtex4_inpad_ds arch:
VHDL top: library:techmap entity:virtex4_clkpad_ds arch:
VHDL top: library:techmap entity:unisim_iopad_ds arch:
VHDL top: library:techmap entity:unisim_outpad_ds arch:
VHDL top: library:gaisler entity:phy arch:
VHDL top: library:gaisler entity:proc3 arch:
VHDL top: library:gaisler entity:pwm_check arch:
VHDL top: library:gaisler entity:pwm_check arch:
VHDL top: library:techmap entity:regfile_3p arch:
VHDL top: library:techmap entity:regfile_3p arch:
VHDL top: library:gaisler entity:regfile_3p_l3 arch:
VHDL top: library:gaisler entity:rgmii arch:
VHDL top: library:gaisler entity:rgmii arch:
VHDL top: library:techmap entity:ringosc arch:
VHDL top: library:techmap entity:ringosc arch:
VHDL top: library:gaisler entity:rstgen arch:
VHDL top: library:fmf entity:s25fl064a arch:
VHDL top: library:fmf entity:s25fl064a arch:
VHDL top: library:techmap entity:scanregi arch:
VHDL top: library:techmap entity:scanrego arch:
VHDL top: library:techmap entity:scanregto arch:
VHDL top: library:techmap entity:scanregio arch:
VHDL top: library:techmap entity:scanregio arch:
VHDL top: library:gaisler entity:sdctrl arch:
VHDL top: library:gaisler entity:sdctrl arch:
VHDL top: library:gaisler entity:sdctrl64 arch:
VHDL top: library:gaisler entity:sdctrl64 arch:
VHDL top: library:gaisler entity:sdmctrl arch:
VHDL top: library:gaisler entity:sdmctrl arch:
VHDL top: library:techmap entity:sdram_phy arch:
VHDL top: library:techmap entity:sdram_phy arch:
VHDL top: library:gaisler entity:sdrtestmod arch:
VHDL top: library:gaisler entity:sdrtestmod arch:
VHDL top: library:gaisler entity:ser_phy arch:
VHDL top: library:gaisler entity:ser_phy arch:
VHDL top: library:techmap entity:serdes arch:
VHDL top: library:techmap entity:serdes arch:
VHDL top: library:techmap entity:sim_pll arch:
VHDL top: library:techmap entity:skew_outpad arch:
VHDL top: library:techmap entity:skew_outpad arch:
VHDL top: library:gaisler entity:spi2ahb arch:
VHDL top: library:gaisler entity:spi2ahb arch:
VHDL top: library:gaisler entity:spi2ahb_apb arch:
VHDL top: library:gaisler entity:spi2ahb_apb arch:
VHDL top: library:gaisler entity:spi2ahbx arch:
VHDL top: library:gaisler entity:spi_flash arch:
VHDL top: library:gaisler entity:spi_flash arch:
VHDL top: library:gaisler entity:spictrl arch:
VHDL top: library:gaisler entity:spictrl arch:
VHDL top: library:techmap entity:spictrl_net arch:
VHDL top: library:techmap entity:spictrl_net arch:
VHDL top: library:techmap entity:spictrl_unisim arch:
VHDL top: library:gaisler entity:spictrlx arch:
VHDL top: library:gaisler entity:spimctrl arch:
VHDL top: library:gaisler entity:spimctrl arch:
VHDL top: library:gaisler entity:sram arch:
VHDL top: library:gaisler entity:sram16 arch:
VHDL top: library:gaisler entity:sram16 arch:
VHDL top: library:gaisler entity:srctrl arch:
VHDL top: library:gaisler entity:srctrl arch:
VHDL top: library:gaisler entity:svgactrl arch:
VHDL top: library:gaisler entity:svgactrl arch:
VHDL top: library:techmap entity:syncfifo_2p arch:
VHDL top: library:techmap entity:syncfifo_2p arch:
VHDL top: library:grlib entity:synciotest arch:
VHDL top: library:grlib entity:synciotest arch:
VHDL top: library:techmap entity:syncram arch:
VHDL top: library:techmap entity:syncram128 arch:
VHDL top: library:techmap entity:syncram128 arch:
VHDL top: library:techmap entity:syncram128bw arch:
VHDL top: library:techmap entity:syncram128bw arch:
VHDL top: library:techmap entity:syncram156bw arch:
VHDL top: library:techmap entity:syncram156bw arch:
VHDL top: library:techmap entity:syncram256bw arch:
VHDL top: library:techmap entity:syncram256bw arch:
VHDL top: library:techmap entity:syncram64 arch:
VHDL top: library:techmap entity:syncram_2p arch:
VHDL top: library:techmap entity:syncram_2pbw arch:
VHDL top: library:techmap entity:syncram_2pbw arch:
VHDL top: library:techmap entity:syncram_dp arch:
VHDL top: library:techmap entity:syncram_dp arch:
VHDL top: library:techmap entity:syncrambw arch:
VHDL top: library:techmap entity:syncrambw arch:
VHDL top: library:techmap entity:syncreg arch:
VHDL top: library:techmap entity:sysmon_virtex5 arch:
VHDL top: library:techmap entity:system_monitor arch:
VHDL top: library:techmap entity:system_monitor arch:
VHDL top: library:techmap entity:tap arch:
VHDL top: library:techmap entity:tap arch:
VHDL top: library:techmap entity:virtex_tap arch:
VHDL top: library:techmap entity:virtex2_tap arch:
VHDL top: library:techmap entity:spartan3_tap arch:
VHDL top: library:techmap entity:virtex4_tap arch:
VHDL top: library:techmap entity:virtex5_tap arch:
VHDL top: library:techmap entity:virtex6_tap arch:
VHDL top: library:techmap entity:spartan6_tap arch:
VHDL top: library:techmap entity:virtex7_tap arch:
VHDL top: library:techmap entity:kintex7_tap arch:
VHDL top: library:techmap entity:artix7_tap arch:
VHDL top: library:gaisler entity:tbufmem arch:
VHDL top: library:gaisler entity:tbufmem_2p arch:
VHDL top: library:techmap entity:techbuf arch:
VHDL top: library:techmap entity:techmult arch:
VHDL top: library:techmap entity:techmult arch:
VHDL top: library:work entity:testbench arch:
VHDL top: library:work entity:testbench arch:
VHDL top: library:techmap entity:toutpad arch:
VHDL top: library:techmap entity:toutpadv arch:
VHDL top: library:techmap entity:toutpadv arch:
VHDL top: library:techmap entity:toutpadvv arch:
VHDL top: library:techmap entity:toutpadvv arch:
VHDL top: library:techmap entity:toutpad_ds arch:
VHDL top: library:techmap entity:toutpad_dsv arch:
VHDL top: library:techmap entity:toutpad_dsv arch:
VHDL top: library:techmap entity:toutpad_dsvv arch:
VHDL top: library:techmap entity:toutpad_dsvv arch:
VHDL top: library:techmap entity:toutpad_tm arch:
VHDL top: library:techmap entity:toutpad_tmvv arch:
VHDL top: library:techmap entity:toutpad_tmvv arch:
VHDL top: library:grlib entity:report_version arch:
VHDL top: library:grlib entity:report_design arch:
VHDL top: library:grlib entity:report_design arch:
VHDL top: library:gaisler entity:word_aligner arch:
VHDL top: library:gaisler entity:word_aligner arch:
END of tops
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(56): INFO: compiling module ge_1000baseX_test (VERI-1018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(240): ERROR: cannot find port mdio on this module (VERI-1010)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(60): INFO: ge_1000baseX is declared here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX_test.v(216): ERROR: cannot find port signal_detect on this module (VERI-1010)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/ge_1000baseX/ge_1000baseX.v(60): INFO: ge_1000baseX is declared here
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c_slave_model.v(76): INFO: compiling module i2c_slave_model (VERI-1018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/micron/sdram/mobile_sdr.v(70): INFO: compiling module mobile_sdr (VERI-1018)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/devices.vhd(1012): ERROR: array size is larger than 2**23 (VHDL-1525)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/devices.vhd(989): ERROR: expression has 253 elements ; expected 256 (VHDL-1077)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/devices.vhd(1041): ERROR: array size is larger than 2**23 (VHDL-1525)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/devices.vhd(1016): ERROR: expression has 42760 elements ; expected 65536 (VHDL-1077)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2avl_async.vhd(37): INFO: executing ahb2avl_async(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ahb.vhd(39): INFO: executing \ddr2spax_ahb(iomask=0,ahbbits=32,devid=150,ddrbits=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2avl_async_be.vhd(37): INFO: executing \ahb2avl_async_be(ahbbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2buf.vhd(42): INFO: executing \ddr2buf(wabits=4,wdbits=32,rabits=4,rdbits=32,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=4,dbits=32,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=4,dbits=32,sepclk=1,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=4,sepclk=1)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2buf.vhd(42): INFO: executing \ddr2buf(wabits=3,wdbits=32,rabits=3,rdbits=32,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=3,dbits=32,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=3,dbits=32,sepclk=1,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=3,sepclk=1)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2avl_async_be.vhd(37): INFO: executing ahb2avl_async_be(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axi3b.vhd(42): INFO: executing ahb2axi3b(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axib.vhd(41): INFO: executing \ahb2axib(vendor=1,device=159)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=3,dbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=3,dbits=32,sepclk=0,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=3)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axi4b.vhd(42): INFO: executing ahb2axi4b(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axib.vhd(41): INFO: executing \ahb2axib(axi4=1,vendor=1,device=159)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2axi_mig_7series.vhd(43): INFO: executing ahb2axi_mig_7series(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axi4b.vhd(42): INFO: executing \ahb2axi4b(vendor=1,device=144,bar0=258050)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axib.vhd(41): INFO: executing \ahb2axib(axi4=1,vendor=1,device=159)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=3,dbits=32)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=3,dbits=32,sepclk=0,wrfst=0)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=3)_default\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2axi_mig_7series.vhd(234): WARNING: mig remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahb2axib.vhd(41): INFO: executing ahb2axib(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series.vhd(43): INFO: executing ahb2mig_7series(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series.vhd(670): WARNING: mig remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd(45): INFO: executing ahb2mig_7series_cpci_xc7k(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd(643): WARNING: mig remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd(47): INFO: executing ahb2mig_7series_ddr2_dq16_ad13_ba3(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd(644): WARNING: mig remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd(47): INFO: executing ahb2mig_7series_ddr3_dq16_ad15_ba3(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd(643): WARNING: mig remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(40): ERROR: formal hindex has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(41): ERROR: formal vendor has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(42): ERROR: formal device has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(43): ERROR: formal revision has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(38): INFO: executing ahb_mst_iface(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(40): ERROR: formal hindex has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(41): ERROR: formal vendor has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(42): ERROR: formal device has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahb_mst_iface.vhd(43): ERROR: formal revision has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbctrl.vhd(40): INFO: executing ahbctrl(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbdpram.vhd(36): INFO: executing ahbdpram(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_dp.vhd(37): INFO: executing \syncram_dp(tech=2,abits=8,dbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=8,dbits=32,sepclk=1,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd(282): INFO: executing \unisim_syncram_dp(abits=8)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ahbdpram0:_AHB_DP_SRAM_Module,_1_kbytes")(1,39,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd(39): INFO: executing ahbjtag(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd(36): INFO: executing \ahbmst(venid=1,devid=28,version=2)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(36): INFO: executing \tap(irlen=6)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd(251): WARNING: tap_gen remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/techbuf.vhd(32): INFO: executing \techbuf(buftype=2,tech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd(41): INFO: executing jtagcom2_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(244): INFO: executing grnand2_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ahbjtag_AHB_Debug_JTAG_rev_2")(1,28,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag_bsd.vhd(39): INFO: executing ahbjtag_bsd(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd(36): INFO: executing \ahbmst(venid=1,devid=28,version=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom.vhd(41): INFO: executing \jtagcom(isel=1,nsync=1,reread=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ahbjtag_AHB_Debug_JTAG_rev_1")(1,28,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahbm2axi.vhd(41): INFO: executing ahbm2axi(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahbm2axi3.vhd(42): INFO: executing ahbm2axi3(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahbm2axi.vhd(41): INFO: executing ahbm2axi_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahbm2axi4.vhd(42): INFO: executing ahbm2axi4(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/ahbm2axi.vhd(41): INFO: executing \ahbm2axi(axi4=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbmmux.vhd(39): INFO: executing ahbmmux(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd(36): INFO: executing ahbmst(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd(39): INFO: executing ahbram(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(38): INFO: executing \syncrambw(abits=8,dbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(36): INFO: executing \syncram(abits=8)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(32): INFO: executing \generic_syncram(abits=8)\(behavioral) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ahbram0:_AHB_SRAM_Module_rev_1,_1_kbytes")(1,40,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ahbram_sim.vhd(47): INFO: executing ahbram_sim(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ahbrep.vhd(45): INFO: executing ahbrep(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="testmod0:_Test_report_module")(1,28,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/ahbrom.vhd(18): INFO: executing ahbrom(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ahbrom0:_32-bit_AHB_ROM_Module,__140_words,_8_address_bits")(1,58,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbsmux.vhd(38): INFO: executing ahbsmux(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbstat.vhd(38): INFO: executing ahbstat(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ahbstat0:_AHB_status_unit_rev_0,_irq_0")(1,38,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace.vhd(38): INFO: executing ahbtrace(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mb.vhd(39): INFO: executing \ahbtrace_mb(tech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(38): INFO: executing \ahbtrace_mmb(tech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd(38): INFO: executing \syncram64(custombits=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(36): INFO: executing \syncram(dbits=32,custombits=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(32): INFO: executing \generic_syncram(abits=6,dbits=32)\(behavioral) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ahbtrace0:_AHB_Trace_Buffer,_1_kbytes")(1,37,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mb.vhd(39): INFO: executing ahbtrace_mb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbtrace_mmb.vhd(38): INFO: executing ahbtrace_mmb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd(38): INFO: executing ahbuart(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd(36): INFO: executing \ahbmst(venid=1,devid=7)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom_uart.vhd(42): INFO: executing dcom_uart_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom.vhd(38): INFO: executing dcom_default(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ahbuart0:_AHB_Debug_UART_rev_0")(1,30,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/apb3cdc.vhd(36): ERROR: formal tech has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/apb3cdc.vhd(34): INFO: executing apb3cdc(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncreg.vhd(32): INFO: executing syncreg_default(tmap) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(114): INFO: executing \grdff(tech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/cdcbus.vhd(46): INFO: executing \cdcbus(width=65)\(a) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/cdcbus.vhd(46): INFO: executing \cdcbus(width=33)\(a) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/apb3cdc.vhd(36): ERROR: formal tech has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrl.vhd(35): INFO: executing apbctrl(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd(39): INFO: executing \apbctrlx(hmask1=0,nslaves=16,nports=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrldp.vhd(35): INFO: executing apbctrldp(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd(39): INFO: executing \apbctrlx(nslaves=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlsp.vhd(35): INFO: executing apbctrlsp(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd(39): INFO: executing apbctrlx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/apbmem.vhd(39): INFO: executing apbmem(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="apbmem0:_APB_memory_size_1024Bytes")(1,34,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/apbps2.vhd(38): INFO: executing apbps2(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="apbps2_0:_APB_PS2_interface_rev_2,_irq_0")(1,40,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/apbuart.vhd(43): INFO: executing apbuart(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="apbuart0:_Generic_UART_rev_1,_fifo_1,_irq_0,_scaler_bits_12")(1,59,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/apbvga.vhd(39): INFO: executing apbvga(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/charrom.vhd(31): INFO: executing charrom_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=12,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=12,dbits=8,sepclk=1,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=12,dbits=8,sepclk=1)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="apbvga0:_APB_VGA_module_rev_0")(1,29,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/aximem.vhd(40): ERROR: formal fname has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/aximem.vhd(42): ERROR: formal rstmode has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/aximem.vhd(38): INFO: executing aximem(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/aximem.vhd(97): WARNING: ramback remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/aximem.vhd(40): ERROR: formal fname has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/aximem.vhd(42): ERROR: formal rstmode has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/axi/axinullslv.vhd(33): INFO: executing axinullslv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/axirep.vhd(39): INFO: executing axirep(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregs.vhd(32): INFO: executing bscanregs(hier) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(33): INFO: executing scanregi_default(tmap) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(58): WARNING: scanregi_inf remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/bscanregsbd.vhd(32): INFO: executing bscanregsbd(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(200): INFO: executing scanregio_default(tmap) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/scanreg.vhd(237): WARNING: scanregio_inf remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/buffer_unisim.vhd(34): INFO: executing clkbuf_xilinx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/buffer_unisim.vhd(71): INFO: executing clkmux_xilinx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(38): INFO: executing cachemem(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(511): WARNING: range is empty (null range) (VHDL-1200)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd(550): WARNING: range is empty (null range) (VHDL-1200)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mc.vhd(38): INFO: executing can_mc(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mod.vhd(36): INFO: executing \can_mod(memtech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(6441): INFO: executing can_top_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4951): INFO: executing can_registers_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4577): INFO: executing \can_register_asyn_syn(width=1,reset_value=1)\(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4440): INFO: executing \can_register_asyn(width=4)\(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4440): INFO: executing \can_register_asyn(width=3)\(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4577): INFO: executing \can_register_asyn_syn(width=1)\(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4577): INFO: executing \can_register_asyn_syn(width=2)\(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4307): INFO: executing can_register_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4440): INFO: executing \can_register_asyn(reset_value=96)\(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4440): INFO: executing \can_register_asyn(width=1)\(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(458): INFO: executing can_btl_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(1821): INFO: executing can_bsp_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(1414): INFO: executing can_crc_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(115): INFO: executing can_acf_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(964): INFO: executing can_fifo_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(1541): INFO: executing can_ibo_default(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing syncram_2p_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=6,dbits=8,sepclk=0,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=6,dbits=8)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(dbits=5)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=6,dbits=5,sepclk=0,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=6,dbits=5)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="can_oc0:_SJA1000_Compatible_CAN_MAC,_#cores_1,_irq_0")(1,52,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_mod.vhd(36): INFO: executing can_mod(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_oc.vhd(38): INFO: executing can_oc(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="can_oc0:_SJA1000_Compatible_CAN_MAC,_revision_0,_irq_0")(1,54,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/can_rd.vhd(38): INFO: executing can_rd(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/canmux.vhd(10): INFO: executing canmux_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(115): INFO: executing can_acf(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(458): INFO: executing can_btl(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(964): INFO: executing can_fifo(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(1414): INFO: executing can_crc(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(1541): INFO: executing can_ibo(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(1821): INFO: executing can_bsp(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4307): INFO: executing can_register(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4440): INFO: executing can_register_asyn(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4577): INFO: executing can_register_asyn_syn(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4716): INFO: executing can_register_syn(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(4951): INFO: executing can_registers(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/can/can_top.vhd(6441): INFO: executing can_top(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/can/canmux.vhd(10): INFO: executing canmux(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/cdcbus.vhd(46): INFO: executing cdcbus(a) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/charrom.vhd(31): INFO: executing charrom(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkand.vhd(32): INFO: executing clkand(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkand.vhd(161): INFO: executing clkrand(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkand.vhd(32): INFO: executing \clkand(ren=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd(33): INFO: executing clkgen(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(46): INFO: executing clkgen_virtex5(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="clkgen_virtex5:_virtex-5_sdram/pci_clock_generator,_version_1",msg2="clkgen_virtex5:_Frequency_25000_KHz,_DCM_divisor_1/1")(1,61,1,52,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(296): INFO: executing clkgen_virtex7(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="clkgen_virtex7:_virtex-7_sdram/pci_clock_generator,_version_1",msg2="clkgen_virtex7:_Frequency_200000_KHz,_DCM_divisor_1/1")(1,61,1,53,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(478): INFO: executing clkand_unisim(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd(508): INFO: executing clkmux_unisim(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkinv.vhd(32): INFO: executing clkinv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkmux.vhd(32): INFO: executing clkmux(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(33): INFO: executing clkpad(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad_ds.vhd(33): INFO: executing clkpad_ds(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cmvalidbits.vhd(33): ERROR: formal abits has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cmvalidbits.vhd(34): ERROR: formal nways has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cmvalidbits.vhd(31): INFO: executing cmvalidbits(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/comma_detect.vhd(38): INFO: executing comma_detect(arch) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/sparc/cpu_disas.vhd(36): INFO: executing cpu_disas(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/sparc/cpu_disas.vhd(88): INFO: executing fpu_disas(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/work/debug/cpu_disas.vhd(37): INFO: executing cpu_disas(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/work/debug/cpu_disas.vhd(91): INFO: executing gaisler_cpu_disas(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/cpu_disas_net.vhd(36): INFO: executing cpu_disas_net(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/cpu_disas_net.vhd(91): INFO: executing fpu_disas_net(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom.vhd(38): INFO: executing dcom(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom_uart.vhd(42): INFO: executing dcom_uart(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(42): INFO: executing ddr1spax(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ahb.vhd(39): INFO: executing \ddr2spax_ahb(nosync=1,ahbbits=32,devid=37)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax_ddr.vhd(53): INFO: executing \ddr1spax_ddr(nosync=1,readdly=1,regoutput=0,phyptctrl=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2buf.vhd(42): INFO: executing \ddr2buf(wabits=4,wdbits=32,rabits=3,rdbits=64,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2buf.vhd(42): INFO: executing \ddr2buf(wabits=2,wdbits=64,rabits=3,rdbits=32,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=2,dbits=64,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=2,dbits=64,sepclk=1,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=2,dbits=64,sepclk=1)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ddrspa:_DDR_controller_rev_0,_32_bit_width,_8_Mbyte,_100_MHz_DDR_clock")(1,70,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax_ddr.vhd(53): INFO: executing ddr1spax_ddr(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2buf.vhd(42): INFO: executing ddr2buf(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddr2ram.vhd(46): ERROR: formal fname has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddr2ram.vhd(37): INFO: executing ddr2ram(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddr2ram.vhd(46): ERROR: formal fname has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spa.vhd(38): INFO: executing ddr2spa(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(711): INFO: executing \ddr2phy_wrap_cbd(tech=14,rstdelay=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(760): INFO: executing \ddr2phy(tech=14,rstdelay=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1079): INFO: executing \ddr2phy_wo_pads(tech=14,rstdelay=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1310): INFO: executing \virtex5_ddr2_phy_wo_pads(rstdelay=0,tech=14)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(565): INFO: executing \ddr2pads(tech=14)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(33): INFO: executing \outpad_ds(tech=14,level=9,voltage=3,slew=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(1002): INFO: executing \unisim_outpad_ds(level=9,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=14,level=9,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(203): INFO: executing \unisim_outpad(level=9,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(33): INFO: executing \iopad_ds(tech=14,level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(954): INFO: executing \unisim_iopad_ds(level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=14,level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(44): INFO: executing \ddr2spax(phytech=14,ddrbits=16,mbyte=16,ahbbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ahb.vhd(39): INFO: executing \ddr2spax_ahb(ahbbits=32,revision=1,devid=46,ddrbits=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ddr.vhd(39): INFO: executing \ddr2spax_ddr(ddrbits=16,mbyte=16,phytech=14)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ddr2spa:_DDR2_controller_rev_1,_16_bit_width,_16_Mbyte,_100_MHz_DDR_clock")(1,73,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax.vhd(44): INFO: executing ddr2spax(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ahb.vhd(39): INFO: executing \ddr2spax_ahb(ahbbits=32,revision=1,devid=46)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ddr.vhd(39): INFO: executing \ddr2spax_ddr(phyptctrl=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ddr2spa:_DDR2_controller_rev_1,_32_bit_width,_8_Mbyte,_100_MHz_DDR_clock")(1,72,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ahb.vhd(39): INFO: executing ddr2spax_ahb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ddr.vhd(39): INFO: executing ddr2spax_ddr(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddr3ram.vhd(44): ERROR: formal fname has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddr3ram.vhd(37): INFO: executing ddr3ram(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddr3ram.vhd(44): ERROR: formal fname has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/designs/leon3-xilinx-kc705/ddr_dummy.vhd(23): INFO: executing ddr_dummy(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_inferred.vhd(31): ERROR: formal scantest has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_inferred.vhd(31): ERROR: formal noasync has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_inferred.vhd(30): INFO: executing gen_iddr_reg(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_inferred.vhd(72): ERROR: formal scantest has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_inferred.vhd(72): ERROR: formal noasync has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_inferred.vhd(71): INFO: executing gen_oddr_reg(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(33): ERROR: formal tech has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(32): INFO: executing ddr_ireg(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(49): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(56): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(60): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(64): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(68): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(72): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(76): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(80): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(32): ERROR: formal tech has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(32): INFO: executing ddr_oreg(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(49): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(56): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(60): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(64): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(68): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(72): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(76): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(80): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_phy_inferred.vhd(39): INFO: executing generic_ddr_phy_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/sim_pll.vhd(32): INFO: executing \sim_pll(clkmul=2,clkdiv1=2,clkphase1=350,clkdiv2=2,clkphase2=80,clkdiv3=2,clkphase3=170,clkdiv4=2,clkphase4=260,minfreq=100000,maxfreq=100000)\(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddrphy_datapath.vhd(32): INFO: executing \ddrphy_datapath(dbits=16,abits=14,ncs=2,nclk=3,resync=2)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(32): INFO: executing \ddr_oreg(tech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(32): INFO: executing \ddr_ireg(tech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddr_phy_inferred.vhd(278): INFO: executing generic_ddr2_phy_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddrphy_datapath.vhd(32): INFO: executing \ddrphy_datapath(dbits=16,abits=14,ncs=2,nclk=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(47): INFO: executing virtex4_ddr_phy(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(33): INFO: executing \clkpad(tech=14,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=14,level=5,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(203): INFO: executing \unisim_outpad(level=5,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(33): INFO: executing \outpad_ds(tech=14,level=6,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(1002): INFO: executing \unisim_outpad_ds(level=6,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=14,level=6,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=6,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(478): INFO: executing virtex2_ddr_phy(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(385): INFO: executing \oddrv2(tech=14)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(33): INFO: executing \clkpad(tech=2,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(888): INFO: executing spartan3e_ddr_phy(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(440): INFO: executing \oddrc3e(tech=14)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=14,level=5,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=5,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1310): INFO: executing virtex5_ddr2_phy_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2165): INFO: executing spartan3a_ddr2_phy(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=14,level=9,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(203): INFO: executing \unisim_outpad(level=9,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(33): INFO: executing \iopad_ds(tech=20,level=10,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(954): INFO: executing \unisim_iopad_ds(level=10,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=14,level=10,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=10,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(2615): INFO: executing spartan6_ddr2_phy_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(36): INFO: executing unisim_iddr_reg(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(197): INFO: executing unisim_oddr_reg(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(385): INFO: executing oddrv2(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(440): INFO: executing oddrc3e(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(40): INFO: executing ddrphy(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(478): INFO: executing \virtex2_ddr_phy(rstdelay=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=14,level=5,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(203): INFO: executing \unisim_outpad(level=5,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(385): INFO: executing \oddrv2(tech=14)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=14,level=6,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=6,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(33): INFO: executing \clkpad(tech=2,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(276): INFO: executing ddrphy_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(389): INFO: executing ddrpads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(33): INFO: executing \outpad_ds(tech=20,level=9,voltage=3,slew=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=20,level=9,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=20,level=9,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=9,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=20,level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(565): INFO: executing ddr2pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(33): INFO: executing \iopad_ds(tech=20,level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(760): INFO: executing ddr2phy(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1079): INFO: executing \ddr2phy_wo_pads(tech=20)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1310): INFO: executing \virtex5_ddr2_phy_wo_pads(tech=20)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(565): INFO: executing \ddr2pads(tech=20)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(33): INFO: executing \outpad_ds(tech=20,level=9,voltage=3,slew=1)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(1002): INFO: executing \unisim_outpad_ds(level=9,slew=1,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=20,level=9,slew=1,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(203): INFO: executing \unisim_outpad(level=9,slew=1,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(33): INFO: executing \iopad_ds(tech=20,level=10,slew=1,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(954): INFO: executing \unisim_iopad_ds(level=10,slew=1,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=20,level=10,slew=1,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=10,slew=1,voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1079): INFO: executing ddr2phy_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1248): INFO: executing lpddr2phy_wo_pads(tmap) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(57): INFO: executing \generic_lpddr2phy_wo_pads(tech=20)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/sim_pll.vhd(32): INFO: executing \sim_pll(clkphase1=180,clkphase2=90)\(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(30): INFO: executing clkswitch_default(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddrphy_datapath.vhd(35): ERROR: formal dbits has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddrphy_datapath.vhd(36): ERROR: formal abits has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddrphy_datapath.vhd(38): ERROR: formal ncs has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddrphy_datapath.vhd(39): ERROR: formal nclk has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/ddrphy_datapath.vhd(32): INFO: executing ddrphy_datapath(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(41): INFO: executing ddrphy_wrap(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(40): INFO: executing \ddrphy(tech=2,rstdelay=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(478): INFO: executing \virtex2_ddr_phy(rstdelay=1)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=14,level=5,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(203): INFO: executing \unisim_outpad(level=5,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(385): INFO: executing \oddrv2(tech=14)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=14,level=6,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=6,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(33): INFO: executing \clkpad(tech=2,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(127): INFO: executing ddrphy_wrap_cbd(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(336): INFO: executing ddrphy_wrap_cbd_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(422): WARNING: range is empty (null range) (VHDL-1200)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(276): INFO: executing \ddrphy_wo_pads(tech=2,rstdelay=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(561): INFO: executing ddr2phy_wrap(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(956): INFO: executing \ddr2phy_wrap_cbd_wo_pads(tech=2,chkbits=8)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1079): INFO: executing \ddr2phy_wo_pads(tech=2,rstdelay=1,dbits=24)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1182): ERROR: expression has 3 elements ; formal ddr_dm expects 2 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1182): ERROR: expression has 3 elements ; formal ddr_dm expects 2 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(1310): INFO: executing \virtex5_ddr2_phy_wo_pads(tech=20)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(565): INFO: executing \ddr2pads(tech=2)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(189): INFO: executing \iopadvv(tech=2,level=10,slew=1,voltage=3,width=8)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=2,level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(135): INFO: executing \outpadv(tech=2,level=9,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=2,level=9,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(136): INFO: executing \iopad_dsvv(tech=2,level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(33): INFO: executing \iopad_ds(tech=2,level=10,slew=1,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(711): INFO: executing ddr2phy_wrap_cbd(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(760): INFO: executing \ddr2phy(tech=2,rstdelay=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1079): INFO: executing \ddr2phy_wo_pads(tech=20)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(565): INFO: executing \ddr2pads(tech=20)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad_ds.vhd(33): INFO: executing \outpad_ds(tech=20,level=9,voltage=3,slew=1)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(1002): INFO: executing \unisim_outpad_ds(level=9,slew=1,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=20,level=9,slew=1,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(203): INFO: executing \unisim_outpad(level=9,slew=1,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(33): INFO: executing \iopad_ds(tech=20,level=10,slew=1,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(954): INFO: executing \unisim_iopad_ds(level=10,slew=1,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=20,level=10,slew=1,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=10,slew=1,voltage=3)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(956): INFO: executing ddr2phy_wrap_cbd_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(1065): WARNING: range is empty (null range) (VHDL-1200)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1079): INFO: executing \ddr2phy_wo_pads(tech=2,rstdelay=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(1204): INFO: executing lpddr2phy_wrap_cbd_wo_pads(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(1286): WARNING: range is empty (null range) (VHDL-1200)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(1248): INFO: executing \lpddr2phy_wo_pads(tech=2)\(tmap) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/lpddr2_phy_inferred.vhd(57): INFO: executing \generic_lpddr2phy_wo_pads(tech=20)_default\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/sim_pll.vhd(32): INFO: executing \sim_pll(clkphase1=180,clkphase2=90)_default\(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddrram.vhd(44): ERROR: formal fname has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddrram.vhd(37): INFO: executing ddrram(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/ddrram.vhd(44): ERROR: formal fname has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrspa.vhd(38): INFO: executing ddrspa(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddrphy_wrap.vhd(127): INFO: executing \ddrphy_wrap_cbd(tech=2,rstdelay=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddrphy.vhd(40): INFO: executing \ddrphy(tech=2,rstdelay=1)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_phy_unisim.vhd(478): INFO: executing \virtex2_ddr_phy(rstdelay=1)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd(33): INFO: executing \outpad(tech=14,level=5,voltage=3)_default_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(203): INFO: executing \unisim_outpad(level=5,voltage=3)_default_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/ddr_unisim.vhd(385): INFO: executing \oddrv2(tech=14)_default_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(tech=14,level=6,voltage=3)_default_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd(95): INFO: executing \unisim_iopad(level=6,voltage=3)_default_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkpad.vhd(33): INFO: executing \clkpad(tech=2,voltage=3)_default_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(42): INFO: executing \ddr1spax(phytech=2,ddrbits=16,mbyte=16,nosync=0,ahbbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2spax_ahb.vhd(39): INFO: executing \ddr2spax_ahb(nosync=1,ahbbits=32,devid=37)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): ERROR: expression has 4 elements ; formal wbraddr expects 3 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(177): ERROR: expression has 4 elements ; formal wbraddr expects 3 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax_ddr.vhd(53): INFO: executing \ddr1spax_ddr(nosync=1,readdly=1,regoutput=0,phyptctrl=1)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(194): ERROR: expression has 4 elements ; formal raddress expects 3 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(195): ERROR: expression has 32 elements ; formal dataout expects 64 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(194): ERROR: expression has 4 elements ; formal raddress expects 3 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(195): ERROR: expression has 32 elements ; formal dataout expects 64 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2buf.vhd(42): INFO: executing \ddr2buf(wabits=4,wdbits=32,rabits=3,rdbits=64,sepclk=1)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=3,dbits=32,sepclk=1)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=3,dbits=32,sepclk=1,wrfst=0)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=3,sepclk=1)_default\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(205): ERROR: expression has 3 elements ; formal waddress expects 2 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(205): ERROR: expression has 32 elements ; formal datain expects 64 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(205): ERROR: expression has 3 elements ; formal waddress expects 2 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr1spax.vhd(205): ERROR: expression has 32 elements ; formal datain expects 64 (VHDL-1549)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/ddr/ddr2buf.vhd(42): INFO: executing \ddr2buf(wabits=2,wdbits=64,rabits=3,rdbits=32,sepclk=1)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=2,dbits=64,sepclk=1)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=2,dbits=64,sepclk=1,wrfst=0)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=2,dbits=64,sepclk=1)_default\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="ddrspa:_DDR_controller_rev_0,_32_bit_width,_8_Mbyte,_100_MHz_DDR_clock")(1,70,1,0,1,0,1,0)_default\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/defmst.vhd(34): INFO: executing ahbdefmst(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/sim/delay_wire.vhd(28): INFO: executing delay_wire(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/arith/div32.vhd(43): INFO: executing div32(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/dma2ahb.vhd(108): INFO: executing DMA2AHB(RTL) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd(38): INFO: executing dsu3(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(40): INFO: executing \dsu3x(tech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="dsu3_0:_LEON3_Debug_support_unit")(1,32,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3_mb.vhd(39): INFO: executing dsu3_mb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd(40): INFO: executing dsu3x(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/elastic_buffer.vhd(34): INFO: executing elastic_buffer(arch) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncfifo_2p.vhd(52): INFO: executing \syncfifo_2p(abits=7,dbits=10)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(40): INFO: executing \generic_fifo(abits=7,dbits=10)\(rtl_fifo) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=7,dbits=10,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=7,dbits=10,sepclk=1,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=7,dbits=10,sepclk=1)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/eth_ahb_mst.vhd(33): INFO: executing eth_ahb_mst(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/eth_edcl_ahb_mst.vhd(35): INFO: executing eth_edcl_ahb_mst(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/eth_rstgen.vhd(30): INFO: executing eth_rstgen(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/fifo_inferred.vhd(40): INFO: executing generic_fifo(rtl_fifo) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=10,dbits=32,sepclk=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=10,dbits=32,sepclk=1,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=10,sepclk=1)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/gmii_to_mii.vhd(38): INFO: executing gmii_to_mii(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/gptimer.vhd(56): INFO: executing gptimer(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="gptimer0:_Timer_Unit_rev_1,_16-bit_scaler,_1_32-bit_timers,_irq_0")(1,65,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/gracectrl.vhd(37): INFO: executing gracectrl(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="gracectrl0:_System_ACE_I/F_Controller,_rev_0,_irq_0")(1,51,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(46): INFO: executing grdmac(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_ahbmst.vhd(39): INFO: executing \grdmac_ahbmst(venid=1,devid=149,version=2)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_alignram.vhd(45): INFO: executing \grdmac_alignram(abits=8,dbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(38): INFO: executing \syncrambw(abits=5,dbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(36): INFO: executing \syncram(abits=5)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(32): INFO: executing \generic_syncram(abits=5)\(behavioral) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_1p.vhd(46): INFO: executing grdmac_1p(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac.vhd(46): INFO: executing \grdmac(pmask=4095,hmindex1=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_ahbmst.vhd(39): INFO: executing \grdmac_ahbmst(venid=1,devid=149,version=2)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_alignram.vhd(45): INFO: executing \grdmac_alignram(abits=8,dbits=32)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(38): INFO: executing \syncrambw(abits=5,dbits=32)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd(36): INFO: executing \syncram(abits=5)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(32): INFO: executing \generic_syncram(abits=5)_default\(behavioral) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_ahbmst.vhd(39): INFO: executing grdmac_ahbmst(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_alignram.vhd(61): WARNING: range is empty (null range) (VHDL-1200)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_alignram.vhd(45): INFO: executing grdmac_alignram(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/grdmac/grdmac_alignram.vhd(68): WARNING: range is empty (null range) (VHDL-1200)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd(38): INFO: executing \syncrambw(abits=5)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(41): INFO: executing greth(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(35): INFO: executing \grethc(maxsize=1518)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd(33): INFO: executing greth_tx_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/eth_rstgen.vhd(30): INFO: executing eth_rstgen_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(34): INFO: executing \greth_rx(maxsize=1518)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/eth_ahb_mst.vhd(33): INFO: executing eth_ahb_mst_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="greth0:_10/100_Mbit_Ethernet_MAC_rev_00,_EDCL_0,_buffer_1_kbyte_8_txfifo,_irq_0")(1,79,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(41): INFO: executing greth_gbit(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit.vhd(147): WARNING: greth_gbitc remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=9,dbits=32)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=9,dbits=32,sepclk=0,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=9)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="greth0:_10/100/1000_Mbit_Ethernet_MAC_rev_00,_EDCL_0,_buffer_0_kbyte_512_txfifo,__irq_0")(1,87,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(35): INFO: executing greth_gbit_gen(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gbit_gen.vhd(179): WARNING: greth_gbitc remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=8,dbits=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=8,dbits=16,sepclk=0,wrfst=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(dbits=16)\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(41): INFO: executing greth_gbit_mb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_gbit_mb.vhd(159): WARNING: greth_gbitc remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=9,dbits=32,custombits=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(62): ERROR: formal maxsize has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(35): INFO: executing greth_gen(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/comp/ethcomp.vhd(50): ERROR: formal maxsize has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(35): INFO: executing grethc_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(34): INFO: executing greth_rx_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/wrapper/greth_gen.vhd(62): ERROR: formal maxsize has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(76): ERROR: formal maxsize has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(41): INFO: executing greth_mb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/comp/ethcomp.vhd(50): ERROR: formal maxsize has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(34): INFO: executing greth_rx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd(33): INFO: executing greth_tx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(35): INFO: executing grethc(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/grethm.vhd(36): INFO: executing grethm(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(41): INFO: executing \greth(maxsize=1500)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(35): INFO: executing \grethc(maxsize=1518)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(34): INFO: executing \greth_rx(maxsize=1518)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="greth0:_10/100_Mbit_Ethernet_MAC_rev_00,_EDCL_0,_buffer_1_kbyte_8_txfifo,_irq_0")(1,79,1,0,1,0,1,0)_default\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/grethm_mb.vhd(36): INFO: executing grethm_mb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(41): INFO: executing \greth_mb(maxsize=1500)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greths.vhd(41): INFO: executing greths(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/grethm.vhd(36): INFO: executing \grethm(gmiimode=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd(41): INFO: executing \greth(maxsize=1500)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd(35): INFO: executing \grethc(maxsize=1518)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd(34): INFO: executing \greth_rx(maxsize=1518)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd(37): INFO: executing \syncram_2p(abits=3,dbits=32)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd(32): INFO: executing \memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=3,dbits=32,sepclk=0,wrfst=0)_default_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(114): INFO: executing \generic_syncram_2p(abits=3)_default_default\(behav) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="greth0:_10/100_Mbit_Ethernet_MAC_rev_00,_EDCL_0,_buffer_1_kbyte_8_txfifo,_irq_0")(1,79,1,0,1,0,1,0)_default_default\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greths.vhd(188): WARNING: sgmii remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/adapters/gmii_to_mii.vhd(38): INFO: executing gmii_to_mii_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greths_mb.vhd(42): INFO: executing greths_mb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/grethm_mb.vhd(36): INFO: executing \grethm_mb(gmiimode=1)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth_mb.vhd(41): INFO: executing \greth_mb(maxsize=1500)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greths_mb.vhd(196): WARNING: sgmii remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(19): ERROR: formal tech has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(16): INFO: executing grfpushwx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(35): ERROR: formal tech has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3/grfpushwx.vhd(174): WARNING: grfpushw remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(32): INFO: executing grfpw_net(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwx.vhd(37): INFO: executing grfpwx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grfpw_net.vhd(32): INFO: executing \grfpw_net(dsu=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd(34): INFO: executing \regfile_3p_l3(abits=4,dbits=32,wrfst=1,numregs=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd(33): INFO: executing \regfile_3p(abits=4,dbits=32,wrfst=1,numregs=16,custombits=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd(220): INFO: executing \generic_regfile_3p(abits=4,wrfst=1,numregs=16)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(36): INFO: executing grfpwxsh(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grfpwxsh.vhd(166): WARNING: grfpwsh remains a black-box since it has no binding entity (VHDL-1250)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(32): INFO: executing grmux2(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(93): INFO: executing grmux2v(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(32): INFO: executing \grmux2(tech=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(114): INFO: executing grdff(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(158): INFO: executing gror2(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(201): INFO: executing grand12(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd(244): INFO: executing grnand2(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/grgpio.vhd(41): INFO: executing grgpio(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="grgpio0:_16-bit_GPIO_Unit_rev_3")(1,31,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/grgprbank.vhd(35): INFO: executing grgprbank(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/grgpreg.vhd(41): INFO: executing grgpreg(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="grgpreg0:_16-bit_GPREG_Unit_rev_0")(1,33,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(32): INFO: executing grlfpw_net(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/grlfpwx.vhd(39): INFO: executing grlfpwx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grlfpw_net.vhd(32): INFO: executing \grlfpw_net(dsu=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/grpci2_phy_net.vhd(27): INFO: executing grpci2_phy_net(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/misc/grsysmon.vhd(38): INFO: executing grsysmon(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/system_monitor.vhd(32): INFO: executing \system_monitor(tech=0,sim_monitor_file="sysmon.txt")(0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,0,15,1,10)\(struct) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="grsysmon0:_AMBA_wrapper_for_System_Monitor,_rev_0,_irq_0")(1,56,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/work/debug/grtestmod.vhd(70): INFO: executing grtestmod(sim) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb.vhd(41): INFO: executing i2c2ahb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd(98): INFO: executing i2c2ahbx_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd(36): INFO: executing \ahbmst(venid=1,devid=11)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="i2c2ahb0:_I2C_to_AHB_bridge")(1,27,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb.vhd(43): INFO: executing i2c2ahb_apb(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd(37): INFO: executing i2c2ahb_apb_gen(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_apb.vhd(43): INFO: executing \i2c2ahb_apb(pmask=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb_gen.vhd(37): INFO: executing i2c2ahb_gen(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahb.vhd(41): INFO: executing i2c2ahb_default(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2c2ahbx.vhd(98): INFO: executing i2c2ahbx(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(174): INFO: executing i2c_master_bit_ctrl(structural) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(261): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(366): ERROR: generate condition is not constant (VHDL-1089)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(84): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(84): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(83): INFO: executing i2c_master_byte_ctrl(structural) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(121): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(121): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(174): INFO: executing i2c_master_bit_ctrl_default(structural) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(84): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(84): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst.vhd(73): INFO: executing i2cmst(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(83): INFO: executing \i2c_master_byte_ctrl(filter=2,dynfilt=0)\(structural) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="i2cmst0:_AMBA_Wrapper_for_OC_I2C-master_rev_3,_irq_0")(1,52,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst_gen.vhd(40): INFO: executing i2cmst_gen(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cmst.vhd(73): INFO: executing \i2cmst(pmask=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_byte_ctrl.vhd(83): INFO: executing \i2c_master_byte_ctrl(filter=2,dynfilt=0)_default\(structural) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal filter has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/opencores/i2c/i2c_master_bit_ctrl.vhd(175): ERROR: formal dynfilt has no actual or default value (VHDL-1081)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="i2cmst0:_AMBA_Wrapper_for_OC_I2C-master_rev_3,_irq_0")(1,52,1,0,1,0,1,0)_default\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/i2c/i2cslv.vhd(81): INFO: executing i2cslv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="i2cslv0:_I2C_slave_rev_0,_irq_0")(1,31,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/fmf/fifo/idt7202.vhd(37): INFO: executing idt7202(vhdl_behavioral) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(33): INFO: executing inpad(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(125): INFO: executing inpadv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(33): INFO: executing \inpad(voltage=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(36): INFO: executing inpad_ddr(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(33): INFO: executing \inpad(voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(91): INFO: executing inpad_ddrv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ddr.vhd(36): INFO: executing \inpad_ddr(voltage=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd(33): INFO: executing \inpad(voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_ireg.vhd(32): INFO: executing \ddr_ireg(tech=0)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(33): INFO: executing inpad_ds(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(87): INFO: executing inpad_dsv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad_ds.vhd(33): INFO: executing \inpad_ds(level=4,voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(33): INFO: executing iodpad(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(134): INFO: executing iodpadv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iodpad.vhd(33): INFO: executing \iodpad(voltage=0,strength=0)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing iopad(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(165): INFO: executing iopadv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(189): INFO: executing iopadvv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(36): INFO: executing iopad_ddr(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(85): INFO: executing iopad_ddrv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(36): INFO: executing \iopad_ddr(voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd(33): INFO: executing \iopad(voltage=3)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/ddr_oreg.vhd(32): INFO: executing \ddr_oreg(tech=0)_default\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ddr.vhd(117): INFO: executing iopad_ddrvv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(33): INFO: executing iopad_ds(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(113): INFO: executing iopad_dsv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(33): INFO: executing \iopad_ds(voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_ds.vhd(136): INFO: executing iopad_dsvv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(36): INFO: executing iopad_tm(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(77): INFO: executing iopad_tmvv(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad_tm.vhd(36): INFO: executing \iopad_tm(voltage=3)\(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/irqmp/irqmp.vhd(40): INFO: executing irqmp(rtl) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/grlib/util/util.vhd(34): INFO: executing \report_version(msg1="irqmp:_Multi-processor_Interrupt_Controller_rev_4,_#cpu_1,_eirq_0")(1,65,1,0,1,0,1,0)\(beh) (VHDL-1067)
/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd(48): INFO: executing iu3(rtl) (VHDL-1067)
tcmalloc: large alloc 1073741824 bytes == 0x6024a000 @  0x7fae6d67d63f 0x7fae6a446527
tcmalloc: large alloc 2147483648 bytes == 0xe024a000 @  0x7fae6d67d63f 0x7fae6a446527
tcmalloc: large alloc 2147483648 bytes == 0xad4a000 @  0x7fae6d67d63f 0x7fae6a446527
tcmalloc: large alloc 4294967296 bytes == 0x16024a000 @  0x7fae6d67d63f 0x7fae6a446527
tcmalloc: large alloc 4294967296 bytes == 0x260b42000 @  0x7fae6d67d63f 0x7fae6a446527
tcmalloc: large alloc 8589934592 bytes == 0x360b42000 @  0x7fae6d67d63f 0x7fae6a446527
