static int adc12138_mode_programming(struct adc12138 *adc, u8 mode,\r\nvoid *rx_buf, int len)\r\n{\r\nstruct spi_transfer xfer = {\r\n.tx_buf = adc->tx_buf,\r\n.rx_buf = adc->rx_buf,\r\n.len = len,\r\n};\r\nint ret;\r\nif (adc->id != adc12138)\r\nmode = (mode & 0xc0) | ((mode & 0x0f) << 2);\r\nadc->tx_buf[0] = mode;\r\nret = spi_sync_transfer(adc->spi, &xfer, 1);\r\nif (ret)\r\nreturn ret;\r\nmemcpy(rx_buf, adc->rx_buf, len);\r\nreturn 0;\r\n}\r\nstatic int adc12138_read_status(struct adc12138 *adc)\r\n{\r\nu8 rx_buf[2];\r\nint ret;\r\nret = adc12138_mode_programming(adc, ADC12138_MODE_READ_STATUS,\r\nrx_buf, 2);\r\nif (ret)\r\nreturn ret;\r\nreturn (rx_buf[0] << 1) | (rx_buf[1] >> 7);\r\n}\r\nstatic int __adc12138_start_conv(struct adc12138 *adc,\r\nstruct iio_chan_spec const *channel,\r\nvoid *data, int len)\r\n{\r\nconst u8 ch_to_mux[] = { 0, 4, 1, 5, 2, 6, 3, 7 };\r\nu8 mode = (ch_to_mux[channel->channel] << 4) |\r\n(channel->differential ? 0 : 0x80);\r\nreturn adc12138_mode_programming(adc, mode, data, len);\r\n}\r\nstatic int adc12138_start_conv(struct adc12138 *adc,\r\nstruct iio_chan_spec const *channel)\r\n{\r\nu8 trash;\r\nreturn __adc12138_start_conv(adc, channel, &trash, 1);\r\n}\r\nstatic int adc12138_start_and_read_conv(struct adc12138 *adc,\r\nstruct iio_chan_spec const *channel,\r\n__be16 *data)\r\n{\r\nreturn __adc12138_start_conv(adc, channel, data, 2);\r\n}\r\nstatic int adc12138_read_conv_data(struct adc12138 *adc, __be16 *value)\r\n{\r\nreturn adc12138_mode_programming(adc, ADC12138_MODE_READ_STATUS,\r\nvalue, sizeof(*value));\r\n}\r\nstatic int adc12138_wait_eoc(struct adc12138 *adc, unsigned long timeout)\r\n{\r\nif (!wait_for_completion_timeout(&adc->complete, timeout))\r\nreturn -ETIMEDOUT;\r\nreturn 0;\r\n}\r\nstatic int adc12138_adc_conversion(struct adc12138 *adc,\r\nstruct iio_chan_spec const *channel,\r\n__be16 *value)\r\n{\r\nint ret;\r\nreinit_completion(&adc->complete);\r\nret = adc12138_start_conv(adc, channel);\r\nif (ret)\r\nreturn ret;\r\nret = adc12138_wait_eoc(adc, msecs_to_jiffies(100));\r\nif (ret)\r\nreturn ret;\r\nreturn adc12138_read_conv_data(adc, value);\r\n}\r\nstatic int adc12138_read_raw(struct iio_dev *iio,\r\nstruct iio_chan_spec const *channel, int *value,\r\nint *shift, long mask)\r\n{\r\nstruct adc12138 *adc = iio_priv(iio);\r\nint ret;\r\n__be16 data;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nmutex_lock(&adc->lock);\r\nret = adc12138_adc_conversion(adc, channel, &data);\r\nmutex_unlock(&adc->lock);\r\nif (ret)\r\nreturn ret;\r\n*value = sign_extend32(be16_to_cpu(data) >> 3, 12);\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\nret = regulator_get_voltage(adc->vref_p);\r\nif (ret < 0)\r\nreturn ret;\r\n*value = ret;\r\nif (!IS_ERR(adc->vref_n)) {\r\nret = regulator_get_voltage(adc->vref_n);\r\nif (ret < 0)\r\nreturn ret;\r\n*value -= ret;\r\n}\r\n*value /= 1000;\r\n*shift = channel->scan_type.realbits - 1;\r\nreturn IIO_VAL_FRACTIONAL_LOG2;\r\ncase IIO_CHAN_INFO_OFFSET:\r\nif (!IS_ERR(adc->vref_n)) {\r\n*value = regulator_get_voltage(adc->vref_n);\r\nif (*value < 0)\r\nreturn *value;\r\n} else {\r\n*value = 0;\r\n}\r\n*value /= 1000;\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int adc12138_init(struct adc12138 *adc)\r\n{\r\nint ret;\r\nint status;\r\nu8 mode;\r\nu8 trash;\r\nreinit_completion(&adc->complete);\r\nret = adc12138_mode_programming(adc, ADC12138_MODE_AUTO_CAL, &trash, 1);\r\nif (ret)\r\nreturn ret;\r\nstatus = adc12138_read_status(adc);\r\nif (status < 0)\r\nreturn status;\r\nadc12138_wait_eoc(adc, msecs_to_jiffies(100));\r\nstatus = adc12138_read_status(adc);\r\nif (status & ADC12138_STATUS_CAL) {\r\ndev_warn(&adc->spi->dev,\r\n"Auto Cal sequence is still in progress: %#x\n",\r\nstatus);\r\nreturn -EIO;\r\n}\r\nswitch (adc->acquisition_time) {\r\ncase 6:\r\nmode = ADC12138_MODE_ACQUISITION_TIME_6;\r\nbreak;\r\ncase 10:\r\nmode = ADC12138_MODE_ACQUISITION_TIME_10;\r\nbreak;\r\ncase 18:\r\nmode = ADC12138_MODE_ACQUISITION_TIME_18;\r\nbreak;\r\ncase 34:\r\nmode = ADC12138_MODE_ACQUISITION_TIME_34;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn adc12138_mode_programming(adc, mode, &trash, 1);\r\n}\r\nstatic irqreturn_t adc12138_trigger_handler(int irq, void *p)\r\n{\r\nstruct iio_poll_func *pf = p;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct adc12138 *adc = iio_priv(indio_dev);\r\n__be16 data[20] = { };\r\n__be16 trash;\r\nint ret;\r\nint scan_index;\r\nint i = 0;\r\nmutex_lock(&adc->lock);\r\nfor_each_set_bit(scan_index, indio_dev->active_scan_mask,\r\nindio_dev->masklength) {\r\nconst struct iio_chan_spec *scan_chan =\r\n&indio_dev->channels[scan_index];\r\nreinit_completion(&adc->complete);\r\nret = adc12138_start_and_read_conv(adc, scan_chan,\r\ni ? &data[i - 1] : &trash);\r\nif (ret) {\r\ndev_warn(&adc->spi->dev,\r\n"failed to start conversion\n");\r\ngoto out;\r\n}\r\nret = adc12138_wait_eoc(adc, msecs_to_jiffies(100));\r\nif (ret) {\r\ndev_warn(&adc->spi->dev, "wait eoc timeout\n");\r\ngoto out;\r\n}\r\ni++;\r\n}\r\nif (i) {\r\nret = adc12138_read_conv_data(adc, &data[i - 1]);\r\nif (ret) {\r\ndev_warn(&adc->spi->dev,\r\n"failed to get conversion data\n");\r\ngoto out;\r\n}\r\n}\r\niio_push_to_buffers_with_timestamp(indio_dev, data,\r\niio_get_time_ns(indio_dev));\r\nout:\r\nmutex_unlock(&adc->lock);\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic irqreturn_t adc12138_eoc_handler(int irq, void *p)\r\n{\r\nstruct iio_dev *indio_dev = p;\r\nstruct adc12138 *adc = iio_priv(indio_dev);\r\ncomplete(&adc->complete);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int adc12138_probe(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev;\r\nstruct adc12138 *adc;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*adc));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\nadc = iio_priv(indio_dev);\r\nadc->spi = spi;\r\nadc->id = spi_get_device_id(spi)->driver_data;\r\nmutex_init(&adc->lock);\r\ninit_completion(&adc->complete);\r\nindio_dev->name = spi_get_device_id(spi)->name;\r\nindio_dev->dev.parent = &spi->dev;\r\nindio_dev->info = &adc12138_info;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nswitch (adc->id) {\r\ncase adc12130:\r\ncase adc12132:\r\nindio_dev->channels = adc12132_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(adc12132_channels);\r\nbreak;\r\ncase adc12138:\r\nindio_dev->channels = adc12138_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(adc12138_channels);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nret = of_property_read_u32(spi->dev.of_node, "ti,acquisition-time",\r\n&adc->acquisition_time);\r\nif (ret)\r\nadc->acquisition_time = 10;\r\nadc->cclk = devm_clk_get(&spi->dev, NULL);\r\nif (IS_ERR(adc->cclk))\r\nreturn PTR_ERR(adc->cclk);\r\nadc->vref_p = devm_regulator_get(&spi->dev, "vref-p");\r\nif (IS_ERR(adc->vref_p))\r\nreturn PTR_ERR(adc->vref_p);\r\nadc->vref_n = devm_regulator_get_optional(&spi->dev, "vref-n");\r\nif (IS_ERR(adc->vref_n)) {\r\nret = PTR_ERR(adc->vref_n);\r\nif (ret != -ENODEV)\r\nreturn ret;\r\n}\r\nret = devm_request_irq(&spi->dev, spi->irq, adc12138_eoc_handler,\r\nIRQF_TRIGGER_RISING, indio_dev->name, indio_dev);\r\nif (ret)\r\nreturn ret;\r\nret = clk_prepare_enable(adc->cclk);\r\nif (ret)\r\nreturn ret;\r\nret = regulator_enable(adc->vref_p);\r\nif (ret)\r\ngoto err_clk_disable;\r\nif (!IS_ERR(adc->vref_n)) {\r\nret = regulator_enable(adc->vref_n);\r\nif (ret)\r\ngoto err_vref_p_disable;\r\n}\r\nret = adc12138_init(adc);\r\nif (ret)\r\ngoto err_vref_n_disable;\r\nspi_set_drvdata(spi, indio_dev);\r\nret = iio_triggered_buffer_setup(indio_dev, NULL,\r\nadc12138_trigger_handler, NULL);\r\nif (ret)\r\ngoto err_vref_n_disable;\r\nret = iio_device_register(indio_dev);\r\nif (ret)\r\ngoto err_buffer_cleanup;\r\nreturn 0;\r\nerr_buffer_cleanup:\r\niio_triggered_buffer_cleanup(indio_dev);\r\nerr_vref_n_disable:\r\nif (!IS_ERR(adc->vref_n))\r\nregulator_disable(adc->vref_n);\r\nerr_vref_p_disable:\r\nregulator_disable(adc->vref_p);\r\nerr_clk_disable:\r\nclk_disable_unprepare(adc->cclk);\r\nreturn ret;\r\n}\r\nstatic int adc12138_remove(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev = spi_get_drvdata(spi);\r\nstruct adc12138 *adc = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\niio_triggered_buffer_cleanup(indio_dev);\r\nif (!IS_ERR(adc->vref_n))\r\nregulator_disable(adc->vref_n);\r\nregulator_disable(adc->vref_p);\r\nclk_disable_unprepare(adc->cclk);\r\nreturn 0;\r\n}
