Analysis & Synthesis Status : Successful - Tue Nov 28 15:03:42 2017
Quartus Prime Version : 16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name : clarvi_fpga
Top-level Entity Name : clarvi_fpga
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 3342
Total pins : 246
Total virtual pins : 0
Total block memory bits : 2,621,814
Total DSP Blocks : 2
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1
Total DLLs : 0
