INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch16
INFO: [VRFC 10-311] analyzing module Latch3
INFO: [VRFC 10-311] analyzing module Latch4
INFO: [VRFC 10-311] analyzing module MUX2_2_1
INFO: [VRFC 10-311] analyzing module MUX2_3_1
INFO: [VRFC 10-311] analyzing module MUX16_2_1
INFO: [VRFC 10-311] analyzing module MUX16_4_1
INFO: [VRFC 10-311] analyzing module SIGN_EXTEND8_16
INFO: [VRFC 10-311] analyzing module ADD16
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module Memcontroller
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module pipelinecontroller
INFO: [VRFC 10-311] analyzing module predictor
INFO: [VRFC 10-311] analyzing module branchpredictor
INFO: [VRFC 10-2458] undeclared symbol current_pc_add_1, assumed default net type wire [C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/branchpredictor.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ex_mem_pc_add_1' is not allowed [C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/branchpredictor.v:69]
INFO: [VRFC 10-311] analyzing module forwardunit
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol mem_predict_miss, assumed default net type wire [C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/cpu.v:223]
INFO: [VRFC 10-2458] undeclared symbol bp_pc_latch, assumed default net type wire [C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/cpu.v:224]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num_inst' is not allowed [C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/cpu.v:393]
WARNING: [VRFC 10-3380] identifier 'id_fwd_regout1' is used before its declaration [C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/cpu.v:112]
WARNING: [VRFC 10-3380] identifier 'id_fwd_regout2' is used before its declaration [C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/cpu.v:113]
INFO: [VRFC 10-311] analyzing module REG_PIPELINE_IF_ID
INFO: [VRFC 10-311] analyzing module REG_PIPELINE_ID_EX
INFO: [VRFC 10-311] analyzing module REG_PIPELINE_EX_MEM
INFO: [VRFC 10-311] analyzing module REG_PIPELINE_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sources_1/imports/project6_files/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeom/projects/SNU430.322/project6/project6.srcs/sim_1/imports/project6_files/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
